TimeQuest Timing Analyzer report for uart_de0
Tue Feb 28 16:21:38 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 11. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 12. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 13. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 29. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 43. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 44. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; uart_de0                                         ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 178.44 MHz ; 178.44 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -4.015 ; -227.811        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.358 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -3.083 ; -112.377           ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.831 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -96.000                       ;
+----------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.015 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.951      ;
; -4.015 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.951      ;
; -4.015 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.951      ;
; -4.015 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.951      ;
; -4.015 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.951      ;
; -4.014 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.950      ;
; -4.014 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.950      ;
; -4.014 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.950      ;
; -4.014 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.950      ;
; -4.014 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.950      ;
; -3.881 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.817      ;
; -3.881 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.817      ;
; -3.881 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.817      ;
; -3.881 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.817      ;
; -3.881 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.817      ;
; -3.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.784      ;
; -3.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.784      ;
; -3.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.784      ;
; -3.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.784      ;
; -3.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.784      ;
; -3.832 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.768      ;
; -3.832 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.768      ;
; -3.832 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.768      ;
; -3.832 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.768      ;
; -3.832 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.768      ;
; -3.742 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.678      ;
; -3.742 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.678      ;
; -3.742 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.678      ;
; -3.742 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.678      ;
; -3.742 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.678      ;
; -3.714 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.650      ;
; -3.714 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.650      ;
; -3.714 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.650      ;
; -3.714 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.650      ;
; -3.714 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.650      ;
; -3.667 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.603      ;
; -3.667 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.603      ;
; -3.667 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.603      ;
; -3.667 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.603      ;
; -3.667 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.603      ;
; -3.634 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.427      ;
; -3.627 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.420      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.622 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.560      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.615 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.553      ;
; -3.504 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.297      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.492 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.430      ;
; -3.466 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.259      ;
; -3.456 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.249      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.454 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.392      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.442 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.380      ;
; -3.367 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.160      ;
; -3.360 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.153      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.355 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.293      ;
; -3.352 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.285      ;
; -3.352 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.285      ;
; -3.352 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.285      ;
; -3.352 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.285      ;
; -3.352 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.285      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; error_indicator:error_indicator_1|l_frame_err                                                             ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; error_indicator:error_indicator_1|l_flash                                                                 ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; error_indicator:error_indicator_1|l_parity_err                                                            ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.391 ; reset_control:reset_control_1|count[6]                                                                    ; reset_control:reset_control_1|count[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.394 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.617      ;
; 0.410 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.628      ;
; 0.482 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.700      ;
; 0.482 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.700      ;
; 0.499 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.718      ;
; 0.543 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.762      ;
; 0.550 ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.769      ;
; 0.553 ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.557 ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; reset_control:reset_control_1|count[4]                                                                    ; reset_control:reset_control_1|count[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.564 ; reset_control:reset_control_1|count[3]                                                                    ; reset_control:reset_control_1|count[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.567 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.785      ;
; 0.568 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.786      ;
; 0.570 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; reset_control:reset_control_1|count[1]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.796      ;
; 0.580 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.589 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.808      ;
; 0.593 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.811      ;
; 0.597 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.816      ;
; 0.603 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.822      ;
; 0.603 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.821      ;
; 0.603 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.822      ;
; 0.608 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.827      ;
; 0.645 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.863      ;
; 0.675 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.894      ;
; 0.704 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.923      ;
; 0.707 ; reset_control:reset_control_1|count[2]                                                                    ; reset_control:reset_control_1|count[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.925      ;
; 0.708 ; reset_control:reset_control_1|count[5]                                                                    ; reset_control:reset_control_1|count[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.926      ;
; 0.733 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.952      ;
; 0.735 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.953      ;
; 0.745 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.964      ;
; 0.770 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.989      ;
; 0.775 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.994      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.083 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.361      ;
; -3.083 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.361      ;
; -2.938 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.216      ;
; -2.849 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.127      ;
; -2.819 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.097      ;
; -2.812 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.090      ;
; -2.779 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.114     ; 3.057      ;
; -2.270 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.051      ;
; -2.270 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.051      ;
; -2.270 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.051      ;
; -2.270 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.051      ;
; -2.267 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.051      ;
; -2.267 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.051      ;
; -2.267 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.051      ;
; -2.267 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.051      ;
; -2.217 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.217 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.217 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.217 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.125 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.906      ;
; -2.125 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.906      ;
; -2.122 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.906      ;
; -2.122 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.906      ;
; -2.072 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.863      ;
; -2.072 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.863      ;
; -2.036 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.817      ;
; -2.036 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.817      ;
; -2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.817      ;
; -2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.817      ;
; -2.006 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.787      ;
; -2.006 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.787      ;
; -2.003 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.787      ;
; -2.003 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.787      ;
; -1.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.780      ;
; -1.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.780      ;
; -1.996 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.780      ;
; -1.996 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.780      ;
; -1.983 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.774      ;
; -1.983 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.774      ;
; -1.961 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.742      ;
; -1.961 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.742      ;
; -1.958 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.742      ;
; -1.958 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 2.742      ;
; -1.955 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.743      ;
; -1.955 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.743      ;
; -1.955 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.743      ;
; -1.955 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.743      ;
; -1.953 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.744      ;
; -1.953 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.744      ;
; -1.946 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.737      ;
; -1.946 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.737      ;
; -1.908 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.699      ;
; -1.908 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.699      ;
; -1.908 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.497      ;
; -1.908 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.497      ;
; -1.908 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.497      ;
; -1.908 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.497      ;
; -1.810 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.598      ;
; -1.810 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.598      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.718      ;
; -1.781 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.781 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.716      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
; -1.768 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.702      ;
+--------+----------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                        ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.831 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.050      ;
; 1.831 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.050      ;
; 1.831 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.050      ;
; 1.831 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.050      ;
; 1.831 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.050      ;
; 1.836 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.055      ;
; 1.844 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.062      ;
; 1.844 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.062      ;
; 1.844 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.062      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.064      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.064      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.064      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.064      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.064      ;
; 1.850 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.069      ;
; 1.855 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.074      ;
; 1.855 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.074      ;
; 1.855 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.074      ;
; 1.855 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.074      ;
; 1.855 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.074      ;
; 1.858 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.076      ;
; 1.858 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.076      ;
; 1.858 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.076      ;
; 1.860 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.079      ;
; 1.868 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.086      ;
; 1.868 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.086      ;
; 1.868 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.086      ;
; 1.885 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.104      ;
; 1.885 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.104      ;
; 1.885 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.104      ;
; 1.885 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.104      ;
; 1.885 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.104      ;
; 1.890 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.109      ;
; 1.898 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.116      ;
; 1.898 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.116      ;
; 1.898 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.116      ;
; 1.978 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.197      ;
; 1.978 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.197      ;
; 1.978 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.197      ;
; 1.978 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.197      ;
; 1.978 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.197      ;
; 1.983 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.202      ;
; 1.991 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.209      ;
; 1.991 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.209      ;
; 1.991 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.209      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.021 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.241      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.035 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.255      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.045 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.265      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.058 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.274      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.061 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.280      ;
; 2.063 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.283      ;
; 2.063 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.283      ;
; 2.063 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.283      ;
; 2.063 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.283      ;
; 2.063 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.283      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
; 2.065 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.285      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_frame_err                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                    ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                    ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                    ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.802  ; 3.205  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.802  ; 3.205  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.909  ; 5.270  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.641  ; 4.912  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.909  ; 5.270  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.940  ; 3.361  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.218  ; 4.584  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.241 ; -1.081 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.265 ; -2.669 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.265 ; -2.669 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -1.181 ; -1.580 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -2.180 ; -2.498 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -2.443 ; -2.842 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.923 ; -2.303 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.181 ; -1.580 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.446  ; 1.286  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.521 ; 6.550 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 6.507 ; 6.550 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.521 ; 6.455 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.427 ; 7.613 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.080 ; 6.160 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.880 ; 4.847 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.910 ; 4.877 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.920 ; 4.887 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 6.246 ; 6.308 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.079 ; 6.111 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 6.785 ; 6.827 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 197.39 MHz ; 197.39 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.506 ; -197.594       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.312 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -2.758 ; -96.569           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.647 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -96.000                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.449      ;
; -3.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.449      ;
; -3.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.449      ;
; -3.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.449      ;
; -3.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.449      ;
; -3.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.442      ;
; -3.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.442      ;
; -3.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.442      ;
; -3.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.442      ;
; -3.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.442      ;
; -3.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.334      ;
; -3.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.334      ;
; -3.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.334      ;
; -3.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.334      ;
; -3.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.334      ;
; -3.364 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.307      ;
; -3.364 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.307      ;
; -3.364 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.307      ;
; -3.364 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.307      ;
; -3.364 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.307      ;
; -3.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.306      ;
; -3.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.306      ;
; -3.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.306      ;
; -3.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.306      ;
; -3.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.306      ;
; -3.272 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.215      ;
; -3.272 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.215      ;
; -3.272 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.215      ;
; -3.272 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.215      ;
; -3.272 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.215      ;
; -3.271 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.214      ;
; -3.271 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.214      ;
; -3.271 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.214      ;
; -3.271 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.214      ;
; -3.271 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.214      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.234 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.178      ;
; -3.230 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.042      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.227 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.171      ;
; -3.223 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.035      ;
; -3.173 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.116      ;
; -3.173 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.116      ;
; -3.173 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.116      ;
; -3.173 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.116      ;
; -3.173 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.116      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.119 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.063      ;
; -3.115 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.927      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.092 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.036      ;
; -3.088 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.900      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.025 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.969      ;
; -3.021 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.833      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -3.000 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.944      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
; -2.999 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.943      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; error_indicator:error_indicator_1|l_frame_err                                                             ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; error_indicator:error_indicator_1|l_flash                                                                 ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; error_indicator:error_indicator_1|l_parity_err                                                            ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.347 ; reset_control:reset_control_1|count[6]                                                                    ; reset_control:reset_control_1|count[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.355 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.554      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.558      ;
; 0.368 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.567      ;
; 0.434 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.634      ;
; 0.451 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.649      ;
; 0.495 ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; reset_control:reset_control_1|count[4]                                                                    ; reset_control:reset_control_1|count[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; reset_control:reset_control_1|count[3]                                                                    ; reset_control:reset_control_1|count[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.705      ;
; 0.511 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; reset_control:reset_control_1|count[1]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.721      ;
; 0.525 ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.723      ;
; 0.526 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.725      ;
; 0.526 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.724      ;
; 0.529 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.727      ;
; 0.530 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.732      ;
; 0.536 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.734      ;
; 0.539 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.738      ;
; 0.540 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.738      ;
; 0.543 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.741      ;
; 0.545 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.587 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.786      ;
; 0.619 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.818      ;
; 0.641 ; reset_control:reset_control_1|count[5]                                                                    ; reset_control:reset_control_1|count[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.840      ;
; 0.644 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.843      ;
; 0.645 ; reset_control:reset_control_1|count[2]                                                                    ; reset_control:reset_control_1|count[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.844      ;
; 0.668 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.866      ;
; 0.671 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.869      ;
; 0.680 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.879      ;
; 0.705 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.904      ;
; 0.705 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.903      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.758 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 3.070      ;
; -2.758 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 3.070      ;
; -2.634 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 2.946      ;
; -2.552 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 2.864      ;
; -2.517 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 2.829      ;
; -2.510 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 2.822      ;
; -2.477 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.085     ; 2.789      ;
; -1.983 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.783      ;
; -1.983 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.783      ;
; -1.983 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.783      ;
; -1.983 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.783      ;
; -1.980 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.783      ;
; -1.980 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.783      ;
; -1.980 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.783      ;
; -1.980 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.783      ;
; -1.930 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.740      ;
; -1.930 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.740      ;
; -1.930 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.740      ;
; -1.930 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.740      ;
; -1.859 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.659      ;
; -1.859 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.659      ;
; -1.856 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.659      ;
; -1.856 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.659      ;
; -1.806 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.616      ;
; -1.806 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.616      ;
; -1.777 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.577      ;
; -1.777 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.577      ;
; -1.774 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.577      ;
; -1.774 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.577      ;
; -1.742 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.542      ;
; -1.742 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.542      ;
; -1.739 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.542      ;
; -1.739 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.542      ;
; -1.735 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.535      ;
; -1.735 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.535      ;
; -1.732 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.535      ;
; -1.732 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.535      ;
; -1.724 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.534      ;
; -1.724 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.534      ;
; -1.702 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.502      ;
; -1.702 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.502      ;
; -1.699 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.502      ;
; -1.699 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.502      ;
; -1.693 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.499      ;
; -1.693 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.499      ;
; -1.693 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.499      ;
; -1.693 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.499      ;
; -1.689 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.499      ;
; -1.689 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.499      ;
; -1.682 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.492      ;
; -1.682 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.492      ;
; -1.664 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.258      ;
; -1.664 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.258      ;
; -1.664 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.258      ;
; -1.664 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.258      ;
; -1.649 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.459      ;
; -1.649 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.459      ;
; -1.569 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.375      ;
; -1.569 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 2.375      ;
; -1.540 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.134      ;
; -1.540 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.099      ; 2.134      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.529 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.467      ;
; -1.522 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.522 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.464      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
; -1.518 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.460      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.647 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.650 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.850      ;
; 1.651 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.850      ;
; 1.651 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.850      ;
; 1.651 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.850      ;
; 1.651 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.850      ;
; 1.651 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.850      ;
; 1.659 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.859      ;
; 1.660 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.859      ;
; 1.660 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.859      ;
; 1.660 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.859      ;
; 1.660 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.859      ;
; 1.660 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.859      ;
; 1.669 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.868      ;
; 1.669 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.868      ;
; 1.669 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.868      ;
; 1.672 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.871      ;
; 1.672 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.871      ;
; 1.672 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.871      ;
; 1.681 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.880      ;
; 1.681 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.880      ;
; 1.681 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.880      ;
; 1.685 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.885      ;
; 1.686 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.885      ;
; 1.686 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.885      ;
; 1.686 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.885      ;
; 1.686 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.885      ;
; 1.686 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.885      ;
; 1.707 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.906      ;
; 1.707 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.906      ;
; 1.707 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.906      ;
; 1.765 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.965      ;
; 1.766 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.965      ;
; 1.766 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.965      ;
; 1.766 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.965      ;
; 1.766 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.965      ;
; 1.766 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.965      ;
; 1.787 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.986      ;
; 1.787 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.986      ;
; 1.787 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.986      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.815 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.015      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.818 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.018      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.827 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.027      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.842 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.042      ;
; 1.845 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.845 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.045      ;
; 1.848 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.048      ;
; 1.848 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.048      ;
; 1.848 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.048      ;
; 1.848 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.048      ;
; 1.848 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.048      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_frame_err                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; 0.143  ; 0.359        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                    ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                    ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                    ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.462  ; 2.762  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.462  ; 2.762  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.321  ; 4.646  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.075  ; 4.340  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.321  ; 4.646  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.532  ; 2.894  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 3.724  ; 4.027  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.109 ; -0.950 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.975 ; -2.290 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.975 ; -2.290 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.978 ; -1.307 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.876 ; -2.146 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -2.118 ; -2.442 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.646 ; -1.970 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.978 ; -1.307 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.295  ; 1.136  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.176 ; 6.150 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.952 ; 6.038 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.752 ; 4.725 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.783 ; 4.756 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.793 ; 4.766 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 6.166 ; 6.150 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.176 ; 6.082 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.037 ; 7.118 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.868 ; 5.954 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.668 ; 4.641 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.698 ; 4.671 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.708 ; 4.681 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 5.936 ; 5.946 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 5.789 ; 5.762 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 6.434 ; 6.426 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.816 ; -88.252        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.279 ; -35.514           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.002 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -101.163                     ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.816 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.770      ;
; -1.816 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.770      ;
; -1.816 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.770      ;
; -1.816 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.770      ;
; -1.816 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.770      ;
; -1.815 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.769      ;
; -1.815 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.769      ;
; -1.815 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.769      ;
; -1.815 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.769      ;
; -1.815 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.769      ;
; -1.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.708      ;
; -1.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.708      ;
; -1.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.708      ;
; -1.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.708      ;
; -1.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.708      ;
; -1.729 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.683      ;
; -1.729 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.683      ;
; -1.729 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.683      ;
; -1.729 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.683      ;
; -1.729 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.683      ;
; -1.722 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.676      ;
; -1.722 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.676      ;
; -1.722 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.676      ;
; -1.722 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.676      ;
; -1.722 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.676      ;
; -1.671 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.625      ;
; -1.671 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.625      ;
; -1.671 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.625      ;
; -1.671 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.625      ;
; -1.671 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.625      ;
; -1.658 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.612      ;
; -1.658 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.612      ;
; -1.658 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.612      ;
; -1.658 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.612      ;
; -1.658 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.612      ;
; -1.636 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.590      ;
; -1.636 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.590      ;
; -1.636 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.590      ;
; -1.636 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.590      ;
; -1.636 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.590      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.610 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.566      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.609 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.565      ;
; -1.599 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.474      ;
; -1.598 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.473      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.548 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.504      ;
; -1.537 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.412      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.523 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.479      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.472      ;
; -1.512 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.387      ;
; -1.505 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.380      ;
; -1.483 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.351      ;
; -1.483 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.351      ;
; -1.482 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.350      ;
; -1.482 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.350      ;
; -1.467 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.332      ;
; -1.467 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.332      ;
; -1.466 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.331      ;
; -1.466 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.331      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
; -1.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.421      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; error_indicator:error_indicator_1|l_frame_err                                                             ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; error_indicator:error_indicator_1|l_flash                                                                 ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; error_indicator:error_indicator_1|l_parity_err                                                            ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; reset_control:reset_control_1|count[6]                                                                    ; reset_control:reset_control_1|count[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.214 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.334      ;
; 0.254 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.374      ;
; 0.266 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.281 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.401      ;
; 0.293 ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_control:reset_control_1|count[4]                                                                    ; reset_control:reset_control_1|count[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; reset_control:reset_control_1|count[3]                                                                    ; reset_control:reset_control_1|count[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; reset_control:reset_control_1|count[1]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; reset_control:reset_control_1|count[0]                                                                    ; reset_control:reset_control_1|count[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.451      ;
; 0.349 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.469      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.478      ;
; 0.372 ; reset_control:reset_control_1|count[2]                                                                    ; reset_control:reset_control_1|count[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.491      ;
; 0.375 ; reset_control:reset_control_1|count[5]                                                                    ; reset_control:reset_control_1|count[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.494      ;
; 0.385 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.504      ;
; 0.385 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.505      ;
; 0.390 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.510      ;
; 0.408 ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.528      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.279 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.937      ;
; -1.278 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.936      ;
; -1.209 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.867      ;
; -1.158 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.816      ;
; -1.141 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.799      ;
; -1.135 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.793      ;
; -1.118 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.220      ; 1.776      ;
; -0.825 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.688      ;
; -0.825 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.688      ;
; -0.824 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.687      ;
; -0.824 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.687      ;
; -0.823 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.689      ;
; -0.823 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.689      ;
; -0.822 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.688      ;
; -0.822 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.688      ;
; -0.788 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.661      ;
; -0.788 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.661      ;
; -0.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.659      ;
; -0.786 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.659      ;
; -0.755 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.618      ;
; -0.755 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.618      ;
; -0.753 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.619      ;
; -0.753 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.619      ;
; -0.706 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.579      ;
; -0.706 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.579      ;
; -0.704 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.567      ;
; -0.704 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.567      ;
; -0.702 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.568      ;
; -0.702 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.568      ;
; -0.687 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.550      ;
; -0.687 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.550      ;
; -0.685 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.551      ;
; -0.685 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.551      ;
; -0.681 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.544      ;
; -0.681 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.544      ;
; -0.679 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.545      ;
; -0.679 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.545      ;
; -0.664 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.527      ;
; -0.664 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.527      ;
; -0.662 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.528      ;
; -0.662 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.528      ;
; -0.655 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.528      ;
; -0.655 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.528      ;
; -0.652 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.525      ;
; -0.652 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.525      ;
; -0.650 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.523      ;
; -0.650 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.523      ;
; -0.628 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 1.499      ;
; -0.628 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 1.499      ;
; -0.626 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 1.497      ;
; -0.626 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 1.497      ;
; -0.617 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.490      ;
; -0.617 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.490      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.516      ;
; -0.561 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.561 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.515      ;
; -0.560 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.513      ;
; -0.560 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.513      ;
; -0.560 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.513      ;
; -0.560 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.513      ;
; -0.560 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.513      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.557 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.506      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
; -0.556 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.505      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.002 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.121      ;
; 1.002 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.121      ;
; 1.002 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.121      ;
; 1.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.134      ;
; 1.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.134      ;
; 1.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.134      ;
; 1.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.134      ;
; 1.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.134      ;
; 1.017 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.137      ;
; 1.018 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.137      ;
; 1.018 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.137      ;
; 1.018 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.137      ;
; 1.023 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.142      ;
; 1.023 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.142      ;
; 1.023 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.142      ;
; 1.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.158      ;
; 1.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.158      ;
; 1.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.158      ;
; 1.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.158      ;
; 1.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.158      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.161      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.161      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.161      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.162      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.162      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.162      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.162      ;
; 1.042 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.162      ;
; 1.043 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.163      ;
; 1.043 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.163      ;
; 1.043 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.163      ;
; 1.043 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.163      ;
; 1.043 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.163      ;
; 1.045 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.165      ;
; 1.047 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.167      ;
; 1.049 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.169      ;
; 1.085 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.205      ;
; 1.085 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.205      ;
; 1.085 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.205      ;
; 1.085 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.205      ;
; 1.085 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.205      ;
; 1.088 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.208      ;
; 1.090 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_frame_err                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.209      ;
; 1.090 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.209      ;
; 1.090 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.209      ;
; 1.118 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.148      ;
; 1.118 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.148      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.125 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.246      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.255      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.136 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.257      ;
; 1.141 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.262      ;
; 1.141 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.262      ;
; 1.141 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.262      ;
; 1.141 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.262      ;
; 1.141 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.262      ;
; 1.146 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.176      ;
; 1.146 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.176      ;
; 1.147 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.177      ;
; 1.147 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.177      ;
; 1.150 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.180      ;
; 1.150 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.180      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.153 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.274      ;
; 1.155 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.272      ;
; 1.155 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.272      ;
; 1.155 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.272      ;
; 1.155 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.272      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_frame_err                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:bits_counter|l_cnt[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|counter:sample_ticks_counter|l_cnt[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|shift_reg:t_shift_reg|reg[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_transmitter:uart_transmitter_1|uart_transmitter_fsm:uart_transmitter_fsm_1|state.STOP_S  ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg                     ;
; -0.099 ; 0.117        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]                      ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_frame_err                                                             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.541  ; 2.142  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.541  ; 2.142  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 2.733  ; 3.228  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 2.554  ; 2.985  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.733  ; 3.228  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.643  ; 2.215  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.316  ; 2.836  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.230 ; -1.812 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.230 ; -1.812 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.642 ; -1.203 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.180 ; -1.686 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.353 ; -1.908 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.029 ; -1.577 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.642 ; -1.203 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.164  ; 0.783  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.913 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.863 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 3.051 ; 3.023 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.082 ; 3.054 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.092 ; 3.064 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 3.913 ; 3.974 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.913 ; 3.912 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.453 ; 4.663 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 3.760 ; 3.821 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.660 ; 3.729 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.106 ; 4.201 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.015   ; 0.186 ; -3.083   ; 1.002   ; -3.000              ;
;  CLOCK_50        ; -4.015   ; 0.186 ; -3.083   ; 1.002   ; -3.000              ;
; Design-wide TNS  ; -227.811 ; 0.0   ; -112.377 ; 0.0     ; -101.163            ;
;  CLOCK_50        ; -227.811 ; 0.000 ; -112.377 ; 0.000   ; -101.163            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.802  ; 3.205  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.802  ; 3.205  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.909  ; 5.270  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.641  ; 4.912  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 4.909  ; 5.270  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.940  ; 3.361  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.218  ; 4.584  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.230 ; -1.812 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.230 ; -1.812 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.642 ; -1.203 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.180 ; -1.686 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.353 ; -1.908 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.029 ; -1.577 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.642 ; -1.203 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.446  ; 1.286  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.521 ; 6.550 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 6.507 ; 6.550 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.521 ; 6.455 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 7.427 ; 7.613 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 3.760 ; 3.821 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.660 ; 3.729 ; Rise       ; CLOCK_50        ;
; UART_TXD  ; CLOCK_50   ; 4.106 ; 4.201 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FL_BYTE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_CE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_OE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RST_N                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ15_AM1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CLK                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CMD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RW                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_EN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_BLON                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_HS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_VS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CS_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CKE                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_LDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_UDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_RAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_WE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 4421     ; 46       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 4421     ; 46       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 413      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 413      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Tue Feb 28 16:21:22 2012
Info: Command: quartus_sta uart_de0 -c uart_de0
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'uart_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.015
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.015      -227.811 CLOCK_50 
Info: Worst-case hold slack is 0.358
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.358         0.000 CLOCK_50 
Info: Worst-case recovery slack is -3.083
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.083      -112.377 CLOCK_50 
Info: Worst-case removal slack is 1.831
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.831         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -96.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.506
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.506      -197.594 CLOCK_50 
Info: Worst-case hold slack is 0.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.312         0.000 CLOCK_50 
Info: Worst-case recovery slack is -2.758
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.758       -96.569 CLOCK_50 
Info: Worst-case removal slack is 1.647
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.647         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -96.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.816
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.816       -88.252 CLOCK_50 
Info: Worst-case hold slack is 0.186
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.186         0.000 CLOCK_50 
Info: Worst-case recovery slack is -1.279
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.279       -35.514 CLOCK_50 
Info: Worst-case removal slack is 1.002
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.002         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -101.163 CLOCK_50 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Tue Feb 28 16:21:38 2012
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:11


