// Seed: 669660146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_15 = 32'd13,
    parameter id_24 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire _id_24;
  output wire id_23;
  output wire id_22;
  inout logic [7:0] id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_14,
      id_6,
      id_18,
      id_26
  );
  output wire id_17;
  output wire id_16;
  output wire _id_15;
  output wire id_14;
  input logic [7:0] id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout reg id_7;
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_27;
  wire id_28;
  static logic id_29;
  ;
  localparam id_30 = -1;
  wire id_31;
  wire id_32;
  ;
  assign id_21[id_24] = id_13[1] != 1;
  logic id_33;
  always @(-1) begin : LABEL_0
    id_7 <= -1;
  end
  logic [7:0] id_34, id_35, id_36;
  assign id_34[1] = id_1 && id_1 == 1 && -1;
endmodule
