$date
	Tue Nov 13 14:27:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_GCD_Calculator $end
$var wire 1 ! valid $end
$var wire 2 " State_Y [1:0] $end
$var wire 8 # R [7:0] $end
$var reg 8 $ P [7:0] $end
$var reg 8 % Q [7:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$scope module G $end
$var wire 8 ) P [7:0] $end
$var wire 8 * Q [7:0] $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( start $end
$var wire 1 ! valid $end
$var wire 1 + gth $end
$var wire 1 , eq $end
$var wire 2 - State_Y [1:0] $end
$var wire 1 . Selq $end
$var wire 1 / Selp $end
$var wire 1 0 Selb $end
$var wire 1 1 Sela $end
$var wire 8 2 R [7:0] $end
$var wire 1 3 Ldr $end
$var wire 1 4 Ldq $end
$var wire 1 5 Ldp $end
$scope module C $end
$var wire 2 6 State_Y [1:0] $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( start $end
$var wire 1 ! valid $end
$var wire 1 + gth $end
$var wire 1 , eq $end
$var wire 1 . Selq $end
$var wire 1 / Selp $end
$var wire 1 0 Selb $end
$var wire 1 1 Sela $end
$var wire 1 3 Ldr $end
$var wire 1 4 Ldq $end
$var wire 1 5 Ldp $end
$var reg 8 7 Control_Variable [7:0] $end
$var reg 2 8 Y [1:0] $end
$var reg 2 9 y [1:0] $end
$upscope $end
$scope module D $end
$var wire 1 5 Ldp $end
$var wire 1 4 Ldq $end
$var wire 1 3 Ldr $end
$var wire 8 : P [7:0] $end
$var wire 8 ; Q [7:0] $end
$var wire 1 1 Sela $end
$var wire 1 0 Selb $end
$var wire 1 / Selp $end
$var wire 1 . Selq $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 + gth $end
$var wire 1 , eq $end
$var reg 8 < ALU [7:0] $end
$var reg 8 = Abus [7:0] $end
$var reg 8 > Bbus [7:0] $end
$var reg 8 ? Pbus [7:0] $end
$var reg 8 @ Qbus [7:0] $end
$var reg 8 A R [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A
b0 @
b0 ?
b0 >
b0 =
b0 <
bx ;
bx :
b0 9
b1 8
b11001100 7
b1 6
15
14
03
bx 2
01
00
1/
1.
b1 -
1,
0+
bx *
bx )
x(
1'
0&
bx %
bx $
bx #
b1 "
0!
$end
#10
b10 "
b10 -
b10 6
b10 8
b11110101 <
0,
1+
b11000 >
b1101 =
b1101 @
b11000 ?
0'
b1101 %
b1101 *
b1101 ;
b11000 $
b11000 )
b11000 :
1&
#15
1(
#20
b1011 <
b11000 =
b1101 >
0/
0.
11
10
04
b111000 7
b10 9
0&
#30
b11 "
b11 -
b11 6
b11 8
b11111110 <
0+
b1011 =
b1011 ?
1&
#40
b10 <
b1101 =
b1011 >
01
00
05
14
b100 7
b11 9
0&
0(
#50
b10 "
b10 -
b10 6
b10 8
b11110111 <
1+
b10 =
b10 @
1&
#60
b1001 <
b1011 =
b10 >
11
10
15
04
b111000 7
b10 9
0&
#70
b111 <
b1001 =
b1001 ?
1&
#80
0&
#90
b101 <
b111 =
b111 ?
1&
#100
0&
#110
b11 <
b101 =
b101 ?
1&
#120
0&
#130
b1 <
b11 =
b11 ?
1&
#140
0&
#150
b11 "
b11 -
b11 6
b11 8
b11111111 <
0+
b1 =
b1 ?
1&
#160
b1 <
b10 =
b1 >
01
00
05
14
b100 7
b11 9
0&
#170
b1 "
b1 -
b1 6
b1 8
b0 <
1,
b1 =
b1 @
1&
#180
04
13
1!
b11 7
b0 "
b0 -
b0 6
b0 8
b1 9
0&
#190
b1 #
b1 2
b1 A
1&
#200
1/
1.
15
14
03
0!
b11001100 7
b0 9
0&
#210
b11110101 <
0,
1+
b11000 >
b1101 =
b1101 @
b11000 ?
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
#310
1&
#320
0&
#330
1&
#340
0&
#350
1&
#360
0&
#370
1&
#380
0&
#390
1&
#400
0&
#410
1&
#420
0&
#430
1&
#440
0&
#450
1&
#460
0&
#470
1&
#480
0&
#490
1&
#500
0&
#510
1&
#520
0&
#530
1&
#540
0&
