
*** Running vivado
    with args -log hdmi_tx_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hdmi_tx_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source hdmi_tx_top.tcl -notrace
Command: link_design -top hdmi_tx_top -part xcku3p-ffva676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'color_input'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1592.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: color_input UUID: c02675cd-fe5d-5395-9c1e-30db87f0ed5c 
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'color_input'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'color_input'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE' because incorrect value '50' specified. Expecting type 'enum' with possible values of '2.7,5.3,8.0,10.6,21.3,31.9,36.4,51.0,56.7,63.8,72.9,85.0,102.0,127.5'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc:251]
Resolution: Please check the value of the property and set to a correct value.
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2019.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

The system cannot find the path specified.
12 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.422 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 108729857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2030.648 ; gain = 11.227

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2416.188 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Phase 1.1 Core Generation And Design Setup | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Phase 1 Initialization | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Phase 2 Timer Update And Timing Data Collection | Checksum: 8bf9882c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 127 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 404efd2d

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Retarget | Checksum: 404efd2d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 404efd2d

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Constant propagation | Checksum: 404efd2d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1057ae918

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Sweep | Checksum: 1057ae918
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 887 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1057ae918

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
BUFG optimization | Checksum: 1057ae918
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1057ae918

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Shift Register Optimization | Checksum: 1057ae918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1057ae918

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Post Processing Netlist | Checksum: 1057ae918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: bcf33534

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2416.188 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: bcf33534

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Phase 9 Finalization | Checksum: bcf33534

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                             70  |
|  Constant propagation         |               0  |               0  |                                             46  |
|  Sweep                        |               1  |               4  |                                            887  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bcf33534

Time (s): cpu = 00:00:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2416.188 ; gain = 19.773
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bcf33534

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2416.188 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bcf33534

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2416.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2416.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bcf33534

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2416.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file hdmi_tx_top_drc_opted.rpt -pb hdmi_tx_top_drc_opted.pb -rpx hdmi_tx_top_drc_opted.rpx
Command: report_drc -file hdmi_tx_top_drc_opted.rpt -pb hdmi_tx_top_drc_opted.pb -rpx hdmi_tx_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2419.383 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2419.383 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.383 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2419.383 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.383 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2419.383 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2419.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.293 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 268f5fd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2445.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.293 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16b66b2fe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3571.086 ; gain = 1125.793

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0c8c241

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3571.086 ; gain = 1125.793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0c8c241

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3571.086 ; gain = 1125.793
Phase 1 Placer Initialization | Checksum: 1e0c8c241

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3571.086 ; gain = 1125.793

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16ff64557

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3571.086 ; gain = 1125.793

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16ff64557

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3571.086 ; gain = 1125.793

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 16ff64557

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3603.805 ; gain = 1158.512

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1f19a402e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.262 ; gain = 1158.969

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1f19a402e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.262 ; gain = 1158.969
Phase 2.1.1 Partition Driven Placement | Checksum: 1f19a402e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.281 ; gain = 1158.988
Phase 2.1 Floorplanning | Checksum: 1d374cf47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.281 ; gain = 1158.988

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d374cf47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.281 ; gain = 1158.988

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d374cf47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3604.281 ; gain = 1158.988

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d6ffe172

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 3728.758 ; gain = 1283.465

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 66 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 0 LUT, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3734.922 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             31  |                    31  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fdf08b7c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3734.922 ; gain = 1289.629
Phase 2.4 Global Placement Core | Checksum: 18ca4abbb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 3734.922 ; gain = 1289.629
Phase 2 Global Placement | Checksum: 18ca4abbb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 3734.922 ; gain = 1289.629

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f83f1139

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3734.922 ; gain = 1289.629

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 128a4a538

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3734.922 ; gain = 1289.629

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: abac48f7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3743.773 ; gain = 1298.480

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 91c7f9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 3753.832 ; gain = 1308.539
Phase 3.3.2 Slice Area Swap | Checksum: 91c7f9c7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 3754.836 ; gain = 1309.543
Phase 3.3 Small Shape DP | Checksum: 11cb26e3d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3758.730 ; gain = 1313.438

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: fdb36ea2

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3758.730 ; gain = 1313.438

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: dd08f2e6

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3758.730 ; gain = 1313.438
Phase 3 Detail Placement | Checksum: dd08f2e6

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3758.730 ; gain = 1313.438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11319d9ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.748 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1655e376a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3817.766 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1655e376a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3817.766 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11319d9ef

Time (s): cpu = 00:02:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3817.766 ; gain = 1372.473

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.748. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f8f9c35f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3817.766 ; gain = 1372.473

Time (s): cpu = 00:02:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3817.766 ; gain = 1372.473
Phase 4.1 Post Commit Optimization | Checksum: f8f9c35f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3817.766 ; gain = 1372.473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3830.551 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17dc89e56

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17dc89e56

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258
Phase 4.3 Placer Reporting | Checksum: 17dc89e56

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3830.551 ; gain = 0.000

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153465c80

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258
Ending Placer Task | Checksum: 12946fb2f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3830.551 ; gain = 1385.258
83 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_io -file hdmi_tx_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3830.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_tx_top_utilization_placed.rpt -pb hdmi_tx_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hdmi_tx_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3830.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3830.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3830.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 3830.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 3830.551 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3830.551 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3830.551 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3830.551 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.211 . Memory (MB): peak = 3830.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 62e80d0c ConstDB: 0 ShapeSum: 4190132c RouteDB: 84cedaf7
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 3830.551 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7a5a2a07 | NumContArr: 1c05976b | Constraints: a236049f | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fb3ec0ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3830.551 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fb3ec0ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3830.551 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fb3ec0ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3830.551 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 302f13008

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3909.426 ; gain = 78.875

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ba73f138

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3909.426 ; gain = 78.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.868  | TNS=0.000  | WHS=-0.039 | THS=-0.367 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2ab98c119

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3909.426 ; gain = 78.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.868  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 26ae560c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3909.426 ; gain = 78.875

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00141584 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1622
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1404
  Number of Partially Routed Nets     = 218
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d77d1e11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2d77d1e11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1cec31590

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281
Phase 3 Initial Routing | Checksum: 1142dd6b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=-0.003 | THS=-0.005 |

Phase 4.1 Global Iteration 0 | Checksum: 1a9520c56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 176d66e64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281
Phase 4 Rip-up And Reroute | Checksum: 176d66e64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ce4991c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=0.019  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1deddb5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 152e41cbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 152e41cbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281
Phase 5 Delay and Skew Optimization | Checksum: 152e41cbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 176912061

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281
Phase 6 Post Hold Fix | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0472603 %
  Global Horizontal Routing Utilization  = 0.0800869 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.837  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1dfcefb83

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: ff5f6994

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281
Ending Routing Task | Checksum: ff5f6994

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3952.832 ; gain = 122.281

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file hdmi_tx_top_drc_routed.rpt -pb hdmi_tx_top_drc_routed.pb -rpx hdmi_tx_top_drc_routed.rpx
Command: report_drc -file hdmi_tx_top_drc_routed.rpt -pb hdmi_tx_top_drc_routed.pb -rpx hdmi_tx_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hdmi_tx_top_methodology_drc_routed.rpt -pb hdmi_tx_top_methodology_drc_routed.pb -rpx hdmi_tx_top_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_tx_top_methodology_drc_routed.rpt -pb hdmi_tx_top_methodology_drc_routed.pb -rpx hdmi_tx_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hdmi_tx_top_power_routed.rpt -pb hdmi_tx_top_power_summary_routed.pb -rpx hdmi_tx_top_power_routed.rpx
Command: report_power -file hdmi_tx_top_power_routed.rpt -pb hdmi_tx_top_power_summary_routed.pb -rpx hdmi_tx_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hdmi_tx_top_route_status.rpt -pb hdmi_tx_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_tx_top_timing_summary_routed.rpt -pb hdmi_tx_top_timing_summary_routed.pb -rpx hdmi_tx_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hdmi_tx_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hdmi_tx_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hdmi_tx_top_bus_skew_routed.rpt -pb hdmi_tx_top_bus_skew_routed.pb -rpx hdmi_tx_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3952.832 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 3952.832 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3952.832 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3952.832 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3952.832 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3952.832 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 3952.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/HDMI Testbench/hdmi_output/hdmi_output.runs/impl_1/hdmi_tx_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 19:18:32 2024...

*** Running vivado
    with args -log hdmi_tx_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hdmi_tx_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source hdmi_tx_top.tcl -notrace
Command: open_checkpoint hdmi_tx_top_routed.dcp
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1560.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1635.609 ; gain = 0.801
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1999.484 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1999.484 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1999.484 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.484 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2020.840 ; gain = 21.355
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2020.840 ; gain = 21.355
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2020.840 ; gain = 21.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2364.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
Command: write_bitstream -force hdmi_tx_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 89732480 bits.
Writing bitstream ./hdmi_tx_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 19:20:08 2024...
