Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 12 14:44:46 2024
| Host         : ZenXL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clk_div_wrapper_control_sets_placed.rpt
| Design       : clk_div_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             236 |           65 |
| Yes          | No                    | No                     |             336 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             706 |          213 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/clk_lost_i_2_n_0                                                                                                                  | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                1 |              1 |         1.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/rst_ps7_0_1M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |         2.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/rst_ps7_0_1M/U0/SEQ/seq_cnt_en                                                                                                                     | clk_div_i/rst_ps7_0_1M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                    |                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]      |                                                                                                                                                      |                4 |              9 |         2.25 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                      |                2 |             12 |         6.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                      |                4 |             13 |         3.25 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                       |                                                                                                                                                      |                3 |             16 |         5.33 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         |                                                                                                                                                      |                8 |             19 |         2.38 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                      |               10 |             22 |         2.20 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]      |                                                                                                                                                      |                5 |             29 |         5.80 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                      |                5 |             29 |         5.80 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                      |                7 |             29 |         4.14 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                      |                5 |             29 |         5.80 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/r_rst_n_reg[0]                                                                                                    |                                                                                                                                                      |                9 |             29 |         3.22 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/clk_div_top_0/U0/div_cnt[0]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[5][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg_0_sn_1                                                                                        |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[7][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[0]_4                                                                                          |               11 |             32 |         2.91 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[3][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[0]_0                                                                                          |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[6][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[0]_3                                                                                          |               14 |             32 |         2.29 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[2][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[0]_1                                                                                          |               13 |             32 |         2.46 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[4][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[0]_2                                                                                          |               11 |             32 |         2.91 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_1[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                7 |             32 |         4.57 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/clk_change                                                                                                                        | clk_div_i/clk_div_top_0/U0/U_edge_detector/clear                                                                                                     |                8 |             32 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/E[0]                                                                                                              | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                7 |             32 |         4.57 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_0[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                7 |             32 |         4.57 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_5[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |               11 |             32 |         2.91 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_3[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                7 |             32 |         4.57 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_2[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                6 |             32 |         5.33 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                      |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_4[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |                5 |             32 |         6.40 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q1_reg_6[0]                                                                                          | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |               13 |             32 |         2.46 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             32 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[2]_1                                                                                                  | clk_div_i/clk_div_top_0/U0/U_edge_detector/set_cnt_reg[2]_0                                                                                          |               21 |             32 |         1.52 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/sys_array[0][31]_i_2_n_0                                                                                                          | clk_div_i/clk_div_top_0/U0/U_edge_detector/SR[0]                                                                                                     |                9 |             32 |         3.56 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/clk_div_top_0/U0/m_cnt[0]_i_1_n_0                                                                                                          |                8 |             32 |         4.00 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                      |                7 |             45 |         6.43 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                      |               10 |             45 |         4.50 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               14 |             47 |         3.36 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 | clk_div_i/clk_div_top_0/U0/U_edge_detector/POS_EDGE_CLK.Q3_reg_0                                                                                             | clk_div_i/clk_div_top_0/U0/M1                                                                                                                        |               16 |             61 |         3.81 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | clk_div_i/clk_div_top_0/U0/U_edge_detector/M                                                                                                         |               16 |             67 |         4.19 |
|  clk_div_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                      |               36 |            109 |         3.03 |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


