

================================================================
== Vitis HLS Report for 'SneakySnake_bit'
================================================================
* Date:           Sat May 17 18:24:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  9.511 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.198 us|  0.198 us|   17|   17|  loop auto-rewind stp (delay=5 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                     |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |               Instance              |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ret_NeighborhoodMap_bit_fu_106  |NeighborhoodMap_bit  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_after_neighbohood_fu_113         |after_neighbohood    |        3|        3|  33.000 ns|  33.000 ns|    1|    1|      yes|
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_709_1  |       16|       16|         6|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     6167|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|     1031|    28011|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       54|    -|
|Register             |        -|     -|      116|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1147|    34232|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------+---------+----+-----+-------+-----+
    |               Instance              |        Module       | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +-------------------------------------+---------------------+---------+----+-----+-------+-----+
    |call_ret_NeighborhoodMap_bit_fu_106  |NeighborhoodMap_bit  |        0|   0|    0|  23324|    0|
    |grp_after_neighbohood_fu_113         |after_neighbohood    |        0|   0|  325|   3367|    0|
    |control_s_axi_U                      |control_s_axi        |        0|   0|  706|   1320|    0|
    +-------------------------------------+---------------------+---------+----+-----+-------+-----+
    |Total                                |                     |        0|   0| 1031|  28011|    0|
    +-------------------------------------+---------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |global_count_fu_624_p2                     |         +|   0|  0|    9|           2|           2|
    |i_fu_604_p2                                |         +|   0|  0|   12|           4|           1|
    |and_ln712_fu_258_p2                        |       and|   0|  0|    8|           8|           8|
    |and_ln713_1_fu_326_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln713_2_fu_360_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln713_3_fu_394_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln713_4_fu_428_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln713_fu_292_p2                        |       and|   0|  0|    8|           8|           8|
    |and_ln714_1_fu_496_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln714_2_fu_530_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln714_3_fu_564_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln714_4_fu_598_p2                      |       and|   0|  0|    8|           8|           8|
    |and_ln714_fu_462_p2                        |       and|   0|  0|    8|           8|           8|
    |ap_condition_267                           |       and|   0|  0|    2|           1|           1|
    |ap_condition_268                           |       and|   0|  0|    2|           1|           1|
    |icmp_ln709_fu_610_p2                       |      icmp|   0|  0|   12|           4|           4|
    |icmp_ln712_fu_198_p2                       |      icmp|   0|  0|   14|           7|           1|
    |lshr_ln712_fu_240_p2                       |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln713_1_fu_316_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln713_2_fu_350_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln713_3_fu_384_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln713_4_fu_418_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln713_fu_282_p2                       |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln714_1_fu_486_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln714_2_fu_520_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln714_3_fu_554_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln714_4_fu_588_p2                     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln714_fu_452_p2                       |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_11001                  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp114  |        or|   0|  0|    2|           1|           1|
    |select_ln712_1_fu_228_p3                   |    select|   0|  0|    7|           1|           7|
    |select_ln712_2_fu_250_p3                   |    select|   0|  0|    2|           1|           2|
    |select_ln712_fu_220_p3                     |    select|   0|  0|  123|           1|         128|
    |select_ln713_1_fu_308_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln713_2_fu_342_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln713_3_fu_376_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln713_4_fu_410_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln713_fu_274_p3                     |    select|   0|  0|  123|           1|         128|
    |select_ln714_1_fu_478_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln714_2_fu_512_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln714_3_fu_546_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln714_4_fu_580_p3                   |    select|   0|  0|  123|           1|         128|
    |select_ln714_fu_444_p3                     |    select|   0|  0|  123|           1|         128|
    |ap_enable_pp0                              |       xor|   0|  0|    2|           1|           2|
    |xor_ln712_fu_214_p2                        |       xor|   0|  0|    7|           7|           2|
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                      |          |   0|  0| 6167|        1538|        2929|
    +-------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_return                         |   9|          2|    2|          4|
    |ap_sig_allocacmp_i1_load          |   9|          2|    4|          8|
    |global_count2_fu_90               |   9|          2|    2|          4|
    |i1_fu_86                          |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   14|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |and_ln712_reg_653                                 |  8|   0|    8|          0|
    |and_ln713_1_reg_663                               |  8|   0|    8|          0|
    |and_ln713_2_reg_668                               |  8|   0|    8|          0|
    |and_ln713_3_reg_673                               |  8|   0|    8|          0|
    |and_ln713_4_reg_678                               |  8|   0|    8|          0|
    |and_ln713_reg_658                                 |  8|   0|    8|          0|
    |and_ln714_1_reg_688                               |  8|   0|    8|          0|
    |and_ln714_2_reg_693                               |  8|   0|    8|          0|
    |and_ln714_3_reg_698                               |  8|   0|    8|          0|
    |and_ln714_4_reg_703                               |  8|   0|    8|          0|
    |and_ln714_reg_683                                 |  8|   0|    8|          0|
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |  1|   0|    1|          0|
    |ap_return_preg                                    |  2|   0|   32|         30|
    |ap_rst_n_inv                                      |  1|   0|    1|          0|
    |ap_rst_reg_1                                      |  1|   0|    1|          0|
    |ap_rst_reg_2                                      |  1|   0|    1|          0|
    |global_count2_fu_90                               |  2|   0|    2|          0|
    |i1_fu_86                                          |  4|   0|    4|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |116|   0|  146|         30|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
+-----------------------+-----+-----+---------------+-----------------+--------------+

