Protel Design System Design Rule Check
PCB File : D:\AD19\Projects\GSM\GSM_v2.PcbDoc
Date     : 25.06.2020
Time     : 23:55:27

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (581.693mil,451.772mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1069.882mil,695.866mil) from Top Layer to Bottom Layer Location : [X = 1069.882mil][Y = 695.866mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1069.882mil,739.173mil) from Top Layer to Bottom Layer Location : [X = 1069.882mil][Y = 739.173mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1069.882mil,782.48mil) from Top Layer to Bottom Layer Location : [X = 1069.882mil][Y = 782.48mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1113.189mil,695.866mil) from Top Layer to Bottom Layer Location : [X = 1113.189mil][Y = 695.866mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1113.189mil,739.173mil) from Top Layer to Bottom Layer Location : [X = 1113.189mil][Y = 739.173mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1113.189mil,782.48mil) from Top Layer to Bottom Layer Location : [X = 1113.189mil][Y = 782.48mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1156.496mil,695.866mil) from Top Layer to Bottom Layer Location : [X = 1156.496mil][Y = 695.866mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1156.496mil,739.173mil) from Top Layer to Bottom Layer Location : [X = 1156.496mil][Y = 739.173mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1113.189mil,739.173mil) on Top Layer And Via (1156.496mil,782.48mil) from Top Layer to Bottom Layer Location : [X = 1156.496mil][Y = 782.48mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (581.693mil,412.402mil) from Top Layer to Bottom Layer Location : [X = 581.693mil][Y = 412.402mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (581.693mil,451.772mil) from Top Layer to Bottom Layer Location : [X = 581.693mil][Y = 451.772mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (621.063mil,412.402mil) from Top Layer to Bottom Layer Location : [X = 621.063mil][Y = 412.402mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (621.063mil,451.772mil) from Top Layer to Bottom Layer Location : [X = 621.063mil][Y = 451.772mil]
Rule Violations :13

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=50,00ohms) (Max=50,00ohms) (Preferred=50,00ohms) (InNet('NetR22_1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=50,00ohms) (Max=50,00ohms) (Preferred=50,00ohms) (InNet('NetR46_1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (InNet('VCC'))
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C10-1(2992.126mil,2215.551mil) on Top Layer And Pad C10-2(2992.126mil,2180.118mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C1-1(2624.016mil,1612.205mil) on Top Layer And Pad C1-2(2588.582mil,1612.205mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C11-1(2625mil,1733.268mil) on Top Layer And Pad C11-2(2589.567mil,1733.268mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.914mil < 10mil) Between Pad C11-1(2625mil,1733.268mil) on Top Layer And Pad C12-2(2625mil,1775.591mil) on Top Layer [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.914mil < 10mil) Between Pad C11-2(2589.567mil,1733.268mil) on Top Layer And Pad C12-1(2589.567mil,1775.591mil) on Top Layer [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C12-1(2589.567mil,1775.591mil) on Top Layer And Pad C12-2(2625mil,1775.591mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C13-1(2583.937mil,2406.85mil) on Top Layer And Pad C13-2(2548.504mil,2406.85mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C14-1(2548.464mil,2360.59mil) on Top Layer And Pad C14-2(2583.898mil,2360.59mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C15-1(2808.78mil,1777.362mil) on Top Layer And Pad C15-2(2844.213mil,1777.362mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C16-1(2844.213mil,1730.118mil) on Top Layer And Pad C16-2(2808.78mil,1730.118mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C17-1(2498.032mil,2389.764mil) on Top Layer And Pad C17-2(2462.598mil,2389.764mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C18-1(487.205mil,627.953mil) on Top Layer And Pad C18-2(522.638mil,627.953mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Pad C19-2(785.433mil,628.937mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C2-1(2624.016mil,1662.402mil) on Top Layer And Pad C2-2(2588.582mil,1662.402mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C22-1(993.11mil,437.008mil) on Top Layer And Pad C22-2(993.11mil,401.575mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C23-1(993.11mil,482.283mil) on Top Layer And Pad C23-2(993.11mil,517.717mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C26-1(1098.425mil,533.465mil) on Top Layer And Pad C26-2(1062.992mil,533.465mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C27-1(729.331mil,409.449mil) on Top Layer And Pad C27-2(729.331mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C28-1(502.953mil,903.543mil) on Top Layer And Pad C28-2(502.953mil,868.11mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C29-1(486.22mil,675.197mil) on Top Layer And Pad C29-2(521.654mil,675.197mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C30-1(2462.598mil,2343.504mil) on Top Layer And Pad C30-2(2498.032mil,2343.504mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C3-1(2385.778mil,2405.246mil) on Top Layer And Pad C3-2(2385.778mil,2440.679mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C31-1(2164.882mil,2063.622mil) on Top Layer And Pad C31-2(2129.449mil,2063.622mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C34-1(2860.518mil,805.006mil) on Top Layer And Pad C34-2(2825.085mil,805.006mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C35-1(2590.921mil,775.59mil) on Top Layer And Pad C35-2(2626.354mil,775.59mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C36-1(2599.409mil,576.772mil) on Top Layer And Pad C36-2(2599.409mil,612.205mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.237mil < 10mil) Between Pad C37-1(3027.559mil,2467.52mil) on Top Layer And Pad C37-2(3027.559mil,2502.953mil) on Top Layer [Top Solder] Mask Sliver [2.237mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C38-1(2518.032mil,1184.12mil) on Top Layer And Pad C38-2(2518.032mil,1148.687mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C39-1(2522.638mil,1051.181mil) on Top Layer And Pad C39-2(2522.638mil,1086.614mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C40-1(1069.882mil,1153.543mil) on Top Layer And Pad C40-2(1105.315mil,1153.543mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C4-1(2299.213mil,1864.173mil) on Top Layer And Pad C4-2(2299.213mil,1899.606mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C41-1(3082.677mil,2396.732mil) on Top Layer And Pad C41-2(3047.244mil,2396.732mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C42-1(1142.776mil,2468.456mil) on Top Layer And Pad C42-2(1142.776mil,2503.889mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C43-1(1094.548mil,2467.472mil) on Top Layer And Pad C43-2(1094.548mil,2502.905mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C44-1(1063.976mil,1675.197mil) on Top Layer And Pad C44-2(1063.976mil,1710.63mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C45-1(1151.575mil,2359.252mil) on Top Layer And Pad C45-2(1187.008mil,2359.252mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C46-1(1174.213mil,2312.992mil) on Top Layer And Pad C46-2(1209.646mil,2312.992mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.96mil < 10mil) Between Pad C46-2(1209.646mil,2312.992mil) on Top Layer And Pad U2-42(1252.953mil,2284.449mil) on Top Layer [Top Solder] Mask Sliver [6.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C47-1(1099.409mil,580.709mil) on Top Layer And Pad C47-2(1063.976mil,580.709mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C48-1(1065.945mil,1755.906mil) on Top Layer And Pad C48-2(1065.945mil,1791.339mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad C48-2(1065.945mil,1791.339mil) on Top Layer And Pad R35-2(1066.929mil,1830.709mil) on Top Layer [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C49-1(1141.792mil,2590.503mil) on Top Layer And Pad C49-2(1141.792mil,2555.07mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C50-1(1919.351mil,2826.772mil) on Top Layer And Pad C50-2(1919.351mil,2791.339mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C5-1(2348.582mil,1905.512mil) on Top Layer And Pad C5-2(2384.016mil,1905.512mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C51-1(1052.165mil,891.732mil) on Top Layer And Pad C51-2(1087.599mil,891.732mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C52-1(1052.165mil,937.992mil) on Top Layer And Pad C52-2(1087.599mil,937.992mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C53-1(781.496mil,2206.693mil) on Top Layer And Pad C53-2(746.063mil,2206.693mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C56-1(954.724mil,2336.614mil) on Top Layer And Pad C56-2(990.158mil,2336.614mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C59-1(1139.764mil,902.559mil) on Top Layer And Pad C59-2(1139.764mil,937.992mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C60-1(1004.921mil,970.472mil) on Top Layer And Pad C60-2(1004.921mil,1005.906mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C6-1(2382.874mil,1857.284mil) on Top Layer And Pad C6-2(2347.441mil,1857.284mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C62-1(1201.772mil,585.63mil) on Top Layer And Pad C62-2(1166.339mil,585.63mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C63-1(1271.653mil,754.921mil) on Top Layer And Pad C63-2(1271.653mil,790.354mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C7-1(2289.321mil,2406.23mil) on Top Layer And Pad C7-2(2289.321mil,2441.664mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C8-1(2163.898mil,2206.338mil) on Top Layer And Pad C8-2(2128.465mil,2206.338mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C9-1(3039.37mil,2181.102mil) on Top Layer And Pad C9-2(3039.37mil,2216.536mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Pad D7-2(1003.937mil,1142.52mil) on Bottom Layer And Pad R8-2(1003.937mil,1190.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad J1-1(636.811mil,1446.85mil) on Top Layer And Pad J1-2(629.331mil,1421.26mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-1(636.811mil,1446.85mil) on Top Layer And Pad J1-6(625mil,1494.094mil) on Multi-Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-2(629.331mil,1421.26mil) on Top Layer And Pad J1-3(629.331mil,1395.669mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad J1-3(629.331mil,1395.669mil) on Top Layer And Pad J1-4(636.811mil,1370.079mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-4(636.811mil,1370.079mil) on Top Layer And Pad J1-5(636.811mil,1344.488mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-5(636.811mil,1344.488mil) on Top Layer And Pad J1-7(625mil,1297.244mil) on Multi-Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-1(980.315mil,1564.961mil) on Bottom Layer And Pad P1-2(980.315mil,1615.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-2(980.315mil,1615.158mil) on Bottom Layer And Pad P1-3(980.315mil,1665.354mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-3(980.315mil,1665.354mil) on Bottom Layer And Pad P1-4(980.315mil,1715.551mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-4(980.315mil,1715.551mil) on Bottom Layer And Pad P1-5(980.315mil,1765.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-5(980.315mil,1765.748mil) on Bottom Layer And Pad P1-6(980.315mil,1815.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-6(980.315mil,1815.945mil) on Bottom Layer And Pad P1-7(980.315mil,1866.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-7(980.315mil,1866.142mil) on Bottom Layer And Pad P1-8(980.315mil,1916.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R10-1(2505.905mil,1734.252mil) on Top Layer And Pad R10-2(2541.339mil,1734.252mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R1-1(507.874mil,802.165mil) on Bottom Layer And Pad R1-2(507.874mil,837.598mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R11-1(3027.559mil,2587.599mil) on Top Layer And Pad R11-2(3027.559mil,2552.165mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R12-1(2626.968mil,1722.441mil) on Bottom Layer And Pad R12-2(2626.968mil,1687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R18-1(2047.244mil,1375.984mil) on Top Layer And Pad R18-2(2047.244mil,1411.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R2-1(552.165mil,803.149mil) on Bottom Layer And Pad R2-2(552.165mil,838.583mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R22-1(2341.535mil,2641.732mil) on Top Layer And Pad R22-2(2376.969mil,2641.732mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R23-1(2686.024mil,2467.52mil) on Top Layer And Pad R23-2(2686.024mil,2502.953mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R24-1(2377.953mil,2597.441mil) on Top Layer And Pad R24-2(2342.52mil,2597.441mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R25-1(2427.165mil,2606.299mil) on Top Layer And Pad R25-2(2427.165mil,2641.732mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R27-1(2766.732mil,1682.087mil) on Top Layer And Pad R27-2(2766.732mil,1646.653mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R28-1(3077.756mil,519.685mil) on Top Layer And Pad R28-2(3077.756mil,484.252mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R30-1(2601.378mil,2466.535mil) on Top Layer And Pad R30-2(2636.811mil,2466.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R3-1(855.315mil,637.795mil) on Top Layer And Pad R3-2(855.315mil,602.362mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R31-1(2423.228mil,1375mil) on Top Layer And Pad R31-2(2423.228mil,1410.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R32-1(1542.717mil,537.402mil) on Top Layer And Pad R32-2(1542.717mil,501.969mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R33-1(1473.666mil,1229.641mil) on Top Layer And Pad R33-2(1438.232mil,1229.64mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R34-1(1066.929mil,1919.291mil) on Top Layer And Pad R34-2(1066.929mil,1954.725mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R35-1(1066.929mil,1866.142mil) on Top Layer And Pad R35-2(1066.929mil,1830.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R36-1(1496.063mil,501.968mil) on Top Layer And Pad R36-2(1496.063mil,537.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R37-1(2421.354mil,861.535mil) on Top Layer And Pad R37-2(2456.787mil,861.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R38-1(2641.732mil,1315.243mil) on Top Layer And Pad R38-2(2606.299mil,1315.243mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R39-1(2986.503mil,866.03mil) on Top Layer And Pad R39-2(2986.503mil,901.463mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R40-1(1642.717mil,537.402mil) on Top Layer And Pad R40-2(1642.717mil,501.968mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R4-1(830.709mil,687.008mil) on Top Layer And Pad R4-2(830.709mil,722.441mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R41-1(1742.717mil,537.402mil) on Top Layer And Pad R41-2(1742.717mil,501.968mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R42-1(1590.551mil,501.968mil) on Top Layer And Pad R42-2(1590.551mil,537.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R43-1(1690.945mil,500mil) on Top Layer And Pad R43-2(1690.945mil,535.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R44-1(1106.299mil,1201.772mil) on Top Layer And Pad R44-2(1106.299mil,1237.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R45-1(3126.968mil,2533.465mil) on Top Layer And Pad R45-2(3162.402mil,2533.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R46-1(2849.409mil,2654.528mil) on Top Layer And Pad R46-2(2884.843mil,2654.528mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R47-1(2931.102mil,2618.11mil) on Top Layer And Pad R47-2(2931.102mil,2653.543mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R48-1(2803.15mil,2618.11mil) on Top Layer And Pad R48-2(2803.15mil,2653.543mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R49-1(1163.386mil,474.409mil) on Bottom Layer And Pad R49-2(1163.386mil,509.843mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R50-1(1163.15mil,475.008mil) on Top Layer And Pad R50-2(1163.15mil,510.441mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R5-1(785.433mil,749.016mil) on Top Layer And Pad R5-2(785.433mil,713.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R51-1(1137.855mil,3055.07mil) on Top Layer And Pad R51-2(1137.855mil,3019.637mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R52-1(1137.855mil,2898.803mil) on Top Layer And Pad R52-2(1137.855mil,2934.236mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R53-1(1919.351mil,2662.402mil) on Top Layer And Pad R53-2(1954.784mil,2662.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R54-1(1918.367mil,2741.142mil) on Top Layer And Pad R54-2(1953.8mil,2741.142mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R55-1(1917.382mil,2548.228mil) on Top Layer And Pad R55-2(1917.382mil,2583.662mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R56-1(1540.354mil,2757.874mil) on Bottom Layer And Pad R56-2(1540.354mil,2722.441mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R57-1(2062.008mil,2603.347mil) on Top Layer And Pad R57-2(2062.008mil,2567.913mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R58-1(2126.968mil,2591.535mil) on Top Layer And Pad R58-2(2162.402mil,2591.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R59-1(745.079mil,2446.85mil) on Top Layer And Pad R59-2(780.512mil,2446.85mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R60-1(954.725mil,2383.858mil) on Top Layer And Pad R60-2(990.158mil,2383.858mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R6-1(1388.78mil,1192.914mil) on Bottom Layer And Pad R6-2(1388.78mil,1157.48mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R61-1(780.512mil,2400.59mil) on Top Layer And Pad R61-2(745.079mil,2400.59mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R62-1(898.622mil,2372.047mil) on Top Layer And Pad R62-2(898.622mil,2336.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R63-1(924.212mil,687.992mil) on Top Layer And Pad R63-2(959.646mil,687.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R64-1(1338.583mil,825.788mil) on Top Layer And Pad R64-2(1338.583mil,790.354mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R65-1(1292.323mil,858.268mil) on Top Layer And Pad R65-2(1256.89mil,858.268mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R66-1(2492.496mil,594.488mil) on Top Layer And Pad R66-2(2457.063mil,594.488mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R67-1(2799.528mil,1086.187mil) on Top Layer And Pad R67-2(2764.095mil,1086.187mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R68-1(2888.077mil,603.234mil) on Top Layer And Pad R68-2(2923.511mil,603.234mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R69-1(908.465mil,3013.779mil) on Top Layer And Pad R69-2(908.465mil,3049.213mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R70-1(1428.15mil,2919.291mil) on Bottom Layer And Pad R70-2(1428.15mil,2954.724mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R7-1(983.268mil,582.677mil) on Bottom Layer And Pad R7-2(983.268mil,547.244mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R71-1(3082.677mil,2351.748mil) on Top Layer And Pad R71-2(3047.244mil,2351.748mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R72-1(3087.598mil,2444.961mil) on Top Layer And Pad R72-2(3087.598mil,2480.394mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R8-1(1003.937mil,1226.378mil) on Bottom Layer And Pad R8-2(1003.937mil,1190.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R9-1(1051.181mil,2241.142mil) on Top Layer And Pad R9-2(1051.181mil,2205.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-1(843.504mil,2261.811mil) on Top Layer And Pad U12-2(843.504mil,2299.213mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-2(843.504mil,2299.213mil) on Top Layer And Pad U12-3(843.504mil,2336.614mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-4(745.079mil,2336.614mil) on Top Layer And Pad U12-5(745.079mil,2299.213mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-5(745.079mil,2299.213mil) on Top Layer And Pad U12-6(745.079mil,2261.811mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(1021.654mil,790.354mil) on Top Layer And Pad U3-2(1021.654mil,764.764mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-1(1021.654mil,790.354mil) on Top Layer And Via (1069.882mil,782.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-10(1164.37mil,647.638mil) on Top Layer And Pad U3-9(1138.78mil,647.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-10(1164.37mil,647.638mil) on Top Layer And Via (1156.496mil,695.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-11(1204.725mil,687.992mil) on Top Layer And Pad U3-12(1204.725mil,713.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-11(1204.725mil,687.992mil) on Top Layer And Via (1156.496mil,695.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-12(1204.725mil,713.583mil) on Top Layer And Pad U3-13(1204.725mil,739.173mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-13(1204.725mil,739.173mil) on Top Layer And Pad U3-14(1204.725mil,764.764mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-13(1204.725mil,739.173mil) on Top Layer And Via (1156.496mil,739.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-14(1204.725mil,764.764mil) on Top Layer And Pad U3-15(1204.725mil,790.354mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-15(1204.725mil,790.354mil) on Top Layer And Via (1156.496mil,782.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-16(1164.37mil,830.709mil) on Top Layer And Pad U3-17(1138.78mil,830.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-16(1164.37mil,830.709mil) on Top Layer And Via (1156.496mil,782.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-17(1138.78mil,830.709mil) on Top Layer And Pad U3-18(1113.189mil,830.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-18(1113.189mil,830.709mil) on Top Layer And Pad U3-19(1087.599mil,830.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-18(1113.189mil,830.709mil) on Top Layer And Via (1113.189mil,782.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-19(1087.599mil,830.709mil) on Top Layer And Pad U3-20(1062.008mil,830.709mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(1021.654mil,764.764mil) on Top Layer And Pad U3-3(1021.654mil,739.173mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-20(1062.008mil,830.709mil) on Top Layer And Via (1069.882mil,782.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-3(1021.654mil,739.173mil) on Top Layer And Pad U3-4(1021.654mil,713.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-3(1021.654mil,739.173mil) on Top Layer And Via (1069.882mil,739.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-4(1021.654mil,713.583mil) on Top Layer And Pad U3-5(1021.654mil,687.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-5(1021.654mil,687.992mil) on Top Layer And Via (1069.882mil,695.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-6(1062.008mil,647.638mil) on Top Layer And Pad U3-7(1087.599mil,647.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-6(1062.008mil,647.638mil) on Top Layer And Via (1069.882mil,695.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-7(1087.599mil,647.638mil) on Top Layer And Pad U3-8(1113.189mil,647.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-8(1113.189mil,647.638mil) on Top Layer And Pad U3-9(1138.78mil,647.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-8(1113.189mil,647.638mil) on Top Layer And Via (1113.189mil,695.866mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Pad U4-11(654.528mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Pad U4-2(595.472mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Pad U4-11(654.528mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-2(595.472mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-3(595.472mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-4(595.472mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-5(595.472mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-6(713.583mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-7(713.583mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-8(713.583mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(595.472mil,647.638mil) on Bottom Layer And Pad U4-3(595.472mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-2(595.472mil,647.638mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Pad U4-4(595.472mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-4(595.472mil,687.008mil) on Bottom Layer And Pad U4-5(595.472mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-4(595.472mil,687.008mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-5(595.472mil,706.693mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Pad U4-7(713.583mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-7(713.583mil,687.008mil) on Bottom Layer And Pad U4-8(713.583mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-7(713.583mil,687.008mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-9(713.583mil,647.638mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-1(676.181mil,393.701mil) on Top Layer And Pad U5-2(676.181mil,419.291mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-1(676.181mil,393.701mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(676.181mil,419.291mil) on Top Layer And Pad U5-3(676.181mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-2(676.181mil,419.291mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-3(676.181mil,444.882mil) on Top Layer And Pad U5-4(676.181mil,470.472mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-3(676.181mil,444.882mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-4(676.181mil,470.472mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-5(526.575mil,470.472mil) on Top Layer And Pad U5-6(526.575mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-5(526.575mil,470.472mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(526.575mil,444.882mil) on Top Layer And Pad U5-7(526.575mil,419.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-6(526.575mil,444.882mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-7(526.575mil,419.291mil) on Top Layer And Pad U5-8(526.575mil,393.701mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-7(526.575mil,419.291mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-8(526.575mil,393.701mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-1(2785.715mil,649.494mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-2(2825.085mil,649.494mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-3(2864.456mil,649.494mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-4(2864.455mil,759.73mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-5(2825.085mil,759.731mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-6(2785.715mil,759.73mil) on Top Layer And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-1(2626.354mil,667.323mil) on Top Layer And Pad U8-2(2600.763mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-2(2600.763mil,667.323mil) on Top Layer And Pad U8-3(2575.173mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-3(2575.173mil,667.323mil) on Top Layer And Pad U8-4(2549.582mil,667.323mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-5(2549.582mil,730.315mil) on Top Layer And Pad U8-6(2575.173mil,730.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-6(2575.173mil,730.315mil) on Top Layer And Pad U8-7(2600.763mil,730.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-7(2600.763mil,730.315mil) on Top Layer And Pad U8-8(2626.354mil,730.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-1(2706.693mil,1086.614mil) on Top Layer And Pad U9-2(2664.37mil,1086.614mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U9-2(2664.37mil,1086.614mil) on Top Layer And Pad U9-3(2622.047mil,1086.614mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-3(2622.047mil,1086.614mil) on Top Layer And Pad U9-4(2579.725mil,1086.614mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-5(2579.724mil,1031.496mil) on Top Layer And Pad U9-6(2622.047mil,1031.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-6(2622.047mil,1031.496mil) on Top Layer And Pad U9-7(2664.37mil,1031.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-7(2664.37mil,1031.496mil) on Top Layer And Pad U9-8(2706.693mil,1031.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (638.779mil,647.638mil) from Top Layer to Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.717mil] / [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (638.779mil,647.638mil) from Top Layer to Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (638.779mil,687.008mil) from Top Layer to Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (670.275mil,647.638mil) from Top Layer to Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.717mil] / [Bottom Solder] Mask Sliver [9.717mil]
Rule Violations :230

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Arc (2890.047mil,677.053mil) on Top Overlay And Pad U7-7(2825.085mil,704.612mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (502.953mil,2261.811mil) on Top Overlay And Pad D18-1(525.591mil,2238.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (825.787mil,1409.449mil) on Top Overlay And Pad D9-2(775.591mil,1445.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C13-1(2583.937mil,2406.85mil) on Top Layer And Track (2528.818mil,2426.535mil)(2603.622mil,2426.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C13-1(2583.937mil,2406.85mil) on Top Layer And Track (2528.819mil,2387.165mil)(2603.622mil,2387.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-1(2583.937mil,2406.85mil) on Top Layer And Track (2603.622mil,2426.535mil)(2603.622mil,2387.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C13-2(2548.504mil,2406.85mil) on Top Layer And Track (2528.818mil,2426.535mil)(2528.819mil,2387.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C13-2(2548.504mil,2406.85mil) on Top Layer And Track (2528.818mil,2426.535mil)(2603.622mil,2426.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C13-2(2548.504mil,2406.85mil) on Top Layer And Track (2528.819mil,2387.165mil)(2603.622mil,2387.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-1(2548.464mil,2360.59mil) on Top Layer And Track (2528.779mil,2380.276mil)(2528.78mil,2340.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-1(2548.464mil,2360.59mil) on Top Layer And Track (2528.779mil,2380.276mil)(2603.582mil,2380.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-1(2548.464mil,2360.59mil) on Top Layer And Track (2528.78mil,2340.905mil)(2603.583mil,2340.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-2(2583.898mil,2360.59mil) on Top Layer And Track (2528.779mil,2380.276mil)(2603.582mil,2380.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-2(2583.898mil,2360.59mil) on Top Layer And Track (2528.78mil,2340.905mil)(2603.583mil,2340.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-2(2583.898mil,2360.59mil) on Top Layer And Track (2603.582mil,2380.276mil)(2603.583mil,2340.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C16-2(2808.78mil,1730.118mil) on Top Layer And Track (2789.095mil,1710.433mil)(2789.095mil,1749.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C16-2(2808.78mil,1730.118mil) on Top Layer And Track (2789.095mil,1710.433mil)(2863.898mil,1710.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C16-2(2808.78mil,1730.118mil) on Top Layer And Track (2789.095mil,1749.803mil)(2863.898mil,1749.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C17-1(2498.032mil,2389.764mil) on Top Layer And Track (2442.913mil,2370.079mil)(2517.717mil,2370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C17-1(2498.032mil,2389.764mil) on Top Layer And Track (2442.913mil,2409.449mil)(2517.717mil,2409.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C17-1(2498.032mil,2389.764mil) on Top Layer And Track (2517.717mil,2370.079mil)(2517.717mil,2409.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C17-2(2462.598mil,2389.764mil) on Top Layer And Track (2442.913mil,2370.079mil)(2517.717mil,2370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C17-2(2462.598mil,2389.764mil) on Top Layer And Track (2442.913mil,2409.449mil)(2442.913mil,2370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C17-2(2462.598mil,2389.764mil) on Top Layer And Track (2442.913mil,2409.449mil)(2517.717mil,2409.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Track (765.748mil,609.252mil)(765.748mil,684.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Track (765.748mil,684.055mil)(805.118mil,684.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Track (805.118mil,609.252mil)(805.118mil,684.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C3-1(2385.778mil,2405.246mil) on Top Layer And Track (2366.093mil,2385.561mil)(2366.093mil,2460.364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-1(2385.778mil,2405.246mil) on Top Layer And Track (2366.093mil,2385.561mil)(2405.463mil,2385.561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C3-1(2385.778mil,2405.246mil) on Top Layer And Track (2405.463mil,2460.364mil)(2405.463mil,2385.561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C31-1(2164.882mil,2063.622mil) on Top Layer And Track (2109.764mil,2043.937mil)(2184.567mil,2043.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C31-1(2164.882mil,2063.622mil) on Top Layer And Track (2109.764mil,2083.307mil)(2184.567mil,2083.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-1(2164.882mil,2063.622mil) on Top Layer And Track (2184.567mil,2083.307mil)(2184.567mil,2043.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C31-2(2129.449mil,2063.622mil) on Top Layer And Track (2109.764mil,2043.937mil)(2184.567mil,2043.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C31-2(2129.449mil,2063.622mil) on Top Layer And Track (2109.764mil,2083.307mil)(2109.764mil,2043.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C31-2(2129.449mil,2063.622mil) on Top Layer And Track (2109.764mil,2083.307mil)(2184.567mil,2083.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C3-2(2385.778mil,2440.679mil) on Top Layer And Track (2366.093mil,2385.561mil)(2366.093mil,2460.364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C3-2(2385.778mil,2440.679mil) on Top Layer And Track (2366.093mil,2460.364mil)(2405.463mil,2460.364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C3-2(2385.778mil,2440.679mil) on Top Layer And Track (2405.463mil,2460.364mil)(2405.463mil,2385.561mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.536mil < 10mil) Between Pad C32-2(2005.708mil,1057.086mil) on Top Layer And Track (1870.708mil,1102.086mil)(2040.708mil,1102.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad C32-2(2005.708mil,1057.086mil) on Top Layer And Track (1939.96mil,1025.59mil)(1971.457mil,1025.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.874mil < 10mil) Between Pad C32-2(2005.708mil,1057.086mil) on Top Layer And Track (1939.96mil,1088.582mil)(1971.457mil,1088.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.378mil < 10mil) Between Pad C32-2(2005.708mil,1057.086mil) on Top Layer And Track (2040.708mil,1009.842mil)(2040.708mil,1102.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C35-1(2590.921mil,775.59mil) on Top Layer And Track (2571.236mil,755.905mil)(2571.236mil,795.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-1(2590.921mil,775.59mil) on Top Layer And Track (2571.236mil,755.905mil)(2646.039mil,755.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-1(2590.921mil,775.59mil) on Top Layer And Track (2571.236mil,795.275mil)(2646.039mil,795.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-2(2626.354mil,775.59mil) on Top Layer And Track (2571.236mil,755.905mil)(2646.039mil,755.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-2(2626.354mil,775.59mil) on Top Layer And Track (2571.236mil,795.275mil)(2646.039mil,795.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C35-2(2626.354mil,775.59mil) on Top Layer And Track (2646.039mil,795.275mil)(2646.039mil,755.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C40-2(1105.315mil,1153.543mil) on Top Layer And Track (1050.197mil,1133.858mil)(1125mil,1133.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C40-2(1105.315mil,1153.543mil) on Top Layer And Track (1050.197mil,1173.228mil)(1125mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C40-2(1105.315mil,1153.543mil) on Top Layer And Track (1125mil,1133.858mil)(1125mil,1173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C42-1(1142.776mil,2468.456mil) on Top Layer And Track (1123.091mil,2448.771mil)(1162.461mil,2448.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-1(1142.776mil,2468.456mil) on Top Layer And Track (1123.091mil,2523.574mil)(1123.091mil,2448.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-1(1142.776mil,2468.456mil) on Top Layer And Track (1162.461mil,2523.574mil)(1162.461mil,2448.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C45-1(1151.575mil,2359.252mil) on Top Layer And Track (1131.89mil,2339.567mil)(1206.693mil,2339.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C45-1(1151.575mil,2359.252mil) on Top Layer And Track (1131.89mil,2378.937mil)(1131.89mil,2339.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C45-1(1151.575mil,2359.252mil) on Top Layer And Track (1131.89mil,2378.937mil)(1206.693mil,2378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C46-1(1174.213mil,2312.992mil) on Top Layer And Track (1154.528mil,2293.307mil)(1229.331mil,2293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C46-1(1174.213mil,2312.992mil) on Top Layer And Track (1154.528mil,2332.677mil)(1154.528mil,2293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C46-1(1174.213mil,2312.992mil) on Top Layer And Track (1154.528mil,2332.677mil)(1229.331mil,2332.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C46-2(1209.646mil,2312.992mil) on Top Layer And Track (1154.528mil,2293.307mil)(1229.331mil,2293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C46-2(1209.646mil,2312.992mil) on Top Layer And Track (1154.528mil,2332.677mil)(1229.331mil,2332.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C46-2(1209.646mil,2312.992mil) on Top Layer And Track (1229.331mil,2293.307mil)(1229.331mil,2332.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-1(1099.409mil,580.709mil) on Top Layer And Track (1044.291mil,561.024mil)(1119.094mil,561.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-1(1099.409mil,580.709mil) on Top Layer And Track (1044.291mil,600.394mil)(1119.094mil,600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C47-1(1099.409mil,580.709mil) on Top Layer And Track (1119.094mil,600.394mil)(1119.094mil,561.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C47-2(1063.976mil,580.709mil) on Top Layer And Track (1044.291mil,561.024mil)(1044.291mil,600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-2(1063.976mil,580.709mil) on Top Layer And Track (1044.291mil,561.024mil)(1119.094mil,561.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-2(1063.976mil,580.709mil) on Top Layer And Track (1044.291mil,600.394mil)(1119.094mil,600.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-1(1141.792mil,2590.503mil) on Top Layer And Track (1122.107mil,2535.385mil)(1122.107mil,2610.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C49-1(1141.792mil,2590.503mil) on Top Layer And Track (1122.107mil,2610.188mil)(1161.477mil,2610.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-1(1141.792mil,2590.503mil) on Top Layer And Track (1161.477mil,2535.385mil)(1161.477mil,2610.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-2(1141.792mil,2555.07mil) on Top Layer And Track (1122.107mil,2535.385mil)(1122.107mil,2610.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C49-2(1141.792mil,2555.07mil) on Top Layer And Track (1122.107mil,2535.385mil)(1161.477mil,2535.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-2(1141.792mil,2555.07mil) on Top Layer And Track (1161.477mil,2535.385mil)(1161.477mil,2610.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-2(2384.016mil,1905.512mil) on Top Layer And Track (2328.898mil,1885.827mil)(2403.701mil,1885.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-2(2384.016mil,1905.512mil) on Top Layer And Track (2328.898mil,1925.197mil)(2403.701mil,1925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C5-2(2384.016mil,1905.512mil) on Top Layer And Track (2403.701mil,1885.827mil)(2403.701mil,1925.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C52-1(1052.165mil,937.992mil) on Top Layer And Track (1032.48mil,918.307mil)(1107.284mil,918.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C52-1(1052.165mil,937.992mil) on Top Layer And Track (1032.48mil,957.677mil)(1032.48mil,918.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C52-1(1052.165mil,937.992mil) on Top Layer And Track (1032.48mil,957.677mil)(1107.284mil,957.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C53-2(746.063mil,2206.693mil) on Top Layer And Track (726.378mil,2187.008mil)(726.378mil,2226.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C53-2(746.063mil,2206.693mil) on Top Layer And Track (726.378mil,2187.008mil)(801.181mil,2187.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C53-2(746.063mil,2206.693mil) on Top Layer And Track (726.378mil,2226.378mil)(801.181mil,2226.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C56-1(954.724mil,2336.614mil) on Top Layer And Track (935.039mil,2316.929mil)(1009.842mil,2316.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C56-1(954.724mil,2336.614mil) on Top Layer And Track (935.039mil,2316.929mil)(935.039mil,2356.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C56-1(954.724mil,2336.614mil) on Top Layer And Track (935.039mil,2356.299mil)(1009.842mil,2356.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C56-2(990.158mil,2336.614mil) on Top Layer And Track (1009.842mil,2316.929mil)(1009.842mil,2356.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C56-2(990.158mil,2336.614mil) on Top Layer And Track (935.039mil,2316.929mil)(1009.842mil,2316.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C56-2(990.158mil,2336.614mil) on Top Layer And Track (935.039mil,2356.299mil)(1009.842mil,2356.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C62-1(1201.772mil,585.63mil) on Top Layer And Track (1146.653mil,565.945mil)(1221.457mil,565.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C62-1(1201.772mil,585.63mil) on Top Layer And Track (1146.653mil,605.315mil)(1221.457mil,605.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C62-1(1201.772mil,585.63mil) on Top Layer And Track (1221.457mil,605.315mil)(1221.457mil,565.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C62-2(1166.339mil,585.63mil) on Top Layer And Track (1146.653mil,565.945mil)(1146.653mil,605.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C62-2(1166.339mil,585.63mil) on Top Layer And Track (1146.653mil,565.945mil)(1221.457mil,565.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C62-2(1166.339mil,585.63mil) on Top Layer And Track (1146.653mil,605.315mil)(1221.457mil,605.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-1(1271.653mil,754.921mil) on Top Layer And Track (1251.968mil,735.236mil)(1251.968mil,810.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C63-1(1271.653mil,754.921mil) on Top Layer And Track (1251.968mil,735.236mil)(1291.339mil,735.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-1(1271.653mil,754.921mil) on Top Layer And Track (1291.339mil,735.236mil)(1291.339mil,810.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-2(1271.653mil,790.354mil) on Top Layer And Track (1251.968mil,735.236mil)(1251.968mil,810.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C63-2(1271.653mil,790.354mil) on Top Layer And Track (1251.968mil,810.039mil)(1291.339mil,810.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-2(1271.653mil,790.354mil) on Top Layer And Track (1291.339mil,735.236mil)(1291.339mil,810.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-2(2289.321mil,2441.664mil) on Top Layer And Track (2269.636mil,2386.545mil)(2269.636mil,2461.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C7-2(2289.321mil,2441.664mil) on Top Layer And Track (2269.636mil,2461.349mil)(2309.006mil,2461.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-2(2289.321mil,2441.664mil) on Top Layer And Track (2309.006mil,2386.546mil)(2309.006mil,2461.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C8-1(2163.898mil,2206.338mil) on Top Layer And Track (2108.78mil,2186.653mil)(2183.583mil,2186.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C8-1(2163.898mil,2206.338mil) on Top Layer And Track (2108.78mil,2226.023mil)(2183.583mil,2226.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-1(2163.898mil,2206.338mil) on Top Layer And Track (2183.583mil,2226.023mil)(2183.583mil,2186.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C8-2(2128.465mil,2206.338mil) on Top Layer And Track (2108.78mil,2186.653mil)(2108.78mil,2226.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C8-2(2128.465mil,2206.338mil) on Top Layer And Track (2108.78mil,2186.653mil)(2183.583mil,2186.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C8-2(2128.465mil,2206.338mil) on Top Layer And Track (2108.78mil,2226.023mil)(2183.583mil,2226.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C9-1(3039.37mil,2181.102mil) on Top Layer And Track (3019.685mil,2161.417mil)(3019.685mil,2236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C9-1(3039.37mil,2181.102mil) on Top Layer And Track (3019.685mil,2161.417mil)(3059.055mil,2161.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C9-1(3039.37mil,2181.102mil) on Top Layer And Track (3059.055mil,2236.22mil)(3059.055mil,2161.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C9-2(3039.37mil,2216.536mil) on Top Layer And Track (3019.685mil,2161.417mil)(3019.685mil,2236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C9-2(3039.37mil,2216.536mil) on Top Layer And Track (3019.685mil,2236.22mil)(3059.055mil,2236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C9-2(3039.37mil,2216.536mil) on Top Layer And Track (3059.055mil,2236.22mil)(3059.055mil,2161.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-1(525.591mil,2238.189mil) on Top Layer And Track (524.606mil,2204.724mil)(524.606mil,2214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-1(525.591mil,2238.189mil) on Top Layer And Track (524.606mil,2261.811mil)(524.606mil,2271.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.348mil < 10mil) Between Pad D18-2(633.858mil,2238.189mil) on Top Layer And Text "U12" (701.772mil,2214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.348mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-2(633.858mil,2238.189mil) on Top Layer And Track (634.843mil,2204.724mil)(634.843mil,2214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-2(633.858mil,2238.189mil) on Top Layer And Track (634.843mil,2261.811mil)(634.843mil,2271.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D2-2(507.874mil,915.354mil) on Bottom Layer And Track (477.362mil,884.842mil)(477.362mil,1004.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D2-2(507.874mil,915.354mil) on Bottom Layer And Track (477.362mil,884.842mil)(538.386mil,884.842mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D2-2(507.874mil,915.354mil) on Bottom Layer And Track (538.386mil,884.842mil)(538.386mil,1004.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D6-1(924.213mil,606.299mil) on Bottom Layer And Track (893.701mil,516.732mil)(893.701mil,636.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D6-1(924.213mil,606.299mil) on Bottom Layer And Track (893.701mil,636.811mil)(954.724mil,636.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D6-1(924.213mil,606.299mil) on Bottom Layer And Track (954.724mil,516.732mil)(954.724mil,636.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(775.591mil,1605.59mil) on Top Layer And Track (716.535mil,1616.142mil)(731.299mil,1616.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(775.591mil,1605.59mil) on Top Layer And Track (819.882mil,1616.142mil)(834.646mil,1616.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(775.591mil,1445.591mil) on Top Layer And Track (716.535mil,1435.039mil)(731.299mil,1435.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D9-2(775.591mil,1445.591mil) on Top Layer And Track (819.882mil,1435.04mil)(834.646mil,1435.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-2(505.906mil,740.157mil) on Top Layer And Track (467.52mil,705.709mil)(467.52mil,843.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-2(505.906mil,740.157mil) on Top Layer And Track (467.52mil,705.709mil)(544.291mil,705.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L2-2(505.906mil,740.157mil) on Top Layer And Track (544.291mil,705.709mil)(544.291mil,843.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L3-2(1062.008mil,469.488mil) on Top Layer And Track (1023.622mil,366.142mil)(1023.622mil,503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L3-2(1062.008mil,469.488mil) on Top Layer And Track (1023.622mil,503.937mil)(1100.394mil,503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad L3-2(1062.008mil,469.488mil) on Top Layer And Track (1100.394mil,366.142mil)(1100.394mil,503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.416mil < 10mil) Between Pad Q3-3(1503.937mil,1183.071mil) on Top Layer And Text "R33" (1394.925mil,1164.68mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R10-2(2541.339mil,1734.252mil) on Top Layer And Track (2485.622mil,1715.252mil)(2561.622mil,1715.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R10-2(2541.339mil,1734.252mil) on Top Layer And Track (2485.622mil,1753.252mil)(2561.622mil,1753.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R10-2(2541.339mil,1734.252mil) on Top Layer And Track (2561.622mil,1715.252mil)(2561.622mil,1753.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R18-2(2047.244mil,1411.417mil) on Top Layer And Track (2028.244mil,1355.701mil)(2028.244mil,1431.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R18-2(2047.244mil,1411.417mil) on Top Layer And Track (2028.244mil,1431.701mil)(2066.244mil,1431.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R18-2(2047.244mil,1411.417mil) on Top Layer And Track (2066.244mil,1355.701mil)(2066.244mil,1431.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R21-2(2190.945mil,1062.559mil) on Top Layer And Track (2155.945mil,1092.519mil)(2225.945mil,1092.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R21-2(2190.945mil,1062.559mil) on Top Layer And Track (2155.945mil,962.598mil)(2155.945mil,1092.519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R21-2(2190.945mil,1062.559mil) on Top Layer And Track (2225.945mil,962.598mil)(2225.945mil,1092.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R27-1(2766.732mil,1682.087mil) on Top Layer And Track (2747.732mil,1626.37mil)(2747.732mil,1702.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R27-1(2766.732mil,1682.087mil) on Top Layer And Track (2747.732mil,1702.37mil)(2785.732mil,1702.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R27-1(2766.732mil,1682.087mil) on Top Layer And Track (2785.732mil,1626.37mil)(2785.732mil,1702.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R27-2(2766.732mil,1646.653mil) on Top Layer And Track (2747.732mil,1626.37mil)(2785.732mil,1626.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-1(3077.756mil,519.685mil) on Top Layer And Track (3058.756mil,463.969mil)(3058.756mil,539.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R28-1(3077.756mil,519.685mil) on Top Layer And Track (3058.756mil,539.969mil)(3096.756mil,539.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-1(3077.756mil,519.685mil) on Top Layer And Track (3096.756mil,463.969mil)(3096.756mil,539.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-2(3077.756mil,484.252mil) on Top Layer And Track (3058.756mil,463.969mil)(3058.756mil,539.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R28-2(3077.756mil,484.252mil) on Top Layer And Track (3058.756mil,463.969mil)(3096.756mil,463.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-2(3077.756mil,484.252mil) on Top Layer And Track (3096.756mil,463.969mil)(3096.756mil,539.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R30-1(2601.378mil,2466.535mil) on Top Layer And Track (2581.094mil,2485.536mil)(2581.095mil,2447.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R30-1(2601.378mil,2466.535mil) on Top Layer And Track (2581.094mil,2485.536mil)(2657.094mil,2485.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R30-1(2601.378mil,2466.535mil) on Top Layer And Track (2581.095mil,2447.535mil)(2657.095mil,2447.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-1(855.315mil,637.795mil) on Top Layer And Track (836.315mil,582.079mil)(836.315mil,658.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R3-1(855.315mil,637.795mil) on Top Layer And Track (836.315mil,658.079mil)(874.315mil,658.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-1(855.315mil,637.795mil) on Top Layer And Track (874.315mil,582.079mil)(874.315mil,658.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R31-1(2423.228mil,1375mil) on Top Layer And Track (2404.228mil,1354.716mil)(2404.228mil,1430.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R31-1(2423.228mil,1375mil) on Top Layer And Track (2404.228mil,1354.716mil)(2442.228mil,1354.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R31-1(2423.228mil,1375mil) on Top Layer And Track (2442.228mil,1354.716mil)(2442.228mil,1430.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-2(855.315mil,602.362mil) on Top Layer And Track (836.315mil,582.079mil)(836.315mil,658.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R3-2(855.315mil,602.362mil) on Top Layer And Track (836.315mil,582.079mil)(874.315mil,582.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-2(855.315mil,602.362mil) on Top Layer And Track (874.315mil,582.079mil)(874.315mil,658.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R32-1(1542.717mil,537.402mil) on Top Layer And Track (1523.717mil,481.685mil)(1523.717mil,557.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R32-1(1542.717mil,537.402mil) on Top Layer And Track (1523.717mil,557.686mil)(1561.717mil,557.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R32-1(1542.717mil,537.402mil) on Top Layer And Track (1561.717mil,481.685mil)(1561.717mil,557.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R32-2(1542.717mil,501.969mil) on Top Layer And Track (1523.717mil,481.685mil)(1523.717mil,557.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R32-2(1542.717mil,501.969mil) on Top Layer And Track (1523.717mil,481.685mil)(1561.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R32-2(1542.717mil,501.969mil) on Top Layer And Track (1561.717mil,481.685mil)(1561.717mil,557.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R40-1(1642.717mil,537.402mil) on Top Layer And Track (1623.716mil,557.685mil)(1623.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R40-1(1642.717mil,537.402mil) on Top Layer And Track (1623.716mil,557.685mil)(1661.717mil,557.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R40-1(1642.717mil,537.402mil) on Top Layer And Track (1661.717mil,557.685mil)(1661.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R40-2(1642.717mil,501.968mil) on Top Layer And Track (1623.716mil,557.685mil)(1623.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R40-2(1642.717mil,501.968mil) on Top Layer And Track (1623.717mil,481.685mil)(1661.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R40-2(1642.717mil,501.968mil) on Top Layer And Track (1661.717mil,557.685mil)(1661.717mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R42-1(1590.551mil,501.968mil) on Top Layer And Track (1571.551mil,481.685mil)(1609.551mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R42-1(1590.551mil,501.968mil) on Top Layer And Track (1571.551mil,557.685mil)(1571.551mil,481.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R42-1(1590.551mil,501.968mil) on Top Layer And Track (1609.551mil,481.685mil)(1609.551mil,557.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R43-2(1690.945mil,535.433mil) on Top Layer And Track (1671.945mil,479.716mil)(1671.945mil,555.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R43-2(1690.945mil,535.433mil) on Top Layer And Track (1671.945mil,555.716mil)(1709.945mil,555.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R43-2(1690.945mil,535.433mil) on Top Layer And Track (1709.945mil,479.716mil)(1709.945mil,555.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R44-1(1106.299mil,1201.772mil) on Top Layer And Track (1087.299mil,1181.488mil)(1087.299mil,1257.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R44-1(1106.299mil,1201.772mil) on Top Layer And Track (1087.299mil,1181.488mil)(1125.299mil,1181.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R44-1(1106.299mil,1201.772mil) on Top Layer And Track (1125.299mil,1181.488mil)(1125.299mil,1257.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R44-2(1106.299mil,1237.205mil) on Top Layer And Track (1087.299mil,1181.488mil)(1087.299mil,1257.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R44-2(1106.299mil,1237.205mil) on Top Layer And Track (1087.299mil,1257.488mil)(1125.299mil,1257.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R44-2(1106.299mil,1237.205mil) on Top Layer And Track (1125.299mil,1181.488mil)(1125.299mil,1257.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R47-1(2931.102mil,2618.11mil) on Top Layer And Track (2912.102mil,2597.827mil)(2912.102mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R47-1(2931.102mil,2618.11mil) on Top Layer And Track (2912.102mil,2597.827mil)(2950.102mil,2597.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R47-1(2931.102mil,2618.11mil) on Top Layer And Track (2950.102mil,2597.827mil)(2950.102mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R47-2(2931.102mil,2653.543mil) on Top Layer And Track (2912.102mil,2597.827mil)(2912.102mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R47-2(2931.102mil,2653.543mil) on Top Layer And Track (2912.102mil,2673.827mil)(2950.102mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R47-2(2931.102mil,2653.543mil) on Top Layer And Track (2950.102mil,2597.827mil)(2950.102mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R48-1(2803.15mil,2618.11mil) on Top Layer And Track (2784.15mil,2597.827mil)(2784.15mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R48-1(2803.15mil,2618.11mil) on Top Layer And Track (2784.15mil,2597.827mil)(2822.15mil,2597.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R48-1(2803.15mil,2618.11mil) on Top Layer And Track (2822.15mil,2597.827mil)(2822.15mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R48-2(2803.15mil,2653.543mil) on Top Layer And Track (2784.15mil,2597.827mil)(2784.15mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R48-2(2803.15mil,2653.543mil) on Top Layer And Track (2784.15mil,2673.827mil)(2822.15mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R48-2(2803.15mil,2653.543mil) on Top Layer And Track (2822.15mil,2597.827mil)(2822.15mil,2673.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R59-2(780.512mil,2446.85mil) on Top Layer And Track (724.795mil,2427.85mil)(800.795mil,2427.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R59-2(780.512mil,2446.85mil) on Top Layer And Track (724.795mil,2465.85mil)(800.795mil,2465.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R59-2(780.512mil,2446.85mil) on Top Layer And Track (800.795mil,2427.85mil)(800.795mil,2465.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-1(780.512mil,2400.59mil) on Top Layer And Track (724.795mil,2381.59mil)(800.796mil,2381.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-1(780.512mil,2400.59mil) on Top Layer And Track (724.795mil,2419.59mil)(800.796mil,2419.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R61-1(780.512mil,2400.59mil) on Top Layer And Track (800.796mil,2381.59mil)(800.796mil,2419.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R61-2(745.079mil,2400.59mil) on Top Layer And Track (724.795mil,2381.59mil)(724.795mil,2419.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-2(745.079mil,2400.59mil) on Top Layer And Track (724.795mil,2381.59mil)(800.796mil,2381.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-2(745.079mil,2400.59mil) on Top Layer And Track (724.795mil,2419.59mil)(800.796mil,2419.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R64-2(1338.583mil,790.354mil) on Top Layer And Track (1319.583mil,770.071mil)(1319.583mil,846.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R64-2(1338.583mil,790.354mil) on Top Layer And Track (1319.583mil,770.071mil)(1357.583mil,770.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R64-2(1338.583mil,790.354mil) on Top Layer And Track (1357.583mil,770.071mil)(1357.583mil,846.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-1(1292.323mil,858.268mil) on Top Layer And Track (1236.606mil,839.268mil)(1312.606mil,839.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-1(1292.323mil,858.268mil) on Top Layer And Track (1236.606mil,877.268mil)(1312.606mil,877.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R65-1(1292.323mil,858.268mil) on Top Layer And Track (1312.606mil,839.268mil)(1312.606mil,877.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R65-2(1256.89mil,858.268mil) on Top Layer And Track (1236.606mil,839.268mil)(1236.606mil,877.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-2(1256.89mil,858.268mil) on Top Layer And Track (1236.606mil,839.268mil)(1312.606mil,839.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-2(1256.89mil,858.268mil) on Top Layer And Track (1236.606mil,877.268mil)(1312.606mil,877.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-1(2799.528mil,1086.187mil) on Top Layer And Track (2743.811mil,1067.187mil)(2819.811mil,1067.187mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-1(2799.528mil,1086.187mil) on Top Layer And Track (2743.811mil,1105.187mil)(2819.811mil,1105.187mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R67-1(2799.528mil,1086.187mil) on Top Layer And Track (2819.811mil,1067.187mil)(2819.811mil,1105.187mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R7-1(983.268mil,582.677mil) on Bottom Layer And Track (1002.268mil,526.961mil)(1002.268mil,602.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R7-1(983.268mil,582.677mil) on Bottom Layer And Track (964.268mil,526.961mil)(964.268mil,602.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R7-1(983.268mil,582.677mil) on Bottom Layer And Track (964.268mil,602.961mil)(1002.268mil,602.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R9-2(1051.181mil,2205.709mil) on Top Layer And Track (1032.181mil,2185.425mil)(1032.181mil,2261.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R9-2(1051.181mil,2205.709mil) on Top Layer And Track (1032.181mil,2185.425mil)(1070.181mil,2185.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R9-2(1051.181mil,2205.709mil) on Top Layer And Track (1070.181mil,2185.425mil)(1070.181mil,2261.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.774mil < 10mil) Between Pad S1-2(988.189mil,1202.953mil) on Top Layer And Track (918.189mil,1258.858mil)(1058.189mil,1258.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-3(1231.299mil,2898.803mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-4(1231.299mil,2820.063mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-5(1231.299mil,2741.323mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-6(1231.299mil,2662.583mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-7(1231.299mil,2583.842mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-8(1231.299mil,2505.102mil) on Top Layer And Track (1294.291mil,2494.866mil)(1294.291mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-8(1231.299mil,2505.102mil) on Top Layer And Track (1294.291mil,2494.866mil)(1766.732mil,2494.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-9(1829.724mil,2505.102mil) on Top Layer And Track (1294.291mil,2494.866mil)(1766.732mil,2494.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-9(1829.724mil,2505.102mil) on Top Layer And Track (1766.732mil,2494.866mil)(1766.732mil,3085.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U1-5(2513.78mil,1510.63mil) on Top Layer And Track (2465.551mil,1479.331mil)(2465.551mil,1691.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U1-6(2513.78mil,1560.63mil) on Top Layer And Track (2465.551mil,1479.331mil)(2465.551mil,1691.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad U2-42(1252.953mil,2284.449mil) on Top Layer And Track (1154.528mil,2293.307mil)(1229.331mil,2293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.883mil < 10mil) Between Pad U2-42(1252.953mil,2284.449mil) on Top Layer And Track (1154.528mil,2332.677mil)(1229.331mil,2332.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad U2-42(1252.953mil,2284.449mil) on Top Layer And Track (1229.331mil,2293.307mil)(1229.331mil,2332.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-1(2785.715mil,649.494mil) on Top Layer And Track (2766.03mil,645.557mil)(2766.03mil,763.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-4(2864.455mil,759.73mil) on Top Layer And Track (2884.14mil,763.667mil)(2884.14mil,645.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-6(2785.715mil,759.73mil) on Top Layer And Track (2766.03mil,645.557mil)(2766.03mil,763.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-7(2825.085mil,704.612mil) on Top Layer And Track (2766.03mil,645.557mil)(2766.03mil,763.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-7(2825.085mil,704.612mil) on Top Layer And Track (2884.14mil,763.667mil)(2884.14mil,645.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.449mil < 10mil) Between Pad Y2-1(2256.89mil,2054.724mil) on Top Layer And Track (2278.543mil,1935.039mil)(2278.543mil,2011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.449mil < 10mil) Between Pad Y2-1(2256.89mil,2054.724mil) on Top Layer And Track (2278.543mil,2011.811mil)(2416.338mil,2011.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.449mil]
Rule Violations :256

Processing Rule : Silk to Silk (Clearance=6mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01