%%% Appendix B
\chapter{Synthesis - Reports}
\label{syn_rpt}

\section{Area}
	%\lstinputlisting[language=VHDL, breaklines=true]{appendices/files/adder.vhd}
	%\verbatiminput{appendices/files/DLX_timeopt_a.rpt}
	\scalebox{0.8}{\parbox{2.0\textwidth}{\verbatiminput{appendices/files/DLX_timeopt_a.rpt}}}
	
\section{Power}
	%\verbatiminput{appendices/files/DLX_timeopt_pw.rpt}
	\scalebox{0.8}{\parbox{2.0\textwidth}{\verbatiminput{appendices/files/DLX_timeopt_pw.rpt}}}

\section{Timing}
	\verbatiminput{appendices/files/DLX_timeopt_t.rpt}