<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4615" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4615{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4615{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4615{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4615{left:70px;bottom:1079px;letter-spacing:0.14px;}
#t5_4615{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_4615{left:150px;bottom:1053px;letter-spacing:0.21px;}
#t7_4615{left:70px;bottom:1028px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t8_4615{left:70px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_4615{left:70px;bottom:995px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_4615{left:70px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_4615{left:70px;bottom:953px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_4615{left:70px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_4615{left:70px;bottom:912px;letter-spacing:-0.19px;word-spacing:-0.68px;}
#te_4615{left:70px;bottom:895px;letter-spacing:-0.14px;}
#tf_4615{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tg_4615{left:70px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#th_4615{left:70px;bottom:837px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#ti_4615{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4615{left:70px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tk_4615{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4615{left:70px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_4615{left:88px;bottom:725px;letter-spacing:0.11px;word-spacing:0.03px;}
#tn_4615{left:168px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.01px;}
#to_4615{left:419px;bottom:707px;letter-spacing:0.12px;}
#tp_4615{left:101px;bottom:684px;letter-spacing:-0.12px;}
#tq_4615{left:102px;bottom:668px;letter-spacing:-0.14px;}
#tr_4615{left:223px;bottom:668px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ts_4615{left:452px;bottom:668px;letter-spacing:-0.13px;}
#tt_4615{left:638px;bottom:668px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tu_4615{left:88px;bottom:643px;letter-spacing:-0.17px;}
#tv_4615{left:144px;bottom:643px;letter-spacing:-0.16px;}
#tw_4615{left:90px;bottom:619px;letter-spacing:-0.15px;}
#tx_4615{left:151px;bottom:619px;}
#ty_4615{left:190px;bottom:619px;letter-spacing:-0.15px;}
#tz_4615{left:430px;bottom:619px;letter-spacing:-0.14px;}
#t10_4615{left:523px;bottom:619px;letter-spacing:-0.12px;}
#t11_4615{left:90px;bottom:594px;letter-spacing:-0.15px;}
#t12_4615{left:151px;bottom:594px;}
#t13_4615{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t14_4615{left:430px;bottom:594px;letter-spacing:-0.14px;}
#t15_4615{left:523px;bottom:594px;letter-spacing:-0.12px;}
#t16_4615{left:90px;bottom:570px;letter-spacing:-0.17px;}
#t17_4615{left:151px;bottom:570px;}
#t18_4615{left:190px;bottom:570px;letter-spacing:-0.14px;}
#t19_4615{left:430px;bottom:570px;letter-spacing:-0.12px;}
#t1a_4615{left:523px;bottom:570px;letter-spacing:-0.12px;}
#t1b_4615{left:523px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_4615{left:86px;bottom:529px;letter-spacing:-0.17px;}
#t1d_4615{left:147px;bottom:529px;letter-spacing:-0.12px;}
#t1e_4615{left:190px;bottom:529px;letter-spacing:-0.15px;}
#t1f_4615{left:430px;bottom:529px;letter-spacing:-0.14px;}
#t1g_4615{left:523px;bottom:529px;letter-spacing:-0.11px;}
#t1h_4615{left:523px;bottom:512px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1i_4615{left:86px;bottom:487px;letter-spacing:-0.15px;}
#t1j_4615{left:147px;bottom:487px;letter-spacing:-0.12px;}
#t1k_4615{left:190px;bottom:487px;letter-spacing:-0.14px;}
#t1l_4615{left:430px;bottom:487px;letter-spacing:-0.16px;}
#t1m_4615{left:523px;bottom:487px;letter-spacing:-0.11px;}
#t1n_4615{left:523px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_4615{left:86px;bottom:446px;letter-spacing:-0.16px;}
#t1p_4615{left:147px;bottom:446px;letter-spacing:-0.12px;}
#t1q_4615{left:190px;bottom:446px;letter-spacing:-0.15px;}
#t1r_4615{left:430px;bottom:446px;letter-spacing:-0.14px;}
#t1s_4615{left:523px;bottom:446px;letter-spacing:-0.12px;}
#t1t_4615{left:523px;bottom:425px;letter-spacing:-0.11px;}
#t1u_4615{left:190px;bottom:400px;letter-spacing:-0.14px;}
#t1v_4615{left:523px;bottom:400px;letter-spacing:-0.12px;}
#t1w_4615{left:86px;bottom:376px;letter-spacing:-0.18px;}
#t1x_4615{left:147px;bottom:376px;letter-spacing:-0.12px;}
#t1y_4615{left:190px;bottom:376px;letter-spacing:-0.16px;}
#t1z_4615{left:430px;bottom:376px;letter-spacing:-0.13px;}
#t20_4615{left:523px;bottom:376px;letter-spacing:-0.11px;}
#t21_4615{left:190px;bottom:330px;letter-spacing:-0.14px;}
#t22_4615{left:523px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4615{left:523px;bottom:309px;letter-spacing:-0.11px;}
#t24_4615{left:190px;bottom:284px;letter-spacing:-0.14px;}
#t25_4615{left:523px;bottom:284px;letter-spacing:-0.14px;}
#t26_4615{left:86px;bottom:260px;letter-spacing:-0.18px;}
#t27_4615{left:143px;bottom:260px;letter-spacing:-0.17px;}
#t28_4615{left:190px;bottom:260px;letter-spacing:-0.14px;}
#t29_4615{left:430px;bottom:260px;letter-spacing:-0.14px;}
#t2a_4615{left:523px;bottom:260px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4615{left:523px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_4615{left:86px;bottom:214px;letter-spacing:-0.17px;}
#t2d_4615{left:143px;bottom:214px;letter-spacing:-0.17px;}
#t2e_4615{left:190px;bottom:214px;letter-spacing:-0.13px;}
#t2f_4615{left:430px;bottom:214px;letter-spacing:-0.15px;}
#t2g_4615{left:523px;bottom:214px;letter-spacing:-0.12px;}
#t2h_4615{left:523px;bottom:192px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4615{left:87px;bottom:168px;letter-spacing:-0.17px;}
#t2j_4615{left:143px;bottom:168px;letter-spacing:-0.17px;}
#t2k_4615{left:190px;bottom:168px;letter-spacing:-0.15px;}
#t2l_4615{left:430px;bottom:168px;letter-spacing:-0.15px;}
#t2m_4615{left:523px;bottom:168px;letter-spacing:-0.12px;}
#t2n_4615{left:523px;bottom:147px;letter-spacing:-0.11px;word-spacing:-0.03px;}

.s1_4615{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4615{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4615{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4615{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4615{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4615{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4615{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4615" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4615Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4615" style="-webkit-user-select: none;"><object width="935" height="1210" data="4615/4615.svg" type="image/svg+xml" id="pdf4615" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4615" class="t s1_4615">Vol. 4 </span><span id="t2_4615" class="t s1_4615">2-93 </span>
<span id="t3_4615" class="t s2_4615">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4615" class="t s3_4615">2.4 </span><span id="t5_4615" class="t s3_4615">MSRS IN INTEL PROCESSORS BASED ON SILVERMONT </span>
<span id="t6_4615" class="t s3_4615">MICROARCHITECTURE </span>
<span id="t7_4615" class="t s4_4615">Table 2-6 lists model-specific registers (MSRs) common to Intel processors based on the Silvermont microarchitec- </span>
<span id="t8_4615" class="t s4_4615">ture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_37H, 06_4AH, 06_4DH, </span>
<span id="t9_4615" class="t s4_4615">06_5AH, or 06_5DH; see Table 2-1. The MSRs listed in Table 2-6 are also common to processors based on the </span>
<span id="ta_4615" class="t s4_4615">Airmont microarchitecture and newer microarchitectures for next generation Intel Atom processors. </span>
<span id="tb_4615" class="t s4_4615">Table 2-7 lists MSRs common to processors based on the Silvermont and Airmont microarchitectures, but not </span>
<span id="tc_4615" class="t s4_4615">newer microarchitectures. </span>
<span id="td_4615" class="t s4_4615">Table 2-8, Table 2-9, and Table 2-10 lists MSRs that are model-specific across processors based on the Silvermont </span>
<span id="te_4615" class="t s4_4615">microarchitecture. </span>
<span id="tf_4615" class="t s4_4615">In the Silvermont microarchitecture, the scope column indicates the following: “Core” means each processor core </span>
<span id="tg_4615" class="t s4_4615">has a separate MSR, or a bit field not shared with another processor core. “Module” means the MSR or the bit field </span>
<span id="th_4615" class="t s4_4615">is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset </span>
<span id="ti_4615" class="t s4_4615">is model specific and may differ between different processors. For all processors based on Silvermont microarchi- </span>
<span id="tj_4615" class="t s4_4615">tecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used </span>
<span id="tk_4615" class="t s4_4615">to figure out which processors are in the same module. “Package” means all processor cores in the physical </span>
<span id="tl_4615" class="t s4_4615">package share the same MSR or bit interface. </span>
<span id="tm_4615" class="t s5_4615">Table 2-6. </span><span id="tn_4615" class="t s5_4615">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="to_4615" class="t s5_4615">Processors </span>
<span id="tp_4615" class="t s6_4615">Register </span>
<span id="tq_4615" class="t s6_4615">Address </span><span id="tr_4615" class="t s6_4615">Register Name / Bit Fields </span><span id="ts_4615" class="t s6_4615">Scope </span><span id="tt_4615" class="t s6_4615">Bit Description </span>
<span id="tu_4615" class="t s6_4615">Hex </span><span id="tv_4615" class="t s6_4615">Dec </span>
<span id="tw_4615" class="t s7_4615">0H </span><span id="tx_4615" class="t s7_4615">0 </span><span id="ty_4615" class="t s7_4615">IA32_P5_MC_ADDR </span><span id="tz_4615" class="t s7_4615">Module </span><span id="t10_4615" class="t s7_4615">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t11_4615" class="t s7_4615">1H </span><span id="t12_4615" class="t s7_4615">1 </span><span id="t13_4615" class="t s7_4615">IA32_P5_MC_TYPE </span><span id="t14_4615" class="t s7_4615">Module </span><span id="t15_4615" class="t s7_4615">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t16_4615" class="t s7_4615">6H </span><span id="t17_4615" class="t s7_4615">6 </span><span id="t18_4615" class="t s7_4615">IA32_MONITOR_FILTER_SIZE </span><span id="t19_4615" class="t s7_4615">Core </span><span id="t1a_4615" class="t s7_4615">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="t1b_4615" class="t s7_4615">Determination,” and Table 2-2. </span>
<span id="t1c_4615" class="t s7_4615">10H </span><span id="t1d_4615" class="t s7_4615">16 </span><span id="t1e_4615" class="t s7_4615">IA32_TIME_STAMP_COUNTER </span><span id="t1f_4615" class="t s7_4615">Core </span><span id="t1g_4615" class="t s7_4615">See Section 18.17, “Time-Stamp Counter,” and </span>
<span id="t1h_4615" class="t s7_4615">Table 2-2. </span>
<span id="t1i_4615" class="t s7_4615">1BH </span><span id="t1j_4615" class="t s7_4615">27 </span><span id="t1k_4615" class="t s7_4615">IA32_APIC_BASE </span><span id="t1l_4615" class="t s7_4615">Core </span><span id="t1m_4615" class="t s7_4615">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="t1n_4615" class="t s7_4615">and Table 2-2. </span>
<span id="t1o_4615" class="t s7_4615">2AH </span><span id="t1p_4615" class="t s7_4615">42 </span><span id="t1q_4615" class="t s7_4615">MSR_EBL_CR_POWERON </span><span id="t1r_4615" class="t s7_4615">Module </span><span id="t1s_4615" class="t s7_4615">Processor Hard Power-On Configuration (R/W) </span>
<span id="t1t_4615" class="t s7_4615">Writes ignored. </span>
<span id="t1u_4615" class="t s7_4615">63:0 </span><span id="t1v_4615" class="t s7_4615">Reserved </span>
<span id="t1w_4615" class="t s7_4615">34H </span><span id="t1x_4615" class="t s7_4615">52 </span><span id="t1y_4615" class="t s7_4615">MSR_SMI_COUNT </span><span id="t1z_4615" class="t s7_4615">Core </span><span id="t20_4615" class="t s7_4615">SMI Counter (R/O) </span>
<span id="t21_4615" class="t s7_4615">31:0 </span><span id="t22_4615" class="t s7_4615">SMI Count (R/O) </span>
<span id="t23_4615" class="t s7_4615">Running count of SMI events since last RESET. </span>
<span id="t24_4615" class="t s7_4615">63:32 </span><span id="t25_4615" class="t s7_4615">Reserved </span>
<span id="t26_4615" class="t s7_4615">79H </span><span id="t27_4615" class="t s7_4615">121 </span><span id="t28_4615" class="t s7_4615">IA32_BIOS_UPDT_TRIG </span><span id="t29_4615" class="t s7_4615">Core </span><span id="t2a_4615" class="t s7_4615">BIOS Update Trigger Register (W) </span>
<span id="t2b_4615" class="t s7_4615">See Table 2-2. </span>
<span id="t2c_4615" class="t s7_4615">8BH </span><span id="t2d_4615" class="t s7_4615">139 </span><span id="t2e_4615" class="t s7_4615">IA32_BIOS_SIGN_ID </span><span id="t2f_4615" class="t s7_4615">Core </span><span id="t2g_4615" class="t s7_4615">BIOS Update Signature ID (R/W) </span>
<span id="t2h_4615" class="t s7_4615">See Table 2-2. </span>
<span id="t2i_4615" class="t s7_4615">C1H </span><span id="t2j_4615" class="t s7_4615">193 </span><span id="t2k_4615" class="t s7_4615">IA32_PMC0 </span><span id="t2l_4615" class="t s7_4615">Core </span><span id="t2m_4615" class="t s7_4615">Performance counter register </span>
<span id="t2n_4615" class="t s7_4615">See Table 2-2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
