Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Multi_8CH32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multi_8CH32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multi_8CH32"
Output Format                      : NGC
Target Device                      : xc7k160t-2-ffg676

---- Source Options
Top Module Name                    : Multi_8CH32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\code\Verilog\FrameWork\Mux441_LSH.vf" into library work
Parsing module <Mux441_LSH>.
Analyzing Verilog file "E:\code\Verilog\FrameWork\Mux881_LSH.vf" into library work
Parsing module <Mux881_LSH>.
Analyzing Verilog file "E:\code\Verilog\FrameWork\Mux32881_LSH.vf" into library work
Parsing module <Mux32881_LSH>.
Analyzing Verilog file "E:\code\Verilog\FrameWork\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Multi_8CH32>.

Elaborating module <Mux32881_LSH>.

Elaborating module <Mux881_LSH>.

Elaborating module <Mux441_LSH>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <OR2>.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 53: Size mismatch in connection of port <I0>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 54: Size mismatch in connection of port <I1>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 55: Size mismatch in connection of port <I2>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 56: Size mismatch in connection of port <I3>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 57: Size mismatch in connection of port <I4>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 58: Size mismatch in connection of port <I5>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 59: Size mismatch in connection of port <I6>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 60: Size mismatch in connection of port <I7>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 62: Size mismatch in connection of port <o>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 62: Assignment to LE_out ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 64: Size mismatch in connection of port <I0>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 65: Size mismatch in connection of port <I1>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 66: Size mismatch in connection of port <I2>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 67: Size mismatch in connection of port <I3>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 68: Size mismatch in connection of port <I4>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 69: Size mismatch in connection of port <I5>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 70: Size mismatch in connection of port <I6>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 71: Size mismatch in connection of port <I7>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" Line 73: Size mismatch in connection of port <o>. Formal port size is 32-bit while actual signal size is 8-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Multi_8CH32>.
    Related source file is "E:\code\Verilog\FrameWork\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\code\Verilog\FrameWork\Multi_8CH32.v" line 53: Output port <o> of the instance <MUX2_Blink> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <Mux32881_LSH>.
    Related source file is "E:\code\Verilog\FrameWork\Mux32881_LSH.vf".
WARNING:Xst:647 - Input <I4<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Mux32881_LSH> synthesized.

Synthesizing Unit <Mux881_LSH>.
    Related source file is "E:\code\Verilog\FrameWork\Mux881_LSH.vf".
    Summary:
	no macro.
Unit <Mux881_LSH> synthesized.

Synthesizing Unit <Mux441_LSH>.
    Related source file is "E:\code\Verilog\FrameWork\Mux441_LSH.vf".
    Summary:
	no macro.
Unit <Mux441_LSH> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 32-bit register                                       : 1
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Multi_8CH32> ...

Optimizing unit <Mux441_LSH> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Multi_8CH32, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Multi_8CH32.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1549
#      AND2                        : 1152
#      GND                         : 1
#      INV                         : 108
#      OR2                         : 96
#      OR4                         : 192
# FlipFlops/Latches                : 48
#      FDE                         : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 404
#      IBUF                        : 364
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                  108  out of  101400     0%  
    Number used as Logic:               108  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:     108  out of    108   100%  
   Number with an unused LUT:             0  out of    108     0%  
   Number of fully used LUT-FF pairs:     0  out of    108     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         438
 Number of bonded IOBs:                 405  out of    400   101% (*) 
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 0.633ns
   Maximum output required time after clock: 3.200ns
   Maximum combinational path delay: 4.449ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.633ns (Levels of Logic = 1)
  Source:            EN (PAD)
  Destination:       cpu_point_0 (FF)
  Destination Clock: clk rising

  Data Path: EN to cpu_point_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   0.000   0.472  EN_IBUF (EN_IBUF)
     FDE:CE                    0.161          cpu_point_0
    ----------------------------------------
    Total                      0.633ns (0.161ns logic, 0.472ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              3.200ns (Levels of Logic = 5)
  Source:            cpu_point_7 (FF)
  Destination:       point_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: cpu_point_7 to point_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.236   0.613  cpu_point_7 (cpu_point_7)
     AND2:I0->O            1   0.043   0.495  MUX3_Point/XLXI_1/XLXI_4/XLXI_21 (MUX3_Point/XLXI_1/XLXI_4/XLXN_73)
     OR4:I3->O             1   0.161   0.613  MUX3_Point/XLXI_1/XLXI_4/XLXI_31 (MUX3_Point/XLXI_1/XLXN_55<3>)
     AND2:I0->O            1   0.043   0.603  MUX3_Point/XLXI_1/XLXI_6 (MUX3_Point/XLXI_1/XLXN_89)
     OR2:I1->O             1   0.053   0.339  MUX3_Point/XLXI_1/XLXI_22 (point_out_7_OBUF)
     OBUF:I->O                 0.000          point_out_7_OBUF (point_out<7>)
    ----------------------------------------
    Total                      3.200ns (0.536ns logic, 2.664ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 992 / 40
-------------------------------------------------------------------------
Delay:               4.449ns (Levels of Logic = 8)
  Source:            Test<0> (PAD)
  Destination:       point_out<7> (PAD)

  Data Path: Test<0> to point_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           144   0.000   0.490  Test_0_IBUF (Test_0_IBUF)
     INV:I->O              2   0.317   0.618  MUX3_Point/XLXI_1/XLXI_3/XLXI_4 (MUX3_Point/XLXI_1/XLXI_3/XLXN_13)
     AND2:I0->O            4   0.043   0.620  MUX3_Point/XLXI_1/XLXI_3/XLXI_7 (MUX3_Point/XLXI_1/XLXI_3/XLXN_21)
     AND2:I1->O            1   0.053   0.603  MUX3_Point/XLXI_1/XLXI_3/XLXI_11 (MUX3_Point/XLXI_1/XLXI_3/XLXN_59)
     OR4:I1->O             1   0.053   0.613  MUX3_Point/XLXI_1/XLXI_3/XLXI_28 (MUX3_Point/XLXI_1/XLXN_84<0>)
     AND2:I0->O            1   0.043   0.613  MUX3_Point/XLXI_1/XLXI_21 (MUX3_Point/XLXI_1/XLXN_108)
     OR2:I0->O             1   0.043   0.339  MUX3_Point/XLXI_1/XLXI_29 (point_out_0_OBUF)
     OBUF:I->O                 0.000          point_out_0_OBUF (point_out<0>)
    ----------------------------------------
    Total                      4.449ns (0.552ns logic, 3.897ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.52 secs
 
--> 

Total memory usage is 414372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    1 (   0 filtered)

