<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='455' type='121'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='453'>/// Generic signed sub instruction, consuming the normal operands plus a carry
/// flag, and similarly producing the result and a carry flag.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='584' u='r' c='_ZN4llvm16MachineIRBuilder10buildSSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='613' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='612' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
