{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652703510005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652703510005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 17:48:28 2022 " "Processing started: Mon May 16 17:48:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652703510005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703510005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703510006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652703510352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652703510352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703517494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703517494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parity_done router_top.v(35) " "Verilog HDL Implicit Net warning at router_top.v(35): created implicit net for \"parity_done\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_0 router_top.v(37) " "Verilog HDL Implicit Net warning at router_top.v(37): created implicit net for \"soft_reset_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_1 router_top.v(38) " "Verilog HDL Implicit Net warning at router_top.v(38): created implicit net for \"soft_reset_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_2 router_top.v(39) " "Verilog HDL Implicit Net warning at router_top.v(39): created implicit net for \"soft_reset_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full router_top.v(40) " "Verilog HDL Implicit Net warning at router_top.v(40): created implicit net for \"fifo_full\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low_pkt_valid router_top.v(41) " "Verilog HDL Implicit Net warning at router_top.v(41): created implicit net for \"low_pkt_valid\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_0 router_top.v(42) " "Verilog HDL Implicit Net warning at router_top.v(42): created implicit net for \"fifo_empty_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_1 router_top.v(43) " "Verilog HDL Implicit Net warning at router_top.v(43): created implicit net for \"fifo_empty_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_empty_2 router_top.v(44) " "Verilog HDL Implicit Net warning at router_top.v(44): created implicit net for \"fifo_empty_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detect_add router_top.v(46) " "Verilog HDL Implicit Net warning at router_top.v(46): created implicit net for \"detect_add\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_state router_top.v(47) " "Verilog HDL Implicit Net warning at router_top.v(47): created implicit net for \"ld_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "laf_state router_top.v(48) " "Verilog HDL Implicit Net warning at router_top.v(48): created implicit net for \"laf_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_state router_top.v(49) " "Verilog HDL Implicit Net warning at router_top.v(49): created implicit net for \"full_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enb_reg router_top.v(50) " "Verilog HDL Implicit Net warning at router_top.v(50): created implicit net for \"write_enb_reg\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_int_reg router_top.v(51) " "Verilog HDL Implicit Net warning at router_top.v(51): created implicit net for \"rst_int_reg\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfd_state router_top.v(52) " "Verilog HDL Implicit Net warning at router_top.v(52): created implicit net for \"lfd_state\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_0 router_top.v(85) " "Verilog HDL Implicit Net warning at router_top.v(85): created implicit net for \"full_0\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_1 router_top.v(96) " "Verilog HDL Implicit Net warning at router_top.v(96): created implicit net for \"full_1\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_2 router_top.v(107) " "Verilog HDL Implicit Net warning at router_top.v(107): created implicit net for \"full_2\"" {  } { { "../../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703517495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652703517556 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FSM router_fsm " "Node instance \"FSM\" instantiates undefined entity \"router_fsm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "FSM" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "REGISTER router_reg " "Node instance \"REGISTER\" instantiates undefined entity \"router_reg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "REGISTER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FIFO_0 router_fifo " "Node instance \"FIFO_0\" instantiates undefined entity \"router_fifo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "FIFO_0" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 85 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FIFO_1 router_fifo " "Node instance \"FIFO_1\" instantiates undefined entity \"router_fifo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "FIFO_1" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 96 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FIFO_2 router_fifo " "Node instance \"FIFO_2\" instantiates undefined entity \"router_fifo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "FIFO_2" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 107 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SYNCHRONIZER router_sync " "Node instance \"SYNCHRONIZER\" instantiates undefined entity \"router_sync\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/router_top.v" "SYNCHRONIZER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 135 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652703517650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652703517697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 17:48:37 2022 " "Processing ended: Mon May 16 17:48:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652703517697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652703517697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652703517697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703517697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703518290 ""}
