--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml branch_control.twx branch_control.ncd -o
branch_control.twr branch_control.pcf

Design file:              branch_control.ncd
Physical constraint file: branch_control.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
-------------------+------------+------------+------------+------------+------------------+--------+
                   |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source             | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------+------------+------------------+--------+
i_ADDRESS<0>       |    5.247(R)|      SLOW  |   -2.120(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<1>       |    5.160(R)|      SLOW  |   -2.130(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<2>       |    5.126(R)|      SLOW  |   -2.056(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<3>       |    5.172(R)|      SLOW  |   -2.149(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<4>       |    4.359(R)|      SLOW  |   -1.642(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<5>       |    4.164(R)|      SLOW  |   -1.581(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<6>       |    4.131(R)|      SLOW  |   -1.515(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<7>       |    3.925(R)|      SLOW  |   -1.450(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<8>       |    1.761(R)|      SLOW  |    0.445(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<9>       |    2.654(R)|      SLOW  |   -0.406(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<10>      |    2.612(R)|      SLOW  |   -0.366(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<11>      |   -0.154(R)|      FAST  |    1.728(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<12>      |   -0.070(R)|      SLOW  |    1.567(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<13>      |   -0.152(R)|      FAST  |    1.726(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<14>      |   -0.068(R)|      SLOW  |    1.565(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ADDRESS<15>      |   -0.079(R)|      SLOW  |    1.576(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_BRANCH_CONTROL<0>|    3.521(R)|      SLOW  |   -0.276(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_BRANCH_CONTROL<1>|    2.741(R)|      SLOW  |   -0.486(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_BRANCH_CONTROL<2>|    2.934(R)|      SLOW  |   -0.669(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_CARRY_FLAG       |    2.974(R)|      SLOW  |   -0.705(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_NEGATIVE_FLAG    |    3.005(R)|      SLOW  |   -0.736(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_OVERFLOW_FLAG    |    2.871(R)|      SLOW  |   -0.612(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_ZERO_FLAG        |    4.070(R)|      SLOW  |   -1.551(R)|      FAST  |i_CLK_BUFGP       |   0.000|
-------------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
o_ADDRESS<0> |         7.962(R)|      SLOW  |         2.998(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<1> |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<2> |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<3> |         8.091(R)|      SLOW  |         3.127(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<4> |         8.091(R)|      SLOW  |         3.127(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<5> |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<6> |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<7> |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<8> |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<9> |         8.023(R)|      SLOW  |         3.059(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<10>|         8.023(R)|      SLOW  |         3.059(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<11>|        12.386(R)|      SLOW  |         5.445(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<12>|        11.859(R)|      SLOW  |         4.918(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<13>|        12.072(R)|      SLOW  |         5.148(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<14>|        12.141(R)|      SLOW  |         5.200(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ADDRESS<15>|        11.667(R)|      SLOW  |         4.946(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_PC_LOAD    |         7.898(R)|      SLOW  |         2.934(R)|      FAST  |i_CLK_BUFGP       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Mon Apr 01 17:52:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



