Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 982ab656d91e46c0935da9cab24e61d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LUTY_tb_func_synth xil_defaultlib.LUTY_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture bufgce_v of entity unisim.BUFGCE [\BUFGCE(ce_type="ASYNC")(1,5)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture carry8_v of entity unisim.CARRY8 [\CARRY8(1,10)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\MADD__1\ [\MADD__1_default\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111110010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture structure of entity xil_defaultlib.MADD [madd_default]
Compiling architecture structure of entity xil_defaultlib.LUT_Y [lut_y_default]
Compiling architecture behavioral of entity xil_defaultlib.luty_tb
Built simulation snapshot LUTY_tb_func_synth
