PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


17 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 1, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 1, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 1, 'i_0': 0, 'n_1': 1}



Next concrete state :  {'i_0': 1, 'sum_0': 0, 'sum_1': 0, 'n_1': 1, 'i_1': 1, 'n_0': 1}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (and (= iU0 0) (not (<= iU1 0)) (not (= iU0 (+ (- 1) iU1))))))

  (not a!1))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.056485 
Solver time:	4.720751
Total time:	4.777236
Iteration count:	17
Predicate count:	10
Successfully added new predicate to input file. !
PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


17 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 1, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 1, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 1, 'i_0': 0, 'n_1': 1}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= iU0 0) (not (<= nU0 0)) (not (= 1 nU0))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.077742 
Solver time:	5.0851
Total time:	5.1628419999999995
Iteration count:	17
Predicate count:	11
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


18 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_0': 1, 'sum_0': 0, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Next concrete state :  {'i_0': 2, 'sum_0': 1, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= iU0 (+ (- 1) iU1)) (>= iU1 1) (not (= iU0 0))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.082583 
Solver time:	5.637754
Total time:	5.720337
Iteration count:	18
Predicate count:	12
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]


18 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_3': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_0': 1, 'sum_0': 0, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Next concrete state :  {'i_0': 2, 'sum_0': 1, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (and (not (= (+ sumU0 iU0) sumU1)) (>= iU0 1) (not (= sumU0 sumU1)))))

  (not a!1))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.098678 
Solver time:	6.732169
Total time:	6.8308469999999994
Iteration count:	18
Predicate count:	13
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]


31 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_4': False, 'p_synth_3': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_0': 1, 'sum_0': 0, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (and (= iU0 0) (= (+ iU1 (* (- 1) iU0)) 2))))

  (not a!1))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.104612 
Solver time:	10.030136
Total time:	10.134748
Iteration count:	31
Predicate count:	14
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]


31 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_5': False, 'p_synth_4': False, 'p_synth_3': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_0': 1, 'sum_0': 0, 'sum_1': 1, 'n_1': 2, 'i_1': 2, 'n_0': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (let ((a!1 (and (not (= sumU0 (+ (- 1) sumU1))) (not (= sumU0 sumU1)))))

  (not a!1))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.129691 
Solver time:	11.648547
Total time:	11.778238
Iteration count:	31
Predicate count:	15
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


36 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_6': False, 'p_synth_5': False, 'p_synth_4': False, 'p_synth_3': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= iU0 0) (<= iU1 (- 2))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.13068 
Solver time:	13.90036
Total time:	14.031039999999999
Iteration count:	36
Predicate count:	16
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_7, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_7, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]


37 SMT queries performed.
after complete_trace [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_2, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_1, 
p_synth_2, 
p_synth_5, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[-1]


------------------------check_spuriousness-------------------------------
SEARCHING A CONCRETE CEX TRACE FROM ABOVE ABSTRACT CEX: 
--------------------------------------------------
Initial concrete state :  {'n_1': 2, 'n_gt_0_1': True, 'i_lt_n_1': True, 'i_eq_n_1': False, 'n_gt_0_0': True, 'i_lt_n_0': True, 'i_eq_n_0': False, 'p_synth_7': False, 'p_synth_6': False, 'p_synth_5': False, 'p_synth_4': False, 'p_synth_3': False, 'p_synth_2': True, 'p_synth_1': False, 'n0_eq_n1': True, 'sum0_eq_sum1': True, 'i1_eq_0': True, 'i0_eq_0': True, 'n_0': 2, 'i_1': 0, 'sum_1': 0, 'i_0': 0, 'sum_0': 0}



Next concrete state :  {'i_1': 1, 'sum_1': 0, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Next concrete state :  {'i_1': 2, 'sum_1': 1, 'sum_0': 0, 'n_0': 2, 'i_0': 0, 'n_1': 2}



Is the trace spurious?  True
Discovering predicate from a_src, a_tgt, c_src, c_tgt to eliminate spurious trace
----------------------pred_disc-------------------
Running quantifier elimination: 
New predicate is  (not (and (= iU0 0) (not (<= iU1 (- 2))) (not (= iU1 0)) (not (>= iU1 1))))

Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.141474 
Solver time:	16.571868
Total time:	16.713341999999997
Iteration count:	37
Predicate count:	17
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_qe/sum_to_n.smt2
Namespace(file='./Benchmarks_qe/sum_to_n.smt2', log=False, msat=False, property=None, qe=True, sygus=False)
Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
n0_eq_n1, 
p_synth_6, 
p_synth_7, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
n0_eq_n1, 
p_synth_4, 
p_synth_6, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[2]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[2]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_6, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_3, 
p_synth_4, 
p_synth_6, ]
--->[0]

[i_eq_n_0, 
n_gt_0_0, 
i_eq_n_1, 
n_gt_0_1, 
n0_eq_n1, 
p_synth_4, ]
--->[0]


Blocking composition assignment 2 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


Exploring next composition.. 


Abstract Counter-example trace for current composition:
[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]
--->[0]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[1]

[
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
sum0_eq_sum1, 
n0_eq_n1, ]
--->[0]


Blocking composition assignment 0 for state
 [
i_lt_n_0, 
n_gt_0_0, 
i_lt_n_1, 
n_gt_0_1, 
i0_eq_0, 
i1_eq_0, 
sum0_eq_sum1, 
n0_eq_n1, 
p_synth_2, ]


29 SMT queries performed.
Proved by invariant:
And(Not(p_synth_7),
    Or(Not(i_lt_n_0), p_synth_3, i0_eq_0),
    Not(p_synth_4),
    Or(sum0_eq_sum1, Not(i0_eq_0)),
    Or(i_lt_n_0, Not(n0_eq_n1), Not(i_lt_n_1)),
    Or(Not(i_lt_n_0),
       i0_eq_0,
       Not(sum0_eq_sum1),
       Not(n0_eq_n1)),
    n_gt_0_1,
    n0_eq_n1,
    Not(p_synth_8),
    Not(p_synth_1),
    Or(sum0_eq_sum1, i_lt_n_0, Not(n0_eq_n1)))
Pre-processing time:	0.160222 
Solver time:	6.653154
Total time:	6.813376
Iteration count:	29
Predicate count:	18
Start next refinement loop: False



Total time taken : 81.963628
Number of predicates guessed: 8.0
