// Seed: 1581352324
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1
  );
  assign id_1 = (id_1);
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wand id_10,
    output wand id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    input wand id_15,
    output tri id_16,
    output uwire id_17,
    input wor id_18,
    input supply1 id_19,
    output wor id_20
);
  wire id_22;
endmodule
module module_3 (
    input  tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output logic id_3,
    output tri1  id_4
);
  always_latch #1
    if (id_0) begin
      id_3 <= 1;
    end
  nand (id_4, id_1, id_0, id_2);
  module_2(
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4,
      id_1,
      id_2,
      id_2,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4
  );
endmodule
