{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713909279236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713909279238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 17:54:39 2024 " "Processing started: Tue Apr 23 17:54:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713909279238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909279238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_task5 -c RISC240_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_task5 -c RISC240_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909279238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713909279398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713909279398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 3 3 " "Found 3 design units, including 3 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287091 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm " "Found entity 2: fsm" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287091 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_bench " "Found entity 3: test_bench" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC240.sv 1 1 " "Found 1 design units, including 1 entities, in source file RISC240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC240_top " "Found entity 1: RISC240_top" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylibrary.sv 16 16 " "Found 16 design units, including 16 entities, in source file mylibrary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "2 BarrelShifter " "Found entity 2: BarrelShifter" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "5 MagComp " "Found entity 5: MagComp" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "6 Comparator " "Found entity 6: Comparator" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder " "Found entity 7: Adder" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtracter " "Found entity 8: Subtracter" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFlipFlop " "Found entity 9: DFlipFlop" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "10 Register " "Found entity 10: Register" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "11 Counter " "Found entity 11: Counter" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "12 Synchronizer " "Found entity 12: Synchronizer" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "13 ShiftRegisterSIPO " "Found entity 13: ShiftRegisterSIPO" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "14 ShiftRegisterPIPO " "Found entity 14: ShiftRegisterPIPO" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "15 BarrelShiftRegister " "Found entity 15: BarrelShiftRegister" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mux4to1 " "Found entity 16: Mux4to1" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(28) " "Verilog HDL warning at memory.sv(28): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(102) " "Verilog HDL warning at memory.sv(102): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_synthesis " "Found entity 2: memory_synthesis" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "3 memorySystem " "Found entity 3: memorySystem" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(82) " "Verilog HDL warning at library.sv(82): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(147) " "Verilog HDL warning at library.sv(147): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(173) " "Verilog HDL warning at library.sv(173): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 12 12 " "Found 12 design units, including 12 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory1024x16 " "Found entity 1: memory1024x16" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory1024x16_program " "Found entity 2: memory1024x16_program" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluMux " "Found entity 4: aluMux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder " "Found entity 7: decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "9 HEXtoSevenSegment " "Found entity 9: HEXtoSevenSegment" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentDigit " "Found entity 10: SevenSegmentDigit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "11 SevenSegmentControl " "Found entity 11: SevenSegmentControl" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""} { "Info" "ISGN_ENTITY_NAME" "12 comb_write_reg " "Found entity 12: comb_write_reg" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(396) " "Verilog HDL warning at controlpath.sv(396): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/controlpath.sv" 396 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713909287096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/controlpath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909287097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909287097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC240_top " "Elaborating entity \"RISC240_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713909287165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r7\" assigned a value but never read" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r6\" assigned a value but never read" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r5\" assigned a value but never read" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r0\" assigned a value but never read" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 "|RISC240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..2\] RISC240.sv(51) " "Output port \"LEDG\[7..2\]\" at RISC240.sv(51) has no driver" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 "|RISC240_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "RISC240.sv" "cp" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "RISC240.sv" "dp" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dp\|reg_file:rfile " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "datapath.sv" "rfile" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|reg_file:rfile\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|reg_file:rfile\|register:reg1\"" {  } { { "regfile.sv" "reg1" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/regfile.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux datapath:dp\|reg_file:rfile\|demux:reg_en_decoder " "Elaborating entity \"demux\" for hierarchy \"datapath:dp\|reg_file:rfile\|demux:reg_en_decoder\"" {  } { { "regfile.sv" "reg_en_decoder" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/regfile.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:dp\|reg_file:rfile\|mux8to1:muxRS1 " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:dp\|reg_file:rfile\|mux8to1:muxRS1\"" {  } { { "regfile.sv" "muxRS1" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/regfile.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(173) " "Verilog HDL assignment warning at library.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287176 "|RISC240_top|datapath:dp|reg_file:rfile|mux8to1:muxRS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tridrive datapath:dp\|tridrive:a " "Elaborating entity \"tridrive\" for hierarchy \"datapath:dp\|tridrive:a\"" {  } { { "datapath.sv" "a" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux datapath:dp\|aluMux:MuxA " "Elaborating entity \"aluMux\" for hierarchy \"datapath:dp\|aluMux:MuxA\"" {  } { { "datapath.sv" "MuxA" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(147) " "Verilog HDL assignment warning at library.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287179 "|RISC240_top|datapath:dp|aluMux:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_dp " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_dp\"" {  } { { "datapath.sv" "alu_dp" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(63) " "Verilog HDL assignment warning at alu.sv(63): truncated value with size 32 to match size of target (17)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/alu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287180 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(99) " "Verilog HDL assignment warning at alu.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/alu.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287180 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:dp\|decoder:reg_load_decoder " "Elaborating entity \"decoder\" for hierarchy \"datapath:dp\|decoder:reg_load_decoder\"" {  } { { "datapath.sv" "reg_load_decoder" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 datapath:dp\|Mux4to1:select_switches " "Elaborating entity \"Mux4to1\" for hierarchy \"datapath:dp\|Mux4to1:select_switches\"" {  } { { "datapath.sv" "select_switches" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:memAddrReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:memAddrReg\"" {  } { { "datapath.sv" "memAddrReg" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:condCodeReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:condCodeReg\"" {  } { { "datapath.sv" "condCodeReg" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier datapath:dp\|Multiplier:DUT_multiply " "Elaborating entity \"Multiplier\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\"" {  } { { "datapath.sv" "DUT_multiply" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 task2.sv(44) " "Verilog HDL assignment warning at task2.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287185 "|RISC240_top|datapath:dp|Multiplier:DUT_multiply"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 task2.sv(52) " "Verilog HDL assignment warning at task2.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287185 "|RISC240_top|datapath:dp|Multiplier:DUT_multiply"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 task2.sv(71) " "Verilog HDL assignment warning at task2.sv(71): truncated value with size 16 to match size of target (1)" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287185 "|RISC240_top|datapath:dp|Multiplier:DUT_multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter datapath:dp\|Multiplier:DUT_multiply\|Counter:count_to_8 " "Elaborating entity \"Counter\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\|Counter:count_to_8\"" {  } { { "task2.sv" "count_to_8" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mylibrary.sv(145) " "Verilog HDL assignment warning at mylibrary.sv(145): truncated value with size 32 to match size of target (4)" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287186 "|RISC240_top|datapath:dp|Multiplier:DUT_multiply|Counter:count_to_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mylibrary.sv(148) " "Verilog HDL assignment warning at mylibrary.sv(148): truncated value with size 32 to match size of target (4)" {  } { { "mylibrary.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/mylibrary.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713909287186 "|RISC240_top|datapath:dp|Multiplier:DUT_multiply|Counter:count_to_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register datapath:dp\|Multiplier:DUT_multiply\|Register:a_register " "Elaborating entity \"Register\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\|Register:a_register\"" {  } { { "task2.sv" "a_register" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 datapath:dp\|Multiplier:DUT_multiply\|Mux2to1:select_abs_value " "Elaborating entity \"Mux2to1\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\|Mux2to1:select_abs_value\"" {  } { { "task2.sv" "select_abs_value" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register datapath:dp\|Multiplier:DUT_multiply\|Register:product_register " "Elaborating entity \"Register\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\|Register:product_register\"" {  } { { "task2.sv" "product_register" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm datapath:dp\|Multiplier:DUT_multiply\|fsm:control " "Elaborating entity \"fsm\" for hierarchy \"datapath:dp\|Multiplier:DUT_multiply\|fsm:control\"" {  } { { "task2.sv" "control" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/task2.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 datapath:dp\|Mux2to1:choose_flags " "Elaborating entity \"Mux2to1\" for hierarchy \"datapath:dp\|Mux2to1:choose_flags\"" {  } { { "datapath.sv" "choose_flags" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySystem memorySystem:mem " "Elaborating entity \"memorySystem\" for hierarchy \"memorySystem:mem\"" {  } { { "RISC240.sv" "mem" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_synthesis memorySystem:mem\|memory_synthesis:mem " "Elaborating entity \"memory_synthesis\" for hierarchy \"memorySystem:mem\|memory_synthesis:mem\"" {  } { { "memory.sv" "mem" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "RISC240.sv" "ssc" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\"" {  } { { "library.sv" "ssd0" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss " "Elaborating entity \"HEXtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss\"" {  } { { "library.sv" "h2ss" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287193 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "65527 65536 0 9 9 " "65527 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 9 warnings found, and 9 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "1 " "Memory Initialization File Address 1 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 511 " "Addresses ranging from 3 to 511 are not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "513 " "Memory Initialization File Address 513 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "515 " "Memory Initialization File Address 515 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "517 " "Memory Initialization File Address 517 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "519 " "Memory Initialization File Address 519 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "521 " "Memory Initialization File Address 521 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "523 " "Memory Initialization File Address 523 is not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "525 65535 " "Addresses ranging from 525 to 65535 are not initialized" {  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1713909287512 ""}  } { { "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1713909287512 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 65536 /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif " "Memory depth (1024) in the design file differs from memory depth (65536) in the Memory Initialization File \"/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/memory.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1713909287513 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713909287517 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE memory.mif " "Parameter INIT_FILE set to memory.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713909287935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713909287935 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713909287935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909287988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE memory.mif " "Parameter \"INIT_FILE\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713909287988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713909287988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7g1 " "Found entity 1: altsyncram_k7g1" {  } { { "db/altsyncram_k7g1.tdf" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/db/altsyncram_k7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713909288023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909288023 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[12\] datapath:dp\|register:memDataReg\|out\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[12\]\" to the node \"datapath:dp\|register:memDataReg\|out\[12\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[13\] datapath:dp\|register:memDataReg\|out\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[13\]\" to the node \"datapath:dp\|register:memDataReg\|out\[13\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[14\] datapath:dp\|register:memDataReg\|out\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[14\]\" to the node \"datapath:dp\|register:memDataReg\|out\[14\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[15\] datapath:dp\|register:memDataReg\|out\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[15\]\" to the node \"datapath:dp\|register:memDataReg\|out\[15\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[8\] datapath:dp\|register:memDataReg\|out\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[8\]\" to the node \"datapath:dp\|register:memDataReg\|out\[8\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[9\] datapath:dp\|register:memDataReg\|out\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[9\]\" to the node \"datapath:dp\|register:memDataReg\|out\[9\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[10\] datapath:dp\|register:memDataReg\|out\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[10\]\" to the node \"datapath:dp\|register:memDataReg\|out\[10\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[11\] datapath:dp\|register:memDataReg\|out\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[11\]\" to the node \"datapath:dp\|register:memDataReg\|out\[11\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[4\] datapath:dp\|register:memDataReg\|out\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[4\]\" to the node \"datapath:dp\|register:memDataReg\|out\[4\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[5\] datapath:dp\|register:memDataReg\|out\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[5\]\" to the node \"datapath:dp\|register:memDataReg\|out\[5\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[6\] datapath:dp\|register:memDataReg\|out\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[6\]\" to the node \"datapath:dp\|register:memDataReg\|out\[6\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[7\] datapath:dp\|register:memDataReg\|out\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[7\]\" to the node \"datapath:dp\|register:memDataReg\|out\[7\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[0\] datapath:dp\|register:memDataReg\|out\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[0\]\" to the node \"datapath:dp\|register:memDataReg\|out\[0\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[1\] datapath:dp\|register:memDataReg\|out\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[1\]\" to the node \"datapath:dp\|register:memDataReg\|out\[1\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[2\] datapath:dp\|register:memDataReg\|out\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[2\]\" to the node \"datapath:dp\|register:memDataReg\|out\[2\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[3\] datapath:dp\|register:memDataReg\|out\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[3\]\" to the node \"datapath:dp\|register:memDataReg\|out\[3\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[12\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[45\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[12\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[45\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[13\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[47\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[13\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[47\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[14\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[49\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[14\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[49\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[15\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[51\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[15\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[51\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[8\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[37\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[8\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[37\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[9\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[39\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[9\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[39\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[10\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[41\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[10\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[41\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[11\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[43\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[11\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[43\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[4\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[4\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[5\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[5\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[6\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[6\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[7\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[7\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[0\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[0\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[1\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[1\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[2\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[2\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[3\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[3\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713909288208 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713909288208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/controlpath.sv" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713909288210 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713909288210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] VCC " "Pin \"LEDG\[8\]\" is stuck at VCC" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713909288665 "|RISC240_top|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713909288665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713909288711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/output_files/RISC240_top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/output_files/RISC240_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909291348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713909291473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713909291473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713909291573 "|RISC240_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5_task5/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713909291573 "|RISC240_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713909291573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1722 " "Implemented 1722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713909291573 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713909291573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1601 " "Implemented 1601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713909291573 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713909291573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713909291573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1171 " "Peak virtual memory: 1171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713909291601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 17:54:51 2024 " "Processing ended: Tue Apr 23 17:54:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713909291601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713909291601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713909291601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713909291601 ""}
