{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 18:01:16 2015 " "Info: Processing started: Thu Oct 22 18:01:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ques2 -c Ques2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ques2 -c Ques2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iClk " "Info: Assuming node \"iClk\" is an undefined clock" {  } { { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "iClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk " "Info: No valid register-to-register data paths exist for clock \"iClk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "oDat~reg0 iDat1 iClk 4.569 ns register " "Info: tsu for register \"oDat~reg0\" (data pin = \"iDat1\", clock pin = \"iClk\") is 4.569 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.792 ns + Longest pin register " "Info: + Longest pin to register delay is 6.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns iDat1 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'iDat1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iDat1 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.178 ns) 6.696 ns oDat~0 2 COMB LCCOMB_X1_Y19_N24 1 " "Info: 2: + IC(5.645 ns) + CELL(0.178 ns) = 6.696 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'oDat~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { iDat1 oDat~0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.792 ns oDat~reg0 3 REG LCFF_X1_Y19_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.792 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oDat~0 oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 16.89 % ) " "Info: Total cell delay = 1.147 ns ( 16.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 83.11 % ) " "Info: Total interconnect delay = 5.645 ns ( 83.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { iDat1 oDat~0 oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { iDat1 {} iDat1~combout {} oDat~0 {} oDat~reg0 {} } { 0.000ns 0.000ns 5.645ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk destination 2.185 ns - Shortest register " "Info: - Shortest clock path from clock \"iClk\" to destination register is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns iClk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.602 ns) 2.185 ns oDat~reg0 2 REG LCFF_X1_Y19_N25 1 " "Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 67.09 % ) " "Info: Total cell delay = 1.466 ns ( 67.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 32.91 % ) " "Info: Total interconnect delay = 0.719 ns ( 32.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { iDat1 oDat~0 oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { iDat1 {} iDat1~combout {} oDat~0 {} oDat~reg0 {} } { 0.000ns 0.000ns 5.645ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iClk oDat oDat~reg0 5.864 ns register " "Info: tco from clock \"iClk\" to destination pin \"oDat\" through register \"oDat~reg0\" is 5.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk source 2.185 ns + Longest register " "Info: + Longest clock path from clock \"iClk\" to source register is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns iClk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.602 ns) 2.185 ns oDat~reg0 2 REG LCFF_X1_Y19_N25 1 " "Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 67.09 % ) " "Info: Total cell delay = 1.466 ns ( 67.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 32.91 % ) " "Info: Total interconnect delay = 0.719 ns ( 32.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.402 ns + Longest register pin " "Info: + Longest register to pin delay is 3.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oDat~reg0 1 REG LCFF_X1_Y19_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(2.820 ns) 3.402 ns oDat 2 PIN PIN_L8 0 " "Info: 2: + IC(0.582 ns) + CELL(2.820 ns) = 3.402 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'oDat'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { oDat~reg0 oDat } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 82.89 % ) " "Info: Total cell delay = 2.820 ns ( 82.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 17.11 % ) " "Info: Total interconnect delay = 0.582 ns ( 17.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { oDat~reg0 oDat } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { oDat~reg0 {} oDat {} } { 0.000ns 0.582ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { oDat~reg0 oDat } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { oDat~reg0 {} oDat {} } { 0.000ns 0.582ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "oDat~reg0 iDat2 iClk -4.234 ns register " "Info: th for register \"oDat~reg0\" (data pin = \"iDat2\", clock pin = \"iClk\") is -4.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk destination 2.185 ns + Longest register " "Info: + Longest clock path from clock \"iClk\" to destination register is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns iClk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.602 ns) 2.185 ns oDat~reg0 2 REG LCFF_X1_Y19_N25 1 " "Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 67.09 % ) " "Info: Total cell delay = 1.466 ns ( 67.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 32.91 % ) " "Info: Total interconnect delay = 0.719 ns ( 32.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.705 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns iDat2 1 PIN PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_D2; Fanout = 1; PIN Node = 'iDat2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iDat2 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.204 ns) + CELL(0.521 ns) 6.609 ns oDat~0 2 COMB LCCOMB_X1_Y19_N24 1 " "Info: 2: + IC(5.204 ns) + CELL(0.521 ns) = 6.609 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'oDat~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { iDat2 oDat~0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.705 ns oDat~reg0 3 REG LCFF_X1_Y19_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.705 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oDat~0 oDat~reg0 } "NODE_NAME" } } { "Ques4_NoReset.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Tutorial 4/Ques4_NoReset.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 22.39 % ) " "Info: Total cell delay = 1.501 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.204 ns ( 77.61 % ) " "Info: Total interconnect delay = 5.204 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { iDat2 oDat~0 oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { iDat2 {} iDat2~combout {} oDat~0 {} oDat~reg0 {} } { 0.000ns 0.000ns 5.204ns 0.000ns } { 0.000ns 0.884ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { iClk oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { iClk {} iClk~combout {} oDat~reg0 {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { iDat2 oDat~0 oDat~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { iDat2 {} iDat2~combout {} oDat~0 {} oDat~reg0 {} } { 0.000ns 0.000ns 5.204ns 0.000ns } { 0.000ns 0.884ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 18:01:16 2015 " "Info: Processing ended: Thu Oct 22 18:01:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
