// Seed: 31405636
module module_0 (
    input logic id_0
);
  reg id_1 = 1;
  always #1 id_2 <= id_1;
endmodule
`define pp_1 0
