Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 15:30:31 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           24 |
| Yes          | No                    | No                     |            2349 |          749 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1145 |          230 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/result_reg_477[31]_i_2_n_0                                                                                         | design_1_i/fde_ip_0/inst/grp_execute_fu_230/result_reg_477[11]_i_1_n_0                                                                                |                9 |             11 |         1.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/ap_CS_fsm_state2                                                                                                                      |                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                 |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/result_reg_477[31]_i_2_n_0                                                                                         | design_1_i/fde_ip_0/inst/grp_execute_fu_230/result_reg_477[31]_i_1_n_0                                                                                |               14 |             17 |         1.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/ap_CS_fsm_state3                                                                                                                      |                                                                                                                                                       |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                              | design_1_i/fde_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                     |                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_decode_fu_224/Q[0]                                                                                                                |                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/p_2_in                                                                                                             | design_1_i/fde_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                6 |             38 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/fde_ip_0/inst/control_s_axi_U/SR[0]                                                                                                        |               15 |             38 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/ap_NS_fsm1                                                                                                         |                                                                                                                                                       |               16 |             52 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/ap_CS_fsm_state3                                                                                                   |                                                                                                                                                       |               33 |             66 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               44 |            119 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/ap_CS_fsm_state2                                                                                                   |                                                                                                                                                       |               92 |            202 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/control_s_axi_U/int_ap_start_reg_0                                                                                                    |                                                                                                                                                       |              187 |            480 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/ap_ready_int                                                                                                                          | design_1_i/fde_ip_0/inst/control_s_axi_U/clear                                                                                                        |              179 |           1024 |         5.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fde_ip_0/inst/grp_execute_fu_230/ap_CS_fsm_state1                                                                                                   |                                                                                                                                                       |              301 |           1061 |         3.52 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


