INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/synth/func/xsim/ElevCtrl_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-311] analyzing module SlowClk
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
