searchState.loadedDescShard("atsamd51n", 7, "Field <code>DATARDY</code> writer - Data Ready Interrupt Enable\nInterrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nBit 0 - Data Ready Interrupt Enable\nBit 0 - Data Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DATARDY</code> reader - Data Ready Interrupt Enable\nField <code>DATARDY</code> writer - Data Ready Interrupt Enable\nInterrupt Enable Set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nBit 0 - Data Ready Interrupt Enable\nBit 0 - Data Ready Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DATARDY</code> reader - Data Ready Interrupt Flag\nField <code>DATARDY</code> writer - Data Ready Interrupt Flag\nInterrupt Flag Status and Clear\nRegister <code>INTFLAG</code> reader\nRegister <code>INTFLAG</code> writer\nBit 0 - Data Ready Interrupt Flag\nBit 0 - Data Ready Interrupt Flag\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nUSB is Device\nUSB is Host\nRegister block\nCluster USB is Device\n0x00..0x1ea - USB is Device\nReturns the argument unchanged.\nCluster USB is Host\n0x00..0x1ea - USB is Host\nCalls <code>U::from(self)</code>.\nCTRLA (rw) register accessor: Control A\nCTRLB (rw) register accessor: DEVICE Control B\nDADD (rw) register accessor: DEVICE Device Address\nDESCADD (rw) register accessor: Descriptor Address\nUSB is Device\nDEVICE_ENDPOINT[%s]\nEPINTSMRY (r) register accessor: DEVICE End Point …\nFNUM (r) register accessor: DEVICE Device Frame Number\nFSMSTATUS (r) register accessor: Finite State Machine …\nINTENCLR (rw) register accessor: DEVICE Device Interrupt …\nINTENSET (rw) register accessor: DEVICE Device Interrupt …\nINTFLAG (rw) register accessor: DEVICE Device Interrupt …\nPADCAL (rw) register accessor: USB PAD Calibration\nQOSCTRL (rw) register accessor: USB Quality Of Service\nSTATUS (r) register accessor: DEVICE Status\nSYNCBUSY (r) register accessor: Synchronization Busy\nControl A\n0x00 - Control A\nDEVICE Control B\n0x08 - DEVICE Control B\nDEVICE Device Address\n0x0a - DEVICE Device Address\nDescriptor Address\n0x24 - Descriptor Address\nCluster DEVICE_ENDPOINT[%s]\n0x100..0x150 - DEVICE_ENDPOINT[%s]\nIterator for array of: 0x100..0x150 - DEVICE_ENDPOINT[%s]\nDEVICE End Point Interrupt Summary\n0x20 - DEVICE End Point Interrupt Summary\nDEVICE Device Frame Number\n0x10 - DEVICE Device Frame Number\nReturns the argument unchanged.\nFinite State Machine Status\n0x0d - Finite State Machine Status\nDEVICE Device Interrupt Enable Clear\n0x14 - DEVICE Device Interrupt Enable Clear\nDEVICE Device Interrupt Enable Set\n0x18 - DEVICE Device Interrupt Enable Set\nDEVICE Device Interrupt Flag\n0x1c - DEVICE Device Interrupt Flag\nCalls <code>U::from(self)</code>.\nUSB PAD Calibration\n0x28 - USB PAD Calibration\nUSB Quality Of Service\n0x03 - USB Quality Of Service\nDEVICE Status\n0x0c - DEVICE Status\nSynchronization Busy\n0x02 - Synchronization Busy\nControl A\n0: Device Mode\nField <code>ENABLE</code> reader - Enable\nField <code>ENABLE</code> writer - Enable\n1: Host Mode\nField <code>MODE</code> reader - Operating Mode\nField <code>MODE</code> writer - Operating Mode\nOperating Mode\nRegister <code>CTRLA</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby Mode\nField <code>RUNSTDBY</code> writer - Run in Standby Mode\nField <code>SWRST</code> reader - Software Reset\nField <code>SWRST</code> writer - Software Reset\nRegister <code>CTRLA</code> writer\nDevice Mode\nBit 1 - Enable\nBit 1 - Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nHost Mode\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDevice Mode\nHost Mode\nBit 7 - Operating Mode\nBit 7 - Operating Mode\nBit 2 - Run in Standby Mode\nBit 2 - Run in Standby Mode\nBit 0 - Software Reset\nBit 0 - Software Reset\nGet enumerated values variant\n1: ACK\nDEVICE Control B\nField <code>DETACH</code> reader - Detach\nField <code>DETACH</code> writer - Detach\n0: FS : Full Speed\nField <code>GNAK</code> reader - Global NAK\nField <code>GNAK</code> writer - Global NAK\nField <code>LPMHDSK</code> reader - Link Power Management Handshake\nField <code>LPMHDSK</code> writer - Link Power Management Handshake\nLink Power Management Handshake\n1: LS : Low Speed\n0: No handshake. LPM is not supported\nField <code>NREPLY</code> reader - No Reply\nField <code>NREPLY</code> writer - No Reply\n2: NYET\nRegister <code>CTRLB</code> reader\nField <code>SPDCONF</code> reader - Speed Configuration\nField <code>SPDCONF</code> writer - Speed Configuration\nSpeed Configuration\nField <code>UPRSM</code> reader - Upstream Resume\nField <code>UPRSM</code> writer - Upstream Resume\nRegister <code>CTRLB</code> writer\nACK\nBit 0 - Detach\nBit 0 - Detach\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nFS : Full Speed\nBit 9 - Global NAK\nBit 9 - Global NAK\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nACK\nFS : Full Speed\nLS : Low Speed\nNo handshake. LPM is not supported\nNYET\nBits 10:11 - Link Power Management Handshake\nBits 10:11 - Link Power Management Handshake\nLS : Low Speed\nNo handshake. LPM is not supported\nBit 4 - No Reply\nBit 4 - No Reply\nNYET\nBits 2:3 - Speed Configuration\nBits 2:3 - Speed Configuration\nBit 1 - Upstream Resume\nBit 1 - Upstream Resume\nGet enumerated values variant\nGet enumerated values variant\nField <code>ADDEN</code> reader - Device Address Enable\nField <code>ADDEN</code> writer - Device Address Enable\nField <code>DADD</code> reader - Device Address\nDEVICE Device Address\nField <code>DADD</code> writer - Device Address\nRegister <code>DADD</code> reader\nRegister <code>DADD</code> writer\nBit 7 - Device Address Enable\nBit 7 - Device Address Enable\nBits 0:6 - Device Address\nBits 0:6 - Device Address\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DESCADD</code> reader - Descriptor Address Value\nDescriptor Address\nField <code>DESCADD</code> writer - Descriptor Address Value\nRegister <code>DESCADD</code> reader\nRegister <code>DESCADD</code> writer\nBits 0:31 - Descriptor Address Value\nBits 0:31 - Descriptor Address Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nDEVICE_ENDPOINT[%s]\nEPCFG (rw) register accessor: DEVICE_ENDPOINT End Point …\nEPINTENCLR (rw) register accessor: DEVICE_ENDPOINT End …\nEPINTENSET (rw) register accessor: DEVICE_ENDPOINT End …\nEPINTFLAG (rw) register accessor: DEVICE_ENDPOINT End …\nEPSTATUS (r) register accessor: DEVICE_ENDPOINT End Point …\nEPSTATUSCLR (w) register accessor: DEVICE_ENDPOINT End …\nEPSTATUSSET (w) register accessor: DEVICE_ENDPOINT End …\nDEVICE_ENDPOINT End Point Configuration\n0x00 - DEVICE_ENDPOINT End Point Configuration\nDEVICE_ENDPOINT End Point Interrupt Clear Flag\n0x08 - DEVICE_ENDPOINT End Point Interrupt Clear Flag\nDEVICE_ENDPOINT End Point Interrupt Set Flag\n0x09 - DEVICE_ENDPOINT End Point Interrupt Set Flag\nDEVICE_ENDPOINT End Point Interrupt Flag\n0x07 - DEVICE_ENDPOINT End Point Interrupt Flag\nDEVICE_ENDPOINT End Point Pipe Status\n0x06 - DEVICE_ENDPOINT End Point Pipe Status\nDEVICE_ENDPOINT End Point Pipe Status Clear\n0x04 - DEVICE_ENDPOINT End Point Pipe Status Clear\nDEVICE_ENDPOINT End Point Pipe Status Set\n0x05 - DEVICE_ENDPOINT End Point Pipe Status Set\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nDEVICE_ENDPOINT End Point Configuration\nField <code>EPTYPE0</code> reader - End Point Type0\nField <code>EPTYPE0</code> writer - End Point Type0\nField <code>EPTYPE1</code> reader - End Point Type1\nField <code>EPTYPE1</code> writer - End Point Type1\nRegister <code>EPCFG</code> reader\nRegister <code>EPCFG</code> writer\nBits 0:2 - End Point Type0\nBits 0:2 - End Point Type0\nBits 4:6 - End Point Type1\nBits 4:6 - End Point Type1\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nDEVICE_ENDPOINT End Point Interrupt Clear Flag\nRegister <code>EPINTENCLR</code> reader\nField <code>RXSTP</code> reader - Received Setup Interrupt Disable\nField <code>RXSTP</code> writer - Received Setup Interrupt Disable\nField <code>STALL0</code> reader - Stall 0 In/Out Interrupt Disable\nField <code>STALL0</code> writer - Stall 0 In/Out Interrupt Disable\nField <code>STALL1</code> reader - Stall 1 In/Out Interrupt Disable\nField <code>STALL1</code> writer - Stall 1 In/Out Interrupt Disable\nField <code>TRCPT0</code> reader - Transfer Complete 0 Interrupt Disable\nField <code>TRCPT0</code> writer - Transfer Complete 0 Interrupt Disable\nField <code>TRCPT1</code> reader - Transfer Complete 1 Interrupt Disable\nField <code>TRCPT1</code> writer - Transfer Complete 1 Interrupt Disable\nField <code>TRFAIL0</code> reader - Error Flow 0 Interrupt Disable\nField <code>TRFAIL0</code> writer - Error Flow 0 Interrupt Disable\nField <code>TRFAIL1</code> reader - Error Flow 1 Interrupt Disable\nField <code>TRFAIL1</code> writer - Error Flow 1 Interrupt Disable\nRegister <code>EPINTENCLR</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Received Setup Interrupt Disable\nBit 4 - Received Setup Interrupt Disable\nBit 5 - Stall 0 In/Out Interrupt Disable\nBit 5 - Stall 0 In/Out Interrupt Disable\nBit 6 - Stall 1 In/Out Interrupt Disable\nBit 6 - Stall 1 In/Out Interrupt Disable\nBit 0 - Transfer Complete 0 Interrupt Disable\nBit 0 - Transfer Complete 0 Interrupt Disable\nBit 1 - Transfer Complete 1 Interrupt Disable\nBit 1 - Transfer Complete 1 Interrupt Disable\nBit 2 - Error Flow 0 Interrupt Disable\nBit 2 - Error Flow 0 Interrupt Disable\nBit 3 - Error Flow 1 Interrupt Disable\nBit 3 - Error Flow 1 Interrupt Disable\nDEVICE_ENDPOINT End Point Interrupt Set Flag\nRegister <code>EPINTENSET</code> reader\nField <code>RXSTP</code> reader - Received Setup Interrupt Enable\nField <code>RXSTP</code> writer - Received Setup Interrupt Enable\nField <code>STALL0</code> reader - Stall 0 In/out Interrupt enable\nField <code>STALL0</code> writer - Stall 0 In/out Interrupt enable\nField <code>STALL1</code> reader - Stall 1 In/out Interrupt enable\nField <code>STALL1</code> writer - Stall 1 In/out Interrupt enable\nField <code>TRCPT0</code> reader - Transfer Complete 0 Interrupt Enable\nField <code>TRCPT0</code> writer - Transfer Complete 0 Interrupt Enable\nField <code>TRCPT1</code> reader - Transfer Complete 1 Interrupt Enable\nField <code>TRCPT1</code> writer - Transfer Complete 1 Interrupt Enable\nField <code>TRFAIL0</code> reader - Error Flow 0 Interrupt Enable\nField <code>TRFAIL0</code> writer - Error Flow 0 Interrupt Enable\nField <code>TRFAIL1</code> reader - Error Flow 1 Interrupt Enable\nField <code>TRFAIL1</code> writer - Error Flow 1 Interrupt Enable\nRegister <code>EPINTENSET</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Received Setup Interrupt Enable\nBit 4 - Received Setup Interrupt Enable\nBit 5 - Stall 0 In/out Interrupt enable\nBit 5 - Stall 0 In/out Interrupt enable\nBit 6 - Stall 1 In/out Interrupt enable\nBit 6 - Stall 1 In/out Interrupt enable\nBit 0 - Transfer Complete 0 Interrupt Enable\nBit 0 - Transfer Complete 0 Interrupt Enable\nBit 1 - Transfer Complete 1 Interrupt Enable\nBit 1 - Transfer Complete 1 Interrupt Enable\nBit 2 - Error Flow 0 Interrupt Enable\nBit 2 - Error Flow 0 Interrupt Enable\nBit 3 - Error Flow 1 Interrupt Enable\nBit 3 - Error Flow 1 Interrupt Enable\nDEVICE_ENDPOINT End Point Interrupt Flag\nRegister <code>EPINTFLAG</code> reader\nField <code>RXSTP</code> reader - Received Setup\nField <code>RXSTP</code> writer - Received Setup\nField <code>STALL0</code> reader - Stall 0 In/out\nField <code>STALL0</code> writer - Stall 0 In/out\nField <code>STALL1</code> reader - Stall 1 In/out\nField <code>STALL1</code> writer - Stall 1 In/out\nField <code>TRCPT0</code> reader - Transfer Complete 0\nField <code>TRCPT0</code> writer - Transfer Complete 0\nField <code>TRCPT1</code> reader - Transfer Complete 1\nField <code>TRCPT1</code> writer - Transfer Complete 1\nField <code>TRFAIL0</code> reader - Error Flow 0\nField <code>TRFAIL0</code> writer - Error Flow 0\nField <code>TRFAIL1</code> reader - Error Flow 1\nField <code>TRFAIL1</code> writer - Error Flow 1\nRegister <code>EPINTFLAG</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Received Setup\nBit 4 - Received Setup\nBit 5 - Stall 0 In/out\nBit 5 - Stall 0 In/out\nBit 6 - Stall 1 In/out\nBit 6 - Stall 1 In/out\nBit 0 - Transfer Complete 0\nBit 0 - Transfer Complete 0\nBit 1 - Transfer Complete 1\nBit 1 - Transfer Complete 1\nBit 2 - Error Flow 0\nBit 2 - Error Flow 0\nBit 3 - Error Flow 1\nBit 3 - Error Flow 1\nField <code>BK0RDY</code> reader - Bank 0 ready\nField <code>BK1RDY</code> reader - Bank 1 ready\nField <code>CURBK</code> reader - Current Bank\nField <code>DTGLIN</code> reader - Data Toggle In\nField <code>DTGLOUT</code> reader - Data Toggle Out\nDEVICE_ENDPOINT End Point Pipe Status\nRegister <code>EPSTATUS</code> reader\nField <code>STALLRQ0</code> reader - Stall 0 Request\nField <code>STALLRQ1</code> reader - Stall 1 Request\nBit 6 - Bank 0 ready\nBit 7 - Bank 1 ready\nBit 2 - Current Bank\nBit 1 - Data Toggle In\nBit 0 - Data Toggle Out\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Stall 0 Request\nBit 5 - Stall 1 Request\nField <code>BK0RDY</code> writer - Bank 0 Ready Clear\nField <code>BK1RDY</code> writer - Bank 1 Ready Clear\nField <code>CURBK</code> writer - Current Bank Clear\nField <code>DTGLIN</code> writer - Data Toggle IN Clear\nField <code>DTGLOUT</code> writer - Data Toggle OUT Clear\nDEVICE_ENDPOINT End Point Pipe Status Clear\nField <code>STALLRQ0</code> writer - Stall 0 Request Clear\nField <code>STALLRQ1</code> writer - Stall 1 Request Clear\nRegister <code>EPSTATUSCLR</code> writer\nBit 6 - Bank 0 Ready Clear\nBit 7 - Bank 1 Ready Clear\nBit 2 - Current Bank Clear\nBit 1 - Data Toggle IN Clear\nBit 0 - Data Toggle OUT Clear\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Stall 0 Request Clear\nBit 5 - Stall 1 Request Clear\nField <code>BK0RDY</code> writer - Bank 0 Ready Set\nField <code>BK1RDY</code> writer - Bank 1 Ready Set\nField <code>CURBK</code> writer - Current Bank Set\nField <code>DTGLIN</code> writer - Data Toggle IN Set\nField <code>DTGLOUT</code> writer - Data Toggle OUT Set\nDEVICE_ENDPOINT End Point Pipe Status Set\nField <code>STALLRQ0</code> writer - Stall 0 Request Set\nField <code>STALLRQ1</code> writer - Stall 1 Request Set\nRegister <code>EPSTATUSSET</code> writer\nBit 6 - Bank 0 Ready Set\nBit 7 - Bank 1 Ready Set\nBit 2 - Current Bank Set\nBit 1 - Data Toggle IN Set\nBit 0 - Data Toggle OUT Set\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Stall 0 Request Set\nBit 5 - Stall 1 Request Set\nField <code>EPINT0</code> reader - End Point 0 Interrupt\nField <code>EPINT1</code> reader - End Point 1 Interrupt\nField <code>EPINT2</code> reader - End Point 2 Interrupt\nField <code>EPINT3</code> reader - End Point 3 Interrupt\nField <code>EPINT4</code> reader - End Point 4 Interrupt\nField <code>EPINT5</code> reader - End Point 5 Interrupt\nField <code>EPINT6</code> reader - End Point 6 Interrupt\nField <code>EPINT7</code> reader - End Point 7 Interrupt\nDEVICE End Point Interrupt Summary\nRegister <code>EPINTSMRY</code> reader\nBit 0 - End Point 0 Interrupt\nBit 1 - End Point 1 Interrupt\nBit 2 - End Point 2 Interrupt\nBit 3 - End Point 3 Interrupt\nBit 4 - End Point 4 Interrupt\nBit 5 - End Point 5 Interrupt\nBit 6 - End Point 6 Interrupt\nBit 7 - End Point 7 Interrupt\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>FNCERR</code> reader - Frame Number CRC Error\nField <code>FNUM</code> reader - Frame Number\nDEVICE Device Frame Number\nRegister <code>FNUM</code> reader\nBit 15 - Frame Number CRC Error\nBits 3:13 - Frame Number\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\n16: DNRESUME. Down Stream Resume.\nField <code>FSMSTATE</code> reader - Fine State Machine Status\nFine State Machine Status\nFinite State Machine Status\n1: OFF (L3). It corresponds to the powered-off, …\n2: ON (L0). It corresponds to the Idle and Active states\nRegister <code>FSMSTATUS</code> reader\n64: RESET. USB lines Reset.\n8: SLEEP (L1)\n4: SUSPEND (L2)\n32: UPRESUME. Up Stream Resume.\nReturns the argument unchanged.\nReturns the argument unchanged.\nBits 0:6 - Fine State Machine Status\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDNRESUME. Down Stream Resume.\nOFF (L3). It corresponds to the powered-off, disconnected, …\nON (L0). It corresponds to the Idle and Active states\nRESET. USB lines Reset.\nSLEEP (L1)\nSUSPEND (L2)\nUPRESUME. Up Stream Resume.\nGet enumerated values variant\nField <code>EORSM</code> reader - End Of Resume Interrupt Enable\nField <code>EORSM</code> writer - End Of Resume Interrupt Enable\nField <code>EORST</code> reader - End of Reset Interrupt Enable\nField <code>EORST</code> writer - End of Reset Interrupt Enable\nDEVICE Device Interrupt Enable Clear\nField <code>LPMNYET</code> reader - Link Power Management Not Yet …\nField <code>LPMNYET</code> writer - Link Power Management Not Yet …\nField <code>LPMSUSP</code> reader - Link Power Management Suspend …\nField <code>LPMSUSP</code> writer - Link Power Management Suspend …\nRegister <code>INTENCLR</code> reader\nField <code>RAMACER</code> reader - Ram Access Interrupt Enable\nField <code>RAMACER</code> writer - Ram Access Interrupt Enable\nField <code>SOF</code> reader - Start Of Frame Interrupt Enable\nField <code>SOF</code> writer - Start Of Frame Interrupt Enable\nField <code>SUSPEND</code> reader - Suspend Interrupt Enable\nField <code>SUSPEND</code> writer - Suspend Interrupt Enable\nField <code>UPRSM</code> reader - Upstream Resume Interrupt Enable\nField <code>UPRSM</code> writer - Upstream Resume Interrupt Enable\nRegister <code>INTENCLR</code> writer\nField <code>WAKEUP</code> reader - Wake Up Interrupt Enable\nField <code>WAKEUP</code> writer - Wake Up Interrupt Enable\nBit 5 - End Of Resume Interrupt Enable\nBit 5 - End Of Resume Interrupt Enable\nBit 3 - End of Reset Interrupt Enable\nBit 3 - End of Reset Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 8 - Link Power Management Not Yet Interrupt Enable\nBit 8 - Link Power Management Not Yet Interrupt Enable\nBit 9 - Link Power Management Suspend Interrupt Enable\nBit 9 - Link Power Management Suspend Interrupt Enable\nBit 7 - Ram Access Interrupt Enable\nBit 7 - Ram Access Interrupt Enable\nBit 2 - Start Of Frame Interrupt Enable\nBit 2 - Start Of Frame Interrupt Enable\nBit 0 - Suspend Interrupt Enable\nBit 0 - Suspend Interrupt Enable\nBit 6 - Upstream Resume Interrupt Enable\nBit 6 - Upstream Resume Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nField <code>EORSM</code> reader - End Of Resume Interrupt Enable\nField <code>EORSM</code> writer - End Of Resume Interrupt Enable\nField <code>EORST</code> reader - End of Reset Interrupt Enable\nField <code>EORST</code> writer - End of Reset Interrupt Enable\nDEVICE Device Interrupt Enable Set\nField <code>LPMNYET</code> reader - Link Power Management Not Yet …\nField <code>LPMNYET</code> writer - Link Power Management Not Yet …\nField <code>LPMSUSP</code> reader - Link Power Management Suspend …\nField <code>LPMSUSP</code> writer - Link Power Management Suspend …\nRegister <code>INTENSET</code> reader\nField <code>RAMACER</code> reader - Ram Access Interrupt Enable\nField <code>RAMACER</code> writer - Ram Access Interrupt Enable\nField <code>SOF</code> reader - Start Of Frame Interrupt Enable\nField <code>SOF</code> writer - Start Of Frame Interrupt Enable\nField <code>SUSPEND</code> reader - Suspend Interrupt Enable\nField <code>SUSPEND</code> writer - Suspend Interrupt Enable\nField <code>UPRSM</code> reader - Upstream Resume Interrupt Enable\nField <code>UPRSM</code> writer - Upstream Resume Interrupt Enable\nRegister <code>INTENSET</code> writer\nField <code>WAKEUP</code> reader - Wake Up Interrupt Enable\nField <code>WAKEUP</code> writer - Wake Up Interrupt Enable\nBit 5 - End Of Resume Interrupt Enable\nBit 5 - End Of Resume Interrupt Enable\nBit 3 - End of Reset Interrupt Enable\nBit 3 - End of Reset Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 8 - Link Power Management Not Yet Interrupt Enable\nBit 8 - Link Power Management Not Yet Interrupt Enable\nBit 9 - Link Power Management Suspend Interrupt Enable\nBit 9 - Link Power Management Suspend Interrupt Enable\nBit 7 - Ram Access Interrupt Enable\nBit 7 - Ram Access Interrupt Enable\nBit 2 - Start Of Frame Interrupt Enable\nBit 2 - Start Of Frame Interrupt Enable\nBit 0 - Suspend Interrupt Enable\nBit 0 - Suspend Interrupt Enable\nBit 6 - Upstream Resume Interrupt Enable\nBit 6 - Upstream Resume Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nField <code>EORSM</code> reader - End Of Resume\nField <code>EORSM</code> writer - End Of Resume\nField <code>EORST</code> reader - End of Reset\nField <code>EORST</code> writer - End of Reset\nDEVICE Device Interrupt Flag\nField <code>LPMNYET</code> reader - Link Power Management Not Yet\nField <code>LPMNYET</code> writer - Link Power Management Not Yet\nField <code>LPMSUSP</code> reader - Link Power Management Suspend\nField <code>LPMSUSP</code> writer - Link Power Management Suspend\nRegister <code>INTFLAG</code> reader\nField <code>RAMACER</code> reader - Ram Access\nField <code>RAMACER</code> writer - Ram Access\nField <code>SOF</code> reader - Start Of Frame\nField <code>SOF</code> writer - Start Of Frame\nField <code>SUSPEND</code> reader - Suspend\nField <code>SUSPEND</code> writer - Suspend\nField <code>UPRSM</code> reader - Upstream Resume\nField <code>UPRSM</code> writer - Upstream Resume\nRegister <code>INTFLAG</code> writer\nField <code>WAKEUP</code> reader - Wake Up\nField <code>WAKEUP</code> writer - Wake Up\nBit 5 - End Of Resume\nBit 5 - End Of Resume\nBit 3 - End of Reset\nBit 3 - End of Reset\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 8 - Link Power Management Not Yet\nBit 8 - Link Power Management Not Yet\nBit 9 - Link Power Management Suspend\nBit 9 - Link Power Management Suspend\nBit 7 - Ram Access\nBit 7 - Ram Access\nBit 2 - Start Of Frame\nBit 2 - Start Of Frame\nBit 0 - Suspend\nBit 0 - Suspend\nBit 6 - Upstream Resume\nBit 6 - Upstream Resume\nBit 4 - Wake Up\nBit 4 - Wake Up\nUSB PAD Calibration\nRegister <code>PADCAL</code> reader\nField <code>TRANSN</code> reader - USB Pad Transn calibration\nField <code>TRANSN</code> writer - USB Pad Transn calibration\nField <code>TRANSP</code> reader - USB Pad Transp calibration\nField <code>TRANSP</code> writer - USB Pad Transp calibration\nField <code>TRIM</code> reader - USB Pad Trim calibration\nField <code>TRIM</code> writer - USB Pad Trim calibration\nRegister <code>PADCAL</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 6:10 - USB Pad Transn calibration\nBits 6:10 - USB Pad Transn calibration\nBits 0:4 - USB Pad Transp calibration\nBits 0:4 - USB Pad Transp calibration\nBits 12:14 - USB Pad Trim calibration\nBits 12:14 - USB Pad Trim calibration\nField <code>CQOS</code> reader - Configuration Quality of Service\nField <code>CQOS</code> writer - Configuration Quality of Service\nField <code>DQOS</code> reader - Data Quality of Service\nField <code>DQOS</code> writer - Data Quality of Service\nUSB Quality Of Service\nRegister <code>QOSCTRL</code> reader\nRegister <code>QOSCTRL</code> writer\nBits 0:1 - Configuration Quality of Service\nBits 0:1 - Configuration Quality of Service\nBits 2:3 - Data Quality of Service\nBits 2:3 - Data Quality of Service\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\n0: Full-speed mode\n1: FS-J or LS-K State\n2: FS-K or LS-J State\nField <code>LINESTATE</code> reader - USB Line State Status\nUSB Line State Status\n1: Low-speed mode\nRegister <code>STATUS</code> reader\n0: SE0/RESET\nField <code>SPEED</code> reader - Speed Status\nSpeed Status\nDEVICE Status\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nFull-speed mode\nFS-J or LS-K State\nFS-K or LS-J State\nLow-speed mode\nSE0/RESET\nBits 6:7 - USB Line State Status\nBits 2:3 - Speed Status\nGet enumerated values variant\nGet enumerated values variant\nField <code>ENABLE</code> reader - Enable Synchronization Busy\nRegister <code>SYNCBUSY</code> reader\nField <code>SWRST</code> reader - Software Reset Synchronization Busy\nSynchronization Busy\nBit 1 - Enable Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 0 - Software Reset Synchronization Busy\nCTRLA (rw) register accessor: Control A\nCTRLB (rw) register accessor: HOST Control B\nDESCADD (rw) register accessor: Descriptor Address\nFLENHIGH (r) register accessor: HOST Host Frame Length\nFNUM (rw) register accessor: HOST Host Frame Number\nFSMSTATUS (r) register accessor: Finite State Machine …\nUSB is Host\nHOST_PIPE[%s]\nHSOFC (rw) register accessor: HOST Host Start Of Frame …\nINTENCLR (rw) register accessor: HOST Host Interrupt …\nINTENSET (rw) register accessor: HOST Host Interrupt …\nINTFLAG (rw) register accessor: HOST Host Interrupt Flag\nPADCAL (rw) register accessor: USB PAD Calibration\nPINTSMRY (r) register accessor: HOST Pipe Interrupt Summary\nQOSCTRL (rw) register accessor: USB Quality Of Service\nSTATUS (rw) register accessor: HOST Status\nSYNCBUSY (r) register accessor: Synchronization Busy\nControl A\n0x00 - Control A\nHOST Control B\n0x08 - HOST Control B\nDescriptor Address\n0x24 - Descriptor Address\nHOST Host Frame Length\n0x12 - HOST Host Frame Length\nHOST Host Frame Number\n0x10 - HOST Host Frame Number\nReturns the argument unchanged.\nFinite State Machine Status\n0x0d - Finite State Machine Status\nCluster HOST_PIPE[%s]\n0x100..0x150 - HOST_PIPE[%s]\nIterator for array of: 0x100..0x150 - HOST_PIPE[%s]\nHOST Host Start Of Frame Control\n0x0a - HOST Host Start Of Frame Control\nHOST Host Interrupt Enable Clear\n0x14 - HOST Host Interrupt Enable Clear\nHOST Host Interrupt Enable Set\n0x18 - HOST Host Interrupt Enable Set\nHOST Host Interrupt Flag\n0x1c - HOST Host Interrupt Flag\nCalls <code>U::from(self)</code>.\nUSB PAD Calibration\n0x28 - USB PAD Calibration\nHOST Pipe Interrupt Summary\n0x20 - HOST Pipe Interrupt Summary\nUSB Quality Of Service\n0x03 - USB Quality Of Service\nHOST Status\n0x0c - HOST Status\nSynchronization Busy\n0x02 - Synchronization Busy\nControl A\n0: Device Mode\nField <code>ENABLE</code> reader - Enable\nField <code>ENABLE</code> writer - Enable\n1: Host Mode\nField <code>MODE</code> reader - Operating Mode\nField <code>MODE</code> writer - Operating Mode\nOperating Mode\nRegister <code>CTRLA</code> reader\nField <code>RUNSTDBY</code> reader - Run in Standby Mode\nField <code>RUNSTDBY</code> writer - Run in Standby Mode\nField <code>SWRST</code> reader - Software Reset\nField <code>SWRST</code> writer - Software Reset\nRegister <code>CTRLA</code> writer\nDevice Mode\nBit 1 - Enable\nBit 1 - Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nHost Mode\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDevice Mode\nHost Mode\nBit 7 - Operating Mode\nBit 7 - Operating Mode\nBit 2 - Run in Standby Mode\nBit 2 - Run in Standby Mode\nBit 0 - Software Reset\nBit 0 - Software Reset\nGet enumerated values variant\nField <code>AUTORESUME</code> reader - Auto Resume Enable\nField <code>AUTORESUME</code> writer - Auto Resume Enable\nField <code>BUSRESET</code> reader - Send USB Reset\nField <code>BUSRESET</code> writer - Send USB Reset\nHOST Control B\nField <code>L1RESUME</code> reader - Send L1 Resume\nField <code>L1RESUME</code> writer - Send L1 Resume\n0: Low and Full Speed capable\nRegister <code>CTRLB</code> reader\nField <code>RESUME</code> reader - Send USB Resume\nField <code>RESUME</code> writer - Send USB Resume\nField <code>SOFE</code> reader - Start of Frame Generation Enable\nField <code>SOFE</code> writer - Start of Frame Generation Enable\nField <code>SPDCONF</code> reader - Speed Configuration for Host\nField <code>SPDCONF</code> writer - Speed Configuration for Host\nSpeed Configuration for Host\nField <code>VBUSOK</code> reader - VBUS is OK\nField <code>VBUSOK</code> writer - VBUS is OK\nRegister <code>CTRLB</code> writer\nBit 4 - Auto Resume Enable\nBit 4 - Auto Resume Enable\nBit 9 - Send USB Reset\nBit 9 - Send USB Reset\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nLow and Full Speed capable\nBit 11 - Send L1 Resume\nBit 11 - Send L1 Resume\nLow and Full Speed capable\nBit 1 - Send USB Resume\nBit 1 - Send USB Resume\nBit 8 - Start of Frame Generation Enable\nBit 8 - Start of Frame Generation Enable\nBits 2:3 - Speed Configuration for Host\nBits 2:3 - Speed Configuration for Host\nGet enumerated values variant\nBit 10 - VBUS is OK\nBit 10 - VBUS is OK\nField <code>DESCADD</code> reader - Descriptor Address Value\nDescriptor Address\nField <code>DESCADD</code> writer - Descriptor Address Value\nRegister <code>DESCADD</code> reader\nRegister <code>DESCADD</code> writer\nBits 0:31 - Descriptor Address Value\nBits 0:31 - Descriptor Address Value\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>FLENHIGH</code> reader - Frame Length\nHOST Host Frame Length\nRegister <code>FLENHIGH</code> reader\nBits 0:7 - Frame Length\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>FNUM</code> reader - Frame Number\nHOST Host Frame Number\nField <code>FNUM</code> writer - Frame Number\nRegister <code>FNUM</code> reader\nRegister <code>FNUM</code> writer\nBits 3:13 - Frame Number\nBits 3:13 - Frame Number\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\n16: DNRESUME. Down Stream Resume.\nField <code>FSMSTATE</code> reader - Fine State Machine Status\nFine State Machine Status\nFinite State Machine Status\n1: OFF (L3). It corresponds to the powered-off, …\n2: ON (L0). It corresponds to the Idle and Active states\nRegister <code>FSMSTATUS</code> reader\n64: RESET. USB lines Reset.\n8: SLEEP (L1)\n4: SUSPEND (L2)\n32: UPRESUME. Up Stream Resume.\nReturns the argument unchanged.\nReturns the argument unchanged.\nBits 0:6 - Fine State Machine Status\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nDNRESUME. Down Stream Resume.\nOFF (L3). It corresponds to the powered-off, disconnected, …\nON (L0). It corresponds to the Idle and Active states\nRESET. USB lines Reset.\nSLEEP (L1)\nSUSPEND (L2)\nUPRESUME. Up Stream Resume.\nGet enumerated values variant\nBINTERVAL (rw) register accessor: HOST_PIPE Bus Access …\nHOST_PIPE[%s]\nPCFG (rw) register accessor: HOST_PIPE End Point …\nPINTENCLR (rw) register accessor: HOST_PIPE Pipe Interrupt …\nPINTENSET (rw) register accessor: HOST_PIPE Pipe Interrupt …\nPINTFLAG (rw) register accessor: HOST_PIPE Pipe Interrupt …\nPSTATUS (r) register accessor: HOST_PIPE End Point Pipe …\nPSTATUSCLR (w) register accessor: HOST_PIPE End Point Pipe …\nPSTATUSSET (w) register accessor: HOST_PIPE End Point Pipe …\nHOST_PIPE Bus Access Period of Pipe\n0x03 - HOST_PIPE Bus Access Period of Pipe\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nHOST_PIPE End Point Configuration\n0x00 - HOST_PIPE End Point Configuration\nHOST_PIPE Pipe Interrupt Flag Clear\n0x08 - HOST_PIPE Pipe Interrupt Flag Clear\nHOST_PIPE Pipe Interrupt Flag Set\n0x09 - HOST_PIPE Pipe Interrupt Flag Set\nHOST_PIPE Pipe Interrupt Flag\n0x07 - HOST_PIPE Pipe Interrupt Flag\nHOST_PIPE End Point Pipe Status\n0x06 - HOST_PIPE End Point Pipe Status\nHOST_PIPE End Point Pipe Status Clear\n0x04 - HOST_PIPE End Point Pipe Status Clear\nHOST_PIPE End Point Pipe Status Set\n0x05 - HOST_PIPE End Point Pipe Status Set\nHOST_PIPE Bus Access Period of Pipe\nField <code>BITINTERVAL</code> reader - Bit Interval\nField <code>BITINTERVAL</code> writer - Bit Interval\nRegister <code>BINTERVAL</code> reader\nRegister <code>BINTERVAL</code> writer\nBits 0:7 - Bit Interval\nBits 0:7 - Bit Interval\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>BK</code> reader - Pipe Bank\nField <code>BK</code> writer - Pipe Bank\nHOST_PIPE End Point Configuration\nField <code>PTOKEN</code> reader - Pipe Token\nField <code>PTOKEN</code> writer - Pipe Token\nField <code>PTYPE</code> reader - Pipe Type\nField <code>PTYPE</code> writer - Pipe Type\nRegister <code>PCFG</code> reader\nRegister <code>PCFG</code> writer\nBit 2 - Pipe Bank\nBit 2 - Pipe Bank\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 0:1 - Pipe Token\nBits 0:1 - Pipe Token\nBits 3:5 - Pipe Type\nBits 3:5 - Pipe Type\nField <code>PERR</code> reader - Pipe Error Interrupt Disable\nField <code>PERR</code> writer - Pipe Error Interrupt Disable\nHOST_PIPE Pipe Interrupt Flag Clear\nRegister <code>PINTENCLR</code> reader\nField <code>STALL</code> reader - Stall Inetrrupt Disable\nField <code>STALL</code> writer - Stall Inetrrupt Disable\nField <code>TRCPT0</code> reader - Transfer Complete 0 Disable\nField <code>TRCPT0</code> writer - Transfer Complete 0 Disable\nField <code>TRCPT1</code> reader - Transfer Complete 1 Disable\nField <code>TRCPT1</code> writer - Transfer Complete 1 Disable\nField <code>TRFAIL</code> reader - Error Flow Interrupt Disable\nField <code>TRFAIL</code> writer - Error Flow Interrupt Disable\nField <code>TXSTP</code> reader - Transmit Setup Interrupt Disable\nField <code>TXSTP</code> writer - Transmit Setup Interrupt Disable\nRegister <code>PINTENCLR</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Pipe Error Interrupt Disable\nBit 3 - Pipe Error Interrupt Disable\nBit 5 - Stall Inetrrupt Disable\nBit 5 - Stall Inetrrupt Disable\nBit 0 - Transfer Complete 0 Disable\nBit 0 - Transfer Complete 0 Disable\nBit 1 - Transfer Complete 1 Disable\nBit 1 - Transfer Complete 1 Disable\nBit 2 - Error Flow Interrupt Disable\nBit 2 - Error Flow Interrupt Disable\nBit 4 - Transmit Setup Interrupt Disable\nBit 4 - Transmit Setup Interrupt Disable\nField <code>PERR</code> reader - Pipe Error Interrupt Enable\nField <code>PERR</code> writer - Pipe Error Interrupt Enable\nHOST_PIPE Pipe Interrupt Flag Set\nRegister <code>PINTENSET</code> reader\nField <code>STALL</code> reader - Stall Interrupt Enable\nField <code>STALL</code> writer - Stall Interrupt Enable\nField <code>TRCPT0</code> reader - Transfer Complete 0 Interrupt Enable\nField <code>TRCPT0</code> writer - Transfer Complete 0 Interrupt Enable\nField <code>TRCPT1</code> reader - Transfer Complete 1 Interrupt Enable\nField <code>TRCPT1</code> writer - Transfer Complete 1 Interrupt Enable\nField <code>TRFAIL</code> reader - Error Flow Interrupt Enable\nField <code>TRFAIL</code> writer - Error Flow Interrupt Enable\nField <code>TXSTP</code> reader - Transmit Setup Interrupt Enable\nField <code>TXSTP</code> writer - Transmit Setup Interrupt Enable\nRegister <code>PINTENSET</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Pipe Error Interrupt Enable\nBit 3 - Pipe Error Interrupt Enable\nBit 5 - Stall Interrupt Enable\nBit 5 - Stall Interrupt Enable\nBit 0 - Transfer Complete 0 Interrupt Enable\nBit 0 - Transfer Complete 0 Interrupt Enable\nBit 1 - Transfer Complete 1 Interrupt Enable\nBit 1 - Transfer Complete 1 Interrupt Enable\nBit 2 - Error Flow Interrupt Enable\nBit 2 - Error Flow Interrupt Enable\nBit 4 - Transmit Setup Interrupt Enable\nBit 4 - Transmit Setup Interrupt Enable\nField <code>PERR</code> reader - Pipe Error Interrupt Flag\nField <code>PERR</code> writer - Pipe Error Interrupt Flag\nHOST_PIPE Pipe Interrupt Flag\nRegister <code>PINTFLAG</code> reader\nField <code>STALL</code> reader - Stall Interrupt Flag\nField <code>STALL</code> writer - Stall Interrupt Flag\nField <code>TRCPT0</code> reader - Transfer Complete 0 Interrupt Flag\nField <code>TRCPT0</code> writer - Transfer Complete 0 Interrupt Flag\nField <code>TRCPT1</code> reader - Transfer Complete 1 Interrupt Flag\nField <code>TRCPT1</code> writer - Transfer Complete 1 Interrupt Flag\nField <code>TRFAIL</code> reader - Error Flow Interrupt Flag\nField <code>TRFAIL</code> writer - Error Flow Interrupt Flag\nField <code>TXSTP</code> reader - Transmit Setup Interrupt Flag\nField <code>TXSTP</code> writer - Transmit Setup Interrupt Flag\nRegister <code>PINTFLAG</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 3 - Pipe Error Interrupt Flag\nBit 3 - Pipe Error Interrupt Flag\nBit 5 - Stall Interrupt Flag\nBit 5 - Stall Interrupt Flag\nBit 0 - Transfer Complete 0 Interrupt Flag\nBit 0 - Transfer Complete 0 Interrupt Flag\nBit 1 - Transfer Complete 1 Interrupt Flag\nBit 1 - Transfer Complete 1 Interrupt Flag\nBit 2 - Error Flow Interrupt Flag\nBit 2 - Error Flow Interrupt Flag\nBit 4 - Transmit Setup Interrupt Flag\nBit 4 - Transmit Setup Interrupt Flag\nField <code>BK0RDY</code> reader - Bank 0 ready\nField <code>BK1RDY</code> reader - Bank 1 ready\nField <code>CURBK</code> reader - Current Bank\nField <code>DTGL</code> reader - Data Toggle\nField <code>PFREEZE</code> reader - Pipe Freeze\nHOST_PIPE End Point Pipe Status\nRegister <code>PSTATUS</code> reader\nBit 6 - Bank 0 ready\nBit 7 - Bank 1 ready\nBit 2 - Current Bank\nBit 0 - Data Toggle\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Pipe Freeze\nField <code>BK0RDY</code> writer - Bank 0 Ready Clear\nField <code>BK1RDY</code> writer - Bank 1 Ready Clear\nField <code>CURBK</code> writer - Curren Bank clear\nField <code>DTGL</code> writer - Data Toggle clear\nField <code>PFREEZE</code> writer - Pipe Freeze Clear\nHOST_PIPE End Point Pipe Status Clear\nRegister <code>PSTATUSCLR</code> writer\nBit 6 - Bank 0 Ready Clear\nBit 7 - Bank 1 Ready Clear\nBit 2 - Curren Bank clear\nBit 0 - Data Toggle clear\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Pipe Freeze Clear\nField <code>BK0RDY</code> writer - Bank 0 Ready Set\nField <code>BK1RDY</code> writer - Bank 1 Ready Set\nField <code>CURBK</code> writer - Current Bank Set\nField <code>DTGL</code> writer - Data Toggle Set\nField <code>PFREEZE</code> writer - Pipe Freeze Set\nHOST_PIPE End Point Pipe Status Set\nRegister <code>PSTATUSSET</code> writer\nBit 6 - Bank 0 Ready Set\nBit 7 - Bank 1 Ready Set\nBit 2 - Current Bank Set\nBit 0 - Data Toggle Set\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 4 - Pipe Freeze Set\nField <code>FLENC</code> reader - Frame Length Control\nField <code>FLENC</code> writer - Frame Length Control\nField <code>FLENCE</code> reader - Frame Length Control Enable\nField <code>FLENCE</code> writer - Frame Length Control Enable\nHOST Host Start Of Frame Control\nRegister <code>HSOFC</code> reader\nRegister <code>HSOFC</code> writer\nBits 0:3 - Frame Length Control\nBits 0:3 - Frame Length Control\nBit 7 - Frame Length Control Enable\nBit 7 - Frame Length Control Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>DCONN</code> reader - Device Connection Interrupt Disable\nField <code>DCONN</code> writer - Device Connection Interrupt Disable\nField <code>DDISC</code> reader - Device Disconnection Interrupt Disable\nField <code>DDISC</code> writer - Device Disconnection Interrupt Disable\nField <code>DNRSM</code> reader - DownStream to Device Interrupt Disable\nField <code>DNRSM</code> writer - DownStream to Device Interrupt Disable\nField <code>HSOF</code> reader - Host Start Of Frame Interrupt Disable\nField <code>HSOF</code> writer - Host Start Of Frame Interrupt Disable\nHOST Host Interrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nField <code>RAMACER</code> reader - Ram Access Interrupt Disable\nField <code>RAMACER</code> writer - Ram Access Interrupt Disable\nField <code>RST</code> reader - BUS Reset Interrupt Disable\nField <code>RST</code> writer - BUS Reset Interrupt Disable\nField <code>UPRSM</code> reader - Upstream Resume from Device Interrupt …\nField <code>UPRSM</code> writer - Upstream Resume from Device Interrupt …\nRegister <code>INTENCLR</code> writer\nField <code>WAKEUP</code> reader - Wake Up Interrupt Disable\nField <code>WAKEUP</code> writer - Wake Up Interrupt Disable\nBit 8 - Device Connection Interrupt Disable\nBit 8 - Device Connection Interrupt Disable\nBit 9 - Device Disconnection Interrupt Disable\nBit 9 - Device Disconnection Interrupt Disable\nBit 5 - DownStream to Device Interrupt Disable\nBit 5 - DownStream to Device Interrupt Disable\nReturns the argument unchanged.\nBit 2 - Host Start Of Frame Interrupt Disable\nBit 2 - Host Start Of Frame Interrupt Disable\nCalls <code>U::from(self)</code>.\nBit 7 - Ram Access Interrupt Disable\nBit 7 - Ram Access Interrupt Disable\nBit 3 - BUS Reset Interrupt Disable\nBit 3 - BUS Reset Interrupt Disable\nBit 6 - Upstream Resume from Device Interrupt Disable\nBit 6 - Upstream Resume from Device Interrupt Disable\nBit 4 - Wake Up Interrupt Disable\nBit 4 - Wake Up Interrupt Disable\nField <code>DCONN</code> reader - Link Power Management Interrupt Enable\nField <code>DCONN</code> writer - Link Power Management Interrupt Enable\nField <code>DDISC</code> reader - Device Disconnection Interrupt Enable\nField <code>DDISC</code> writer - Device Disconnection Interrupt Enable\nField <code>DNRSM</code> reader - DownStream to the Device Interrupt …\nField <code>DNRSM</code> writer - DownStream to the Device Interrupt …\nField <code>HSOF</code> reader - Host Start Of Frame Interrupt Enable\nField <code>HSOF</code> writer - Host Start Of Frame Interrupt Enable\nHOST Host Interrupt Enable Set\nRegister <code>INTENSET</code> reader\nField <code>RAMACER</code> reader - Ram Access Interrupt Enable\nField <code>RAMACER</code> writer - Ram Access Interrupt Enable\nField <code>RST</code> reader - Bus Reset Interrupt Enable\nField <code>RST</code> writer - Bus Reset Interrupt Enable\nField <code>UPRSM</code> reader - Upstream Resume fromthe device …\nField <code>UPRSM</code> writer - Upstream Resume fromthe device …\nRegister <code>INTENSET</code> writer\nField <code>WAKEUP</code> reader - Wake Up Interrupt Enable\nField <code>WAKEUP</code> writer - Wake Up Interrupt Enable\nBit 8 - Link Power Management Interrupt Enable\nBit 8 - Link Power Management Interrupt Enable\nBit 9 - Device Disconnection Interrupt Enable\nBit 9 - Device Disconnection Interrupt Enable\nBit 5 - DownStream to the Device Interrupt Enable\nBit 5 - DownStream to the Device Interrupt Enable\nReturns the argument unchanged.\nBit 2 - Host Start Of Frame Interrupt Enable\nBit 2 - Host Start Of Frame Interrupt Enable\nCalls <code>U::from(self)</code>.\nBit 7 - Ram Access Interrupt Enable\nBit 7 - Ram Access Interrupt Enable\nBit 3 - Bus Reset Interrupt Enable\nBit 3 - Bus Reset Interrupt Enable\nBit 6 - Upstream Resume fromthe device Interrupt Enable\nBit 6 - Upstream Resume fromthe device Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nBit 4 - Wake Up Interrupt Enable\nField <code>DCONN</code> reader - Device Connection\nField <code>DCONN</code> writer - Device Connection\nField <code>DDISC</code> reader - Device Disconnection\nField <code>DDISC</code> writer - Device Disconnection\nField <code>DNRSM</code> reader - Downstream\nField <code>DNRSM</code> writer - Downstream\nField <code>HSOF</code> reader - Host Start Of Frame\nField <code>HSOF</code> writer - Host Start Of Frame\nHOST Host Interrupt Flag\nRegister <code>INTFLAG</code> reader\nField <code>RAMACER</code> reader - Ram Access\nField <code>RAMACER</code> writer - Ram Access\nField <code>RST</code> reader - Bus Reset\nField <code>RST</code> writer - Bus Reset\nField <code>UPRSM</code> reader - Upstream Resume from the Device\nField <code>UPRSM</code> writer - Upstream Resume from the Device\nRegister <code>INTFLAG</code> writer\nField <code>WAKEUP</code> reader - Wake Up\nField <code>WAKEUP</code> writer - Wake Up\nBit 8 - Device Connection\nBit 8 - Device Connection\nBit 9 - Device Disconnection\nBit 9 - Device Disconnection\nBit 5 - Downstream\nBit 5 - Downstream\nReturns the argument unchanged.\nBit 2 - Host Start Of Frame\nBit 2 - Host Start Of Frame\nCalls <code>U::from(self)</code>.\nBit 7 - Ram Access\nBit 7 - Ram Access\nBit 3 - Bus Reset\nBit 3 - Bus Reset\nBit 6 - Upstream Resume from the Device\nBit 6 - Upstream Resume from the Device\nBit 4 - Wake Up\nBit 4 - Wake Up\nUSB PAD Calibration\nRegister <code>PADCAL</code> reader\nField <code>TRANSN</code> reader - USB Pad Transn calibration\nField <code>TRANSN</code> writer - USB Pad Transn calibration\nField <code>TRANSP</code> reader - USB Pad Transp calibration\nField <code>TRANSP</code> writer - USB Pad Transp calibration\nField <code>TRIM</code> reader - USB Pad Trim calibration\nField <code>TRIM</code> writer - USB Pad Trim calibration\nRegister <code>PADCAL</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 6:10 - USB Pad Transn calibration\nBits 6:10 - USB Pad Transn calibration\nBits 0:4 - USB Pad Transp calibration\nBits 0:4 - USB Pad Transp calibration\nBits 12:14 - USB Pad Trim calibration\nBits 12:14 - USB Pad Trim calibration\nField <code>EPINT0</code> reader - Pipe 0 Interrupt\nField <code>EPINT1</code> reader - Pipe 1 Interrupt\nField <code>EPINT2</code> reader - Pipe 2 Interrupt\nField <code>EPINT3</code> reader - Pipe 3 Interrupt\nField <code>EPINT4</code> reader - Pipe 4 Interrupt\nField <code>EPINT5</code> reader - Pipe 5 Interrupt\nField <code>EPINT6</code> reader - Pipe 6 Interrupt\nField <code>EPINT7</code> reader - Pipe 7 Interrupt\nHOST Pipe Interrupt Summary\nRegister <code>PINTSMRY</code> reader\nBit 0 - Pipe 0 Interrupt\nBit 1 - Pipe 1 Interrupt\nBit 2 - Pipe 2 Interrupt\nBit 3 - Pipe 3 Interrupt\nBit 4 - Pipe 4 Interrupt\nBit 5 - Pipe 5 Interrupt\nBit 6 - Pipe 6 Interrupt\nBit 7 - Pipe 7 Interrupt\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>CQOS</code> reader - Configuration Quality of Service\nField <code>CQOS</code> writer - Configuration Quality of Service\nField <code>DQOS</code> reader - Data Quality of Service\nField <code>DQOS</code> writer - Data Quality of Service\nUSB Quality Of Service\nRegister <code>QOSCTRL</code> reader\nRegister <code>QOSCTRL</code> writer\nBits 0:1 - Configuration Quality of Service\nBits 0:1 - Configuration Quality of Service\nBits 2:3 - Data Quality of Service\nBits 2:3 - Data Quality of Service\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>LINESTATE</code> reader - USB Line State Status\nField <code>LINESTATE</code> writer - USB Line State Status\nRegister <code>STATUS</code> reader\nField <code>SPEED</code> reader - Speed Status\nField <code>SPEED</code> writer - Speed Status\nHOST Status\nRegister <code>STATUS</code> writer\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBits 6:7 - USB Line State Status\nBits 6:7 - USB Line State Status\nBits 2:3 - Speed Status\nBits 2:3 - Speed Status\nField <code>ENABLE</code> reader - Enable Synchronization Busy\nRegister <code>SYNCBUSY</code> reader\nField <code>SWRST</code> reader - Software Reset Synchronization Busy\nSynchronization Busy\nBit 1 - Enable Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 0 - Software Reset Synchronization Busy\nCLEAR (w) register accessor: Clear\nCONFIG (rw) register accessor: Configuration\nCTRLA (rw) register accessor: Control\nEWCTRL (rw) register accessor: Early Warning Interrupt …\nINTENCLR (rw) register accessor: Interrupt Enable Clear\nINTENSET (rw) register accessor: Interrupt Enable Set\nINTFLAG (rw) register accessor: Interrupt Flag Status and …\nRegister block\nSYNCBUSY (r) register accessor: Synchronization Busy\nClear\n0x0c - Clear\nConfiguration\n0x01 - Configuration\nControl\n0x00 - Control\nEarly Warning Interrupt Control\n0x02 - Early Warning Interrupt Control\nReturns the argument unchanged.\nInterrupt Enable Clear\n0x04 - Interrupt Enable Clear\nInterrupt Enable Set\n0x05 - Interrupt Enable Set\nInterrupt Flag Status and Clear\n0x06 - Interrupt Flag Status and Clear\nCalls <code>U::from(self)</code>.\nSynchronization Busy\n0x08 - Synchronization Busy\nClear\nField <code>CLEAR</code> writer - Watchdog Clear\nWatchdog Clear\n165: Clear Key\nRegister <code>CLEAR</code> writer\nBits 0:7 - Watchdog Clear\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nClear Key\nConfiguration\n7: 1024 clock cycles\n7: 1024 clock cycles\n4: 128 clock cycles\n4: 128 clock cycles\n1: 16 clock cycles\n1: 16 clock cycles\n11: 16384 clock cycles\n11: 16384 clock cycles\n8: 2048 clock cycles\n8: 2048 clock cycles\n5: 256 clock cycles\n5: 256 clock cycles\n2: 32 clock cycles\n2: 32 clock cycles\n9: 4096 clock cycles\n9: 4096 clock cycles\n6: 512 clock cycles\n6: 512 clock cycles\n3: 64 clock cycles\n3: 64 clock cycles\n0: 8 clock cycles\n0: 8 clock cycles\n10: 8192 clock cycles\n10: 8192 clock cycles\nField <code>PER</code> reader - Time-Out Period\nField <code>PER</code> writer - Time-Out Period\nTime-Out Period\nRegister <code>CONFIG</code> reader\nRegister <code>CONFIG</code> writer\nField <code>WINDOW</code> reader - Window Mode Time-Out Period\nField <code>WINDOW</code> writer - Window Mode Time-Out Period\nWindow Mode Time-Out Period\n1024 clock cycles\n1024 clock cycles\n128 clock cycles\n128 clock cycles\n16 clock cycles\n16 clock cycles\n16384 clock cycles\n16384 clock cycles\n2048 clock cycles\n2048 clock cycles\n256 clock cycles\n256 clock cycles\n32 clock cycles\n32 clock cycles\n4096 clock cycles\n4096 clock cycles\n512 clock cycles\n512 clock cycles\n64 clock cycles\n64 clock cycles\n8 clock cycles\n8 clock cycles\n8192 clock cycles\n8192 clock cycles\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n1024 clock cycles\n1024 clock cycles\n128 clock cycles\n128 clock cycles\n16 clock cycles\n16 clock cycles\n16384 clock cycles\n16384 clock cycles\n2048 clock cycles\n2048 clock cycles\n256 clock cycles\n256 clock cycles\n32 clock cycles\n32 clock cycles\n4096 clock cycles\n4096 clock cycles\n512 clock cycles\n512 clock cycles\n64 clock cycles\n64 clock cycles\n8 clock cycles\n8 clock cycles\n8192 clock cycles\n8192 clock cycles\nBits 0:3 - Time-Out Period\nBits 0:3 - Time-Out Period\nGet enumerated values variant\nGet enumerated values variant\nBits 4:7 - Window Mode Time-Out Period\nBits 4:7 - Window Mode Time-Out Period\nField <code>ALWAYSON</code> reader - Always-On\nField <code>ALWAYSON</code> writer - Always-On\nControl\nField <code>ENABLE</code> reader - Enable\nField <code>ENABLE</code> writer - Enable\nRegister <code>CTRLA</code> reader\nRegister <code>CTRLA</code> writer\nField <code>WEN</code> reader - Watchdog Timer Window Mode Enable\nField <code>WEN</code> writer - Watchdog Timer Window Mode Enable\nBit 7 - Always-On\nBit 7 - Always-On\nBit 1 - Enable\nBit 1 - Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - Watchdog Timer Window Mode Enable\nBit 2 - Watchdog Timer Window Mode Enable\n7: 1024 clock cycles\n4: 128 clock cycles\n1: 16 clock cycles\n8: 2048 clock cycles\n5: 256 clock cycles\n2: 32 clock cycles\n9: 4096 clock cycles\n6: 512 clock cycles\n3: 64 clock cycles\n0: 8 clock cycles\n10: 8192 clock cycles\nEarly Warning Interrupt Control\nField <code>EWOFFSET</code> reader - Early Warning Interrupt Time Offset\nField <code>EWOFFSET</code> writer - Early Warning Interrupt Time Offset\nEarly Warning Interrupt Time Offset\nRegister <code>EWCTRL</code> reader\nRegister <code>EWCTRL</code> writer\n1024 clock cycles\n128 clock cycles\n16 clock cycles\n2048 clock cycles\n256 clock cycles\n32 clock cycles\n4096 clock cycles\n512 clock cycles\n64 clock cycles\n8 clock cycles\n8192 clock cycles\nBits 0:3 - Early Warning Interrupt Time Offset\nBits 0:3 - Early Warning Interrupt Time Offset\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\n1024 clock cycles\n128 clock cycles\n16 clock cycles\n2048 clock cycles\n256 clock cycles\n32 clock cycles\n4096 clock cycles\n512 clock cycles\n64 clock cycles\n8 clock cycles\n8192 clock cycles\nGet enumerated values variant\nField <code>EW</code> reader - Early Warning Interrupt Enable\nField <code>EW</code> writer - Early Warning Interrupt Enable\nInterrupt Enable Clear\nRegister <code>INTENCLR</code> reader\nRegister <code>INTENCLR</code> writer\nBit 0 - Early Warning Interrupt Enable\nBit 0 - Early Warning Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>EW</code> reader - Early Warning Interrupt Enable\nField <code>EW</code> writer - Early Warning Interrupt Enable\nInterrupt Enable Set\nRegister <code>INTENSET</code> reader\nRegister <code>INTENSET</code> writer\nBit 0 - Early Warning Interrupt Enable\nBit 0 - Early Warning Interrupt Enable\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>EW</code> reader - Early Warning\nField <code>EW</code> writer - Early Warning\nInterrupt Flag Status and Clear\nRegister <code>INTFLAG</code> reader\nRegister <code>INTFLAG</code> writer\nBit 0 - Early Warning\nBit 0 - Early Warning\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nField <code>ALWAYSON</code> reader - Always-On Synchronization Busy\nField <code>CLEAR</code> reader - Clear Synchronization Busy\nField <code>ENABLE</code> reader - Enable Synchronization Busy\nRegister <code>SYNCBUSY</code> reader\nSynchronization Busy\nField <code>WEN</code> reader - Window Enable Synchronization Busy\nBit 3 - Always-On Synchronization Busy\nBit 4 - Clear Synchronization Busy\nBit 1 - Enable Synchronization Busy\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nBit 2 - Window Enable Synchronization Busy")