# Floating-Point-Half-Precision-Adder-Subtractor (16-bit)

## The adder uses 16-bit barrel shifter for shifting of mantissa

## Made as part of the Course Assignment for CSF342: Computer Architecture

## Collaborators:
1. Jagrit Lodha (2019A3PS0165P)
2. Ishan Garg (2019A7PS0034P)


