and r0, r1, r0
mvn r3, r1
rsb r1, r1, r3, lsr 31
add r0, r0, r1
