<dec f='llvm/llvm/lib/Target/RISCV/RISCV.h' l='35' type='bool llvm::LowerRISCVMachineOperandToMCOperand(const llvm::MachineOperand &amp; MO, llvm::MCOperand &amp; MCOp, const llvm::AsmPrinter &amp; AP)'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp' l='65' u='c' c='_ZNK12_GLOBAL__N_115RISCVAsmPrinter12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='90' ll='130' type='bool llvm::LowerRISCVMachineOperandToMCOperand(const llvm::MachineOperand &amp; MO, llvm::MCOperand &amp; MCOp, const llvm::AsmPrinter &amp; AP)'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='216' u='c' c='_ZN4llvm30LowerRISCVMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERKNS_10AsmPrinterE'/>
