Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

HGCAL-PC::  Thu Dec 29 19:43:50 2022

par -w -intstyle ise -ol high -t 1 drs4_eval5_map.ncd drs4_eval5.ncd
drs4_eval5.pcf 


Constraints file: drs4_eval5.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "drs4_eval5" is an NCD, version 3.2, device xc3s400, package tq144, speed -4
WARNING:ConstraintSystem - The Offset constraint <TIMEGRP "P_I_PADS" OFFSET = IN 20 ns BEFORE COMP "P_I_CLK33";>
   [drs4_eval5.pcf(1372)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.

WARNING:ConstraintSystem - The Offset constraint <TIMEGRP "P_IO_PADS" OFFSET = IN 20 ns BEFORE COMP "P_I_CLK33";>
   [drs4_eval5.pcf(1373)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2013-10-13".


Device Utilization Summary:

   Number of BUFGMUXs                        6 out of 8      75%
   Number of DCMs                            2 out of 4      50%
   Number of External DIFFMs                 1 out of 46      2%
      Number of LOCed DIFFMs                 1 out of 1     100%

   Number of External DIFFSs                 1 out of 50      2%
      Number of LOCed DIFFSs                 1 out of 1     100%

   Number of External IOBs                  89 out of 97     91%
      Number of LOCed IOBs                  82 out of 89     92%

   Number of RAMB16s                        16 out of 16    100%
   Number of Slices                       3582 out of 3584   99%
      Number of SLICEMs                    290 out of 1792   16%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4094dba4) REAL time: 2 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: P_IO_PMC_USR(49)
   	 Comp: P_IO_PMC_USR(47)
   	 Comp: P_IO_PMC_USR(43)
   	 Comp: P_IO_PMC_USR(38)
   	 Comp: P_IO_PMC_USR(36)
   	 Comp: P_IO_PMC_USR(34)
   	 Comp: P_IO_PMC_USR(32)

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: P_IO_PMC_USR(0)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(2)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(4)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(6)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(8)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(10)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(12)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(14)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(16)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(18)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(20)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(22)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(24)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(26)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(28)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(29)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(30)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(31)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(32)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(33)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(34)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(35)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(36)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(37)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(38)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(39)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(40)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(41)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(42)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(43)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(47)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(48)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(49)   IOSTANDARD = LVCMOS33
   	 Comp: P_IO_PMC_USR(50)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(51)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(52)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(53)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(56)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(58)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(60)   IOSTANDARD = LVCMOS25
   	 Comp: P_IO_PMC_USR(62)   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 89 IOs, 82 are locked and 7 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:4094dba4) REAL time: 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4094dba4) REAL time: 2 secs 

WARNING:Place:414 - The input design contains local clock signal(s). To get a better result, we recommend users run map
   with the "-timing" option set before starting the placement.
Phase 4.2  Initial Clock and IO Placement
......
......................
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /
   clock site pair. The clock component <P_I_ATRG3_IBUF_BUFG> is placed at site <BUFGMUX1>. The IO component <P_I_ATRG3>
   is placed at site <P60>.  This will not allow the use of the fast path between the IO and the Clock buffer. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <P_I_ATRG3.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /
   clock site pair. The clock component <clocks_inst_bufg_clk33_i> is placed at site <BUFGMUX3>. The IO component
   <P_I_CLK33> is placed at site <P40>.  This will not allow the use of the fast path between the IO and the Clock
   buffer. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <P_I_CLK33.PAD>
   allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that
   this error condition be corrected in the design.
Phase 4.2  Initial Clock and IO Placement (Checksum:bfa55a5e) REAL time: 3 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bfa55a5e) REAL time: 3 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:3ab2785) REAL time: 3 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b5609dc8) REAL time: 3 secs 

Phase 8.8  Global Placement
..
..................................................................................................
................................................
..................
Phase 8.8  Global Placement (Checksum:97535d55) REAL time: 7 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:97535d55) REAL time: 7 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:4bf801dd) REAL time: 9 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4bf801dd) REAL time: 9 secs 

Total REAL time to Placer completion: 9 secs 
Total CPU  time to Placer completion: 9 secs 
Writing design to file drs4_eval5.ncd



Starting Router


Phase  1  : 19265 unrouted;      REAL time: 10 secs 

Phase  2  : 17880 unrouted;      REAL time: 10 secs 

Phase  3  : 9352 unrouted;      REAL time: 11 secs 

Phase  4  : 9352 unrouted; (Setup:0, Hold:17118, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:2211, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: drs4_eval5.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:2211, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:2211, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:2211, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:2211, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
WARNING:Route:455 - CLK Net:P_I_ATRG1_IBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:P_I_ATRG2_IBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:P_I_ATRG4_IBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:P_IO_ECLK_IN_IBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:P_I_CLK33_IBUFG may have excessive skew because 
      8 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:global_reset may have excessive skew because 
      0 CLK pins and 144 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:P_IO_ETRG_OUT_OBUF may have excessive skew because 
      1 CLK pins and 16 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   drs_dpram/I_CLK_B |      BUFGMUX4| No   |  928 |  0.061     |  1.075      |
+---------------------+--------------+------+------+------------+-------------+
|         clk33_nodll |      BUFGMUX3| No   |    6 |  0.019     |  1.033      |
+---------------------+--------------+------+------+------------+-------------+
|   app_drs_hard_trig |      BUFGMUX0| No   |   36 |  0.020     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|      P_I_ATRG3_IBUF |      BUFGMUX1| No   |   47 |  0.020     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|   drs_dpram/I_CLK_A |      BUFGMUX5| No   |   34 |  0.020     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|        global_reset |         Local|      |  339 |  0.000     |  3.162      |
+---------------------+--------------+------+------+------------+-------------+
|  P_IO_ETRG_OUT_OBUF |         Local|      |   17 |  0.000     |  2.652      |
+---------------------+--------------+------+------+------------+-------------+
|      P_I_ATRG1_IBUF |         Local|      |   36 |  0.635     |  3.270      |
+---------------------+--------------+------+------+------------+-------------+
|      P_I_ATRG2_IBUF |         Local|      |   36 |  0.677     |  3.309      |
+---------------------+--------------+------+------+------------+-------------+
|      P_I_ATRG4_IBUF |         Local|      |   36 |  0.276     |  3.154      |
+---------------------+--------------+------+------+------------+-------------+
|   P_IO_ECLK_IN_IBUF |         Local|      |   36 |  0.591     |  3.268      |
+---------------------+--------------+------+------+------------+-------------+
|     P_I_CLK33_IBUFG |         Local|      |    9 |  1.799     |  5.700      |
+---------------------+--------------+------+------+------------+-------------+
|     app_drs_trigger |         Local|      |    1 |  0.000     |  3.070      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clocks_clk33_tmp = PERIOD TIMEGRP "clo | SETUP       |     2.850ns|    26.300ns|       0|           0
  cks_clk33_tmp" TS_P_I_CLK33 HIGH 50%      | HOLD        |     0.750ns|            |       0|           0
      INPUT_JITTER 0.1 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "P_IO_PADS" OFFSET = OUT 22 ns AF | MAXDELAY    |     5.012ns|    16.988ns|       0|           0
  TER COMP "P_I_CLK33"                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP | SETUP       |     5.719ns|    10.281ns|       0|           0
   "clocks_clk66_dcm1_tmp" TS_P_I_CLK33     | HOLD        |     1.024ns|            |       0|           0
       / 2 HIGH 50% INPUT_JITTER 0.1 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "P_O_PADS" OFFSET = OUT 22 ns AFT | MAXDELAY    |     7.362ns|    14.638ns|       0|           0
  ER COMP "P_I_CLK33"                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "P_IO_PADS" OFFSET = IN 20 ns BEF | SETUP       |     8.840ns|    11.160ns|       0|           0
  ORE COMP "P_I_CLK33"                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_P_I_CLK33 = PERIOD TIMEGRP "P_I_CLK33" | SETUP       |    19.724ns|    12.276ns|       0|           0
   32 ns HIGH 50% INPUT_JITTER 0.1 ns       | HOLD        |     0.798ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "P_I_PADS" OFFSET = IN 20 ns BEFO | SETUP       |    17.186ns|     2.814ns|       0|           0
  RE COMP "P_I_CLK33"                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_I_MMCX_path" TIG             | SETUP       |         N/A|    18.117ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_O_LED_path" TIG              | MAXDELAY    |         N/A|     8.395ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_O_ADCCLK_path" TIG           | MAXDELAY    |         N/A|     4.810ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_P_I_CLK33
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_P_I_CLK33                   |     32.000ns|     12.276ns|     26.300ns|            0|            0|         1688|        35921|
| TS_clocks_clk33_tmp           |     32.000ns|     26.300ns|          N/A|            0|            0|        34656|            0|
| TS_clocks_clk66_dcm1_tmp      |     16.000ns|     10.281ns|          N/A|            0|            0|         1265|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  347 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 14
Number of info messages: 2

Writing design to file drs4_eval5.ncd



PAR done!
