/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file gemm_strided_batched_kernel.cpp
 * \brief Strided Batched GEMM (FP32) kernels for ascend950 (DAV_3510) via the Blaze tensor_api path.
 *        GEMM kernel   (AIC, tensor_api) - C^T = op(B)^T op(A)^T -> C_i (fast) or workspace temp (general)
 *        Combine kernel (AIV, SIMD-membase) - C_i = alpha * temp + beta * C_i
 *        Beta-scale kernel (AIV, SIMD-membase) - C_i = beta * C_i in place (only-scale path)
 *
 * All GEMM data movement and matrix multiply use AscendC::Te CopyAtom / MmadAtom (GM -> L1 -> L0 ->
 * MMAD -> L0C -> GM). The GEMM kernel is a direct adaptation of the arch35-validated Blaze FP32 GEMM in
 * blas/trmm/arch35/strmm_kernel.cpp (strmm_gemm_kernel): the triangular side/uplo/diag/mirror logic is
 * removed and column-major NDExt/DNExt dispatch is added for the four transpose combinations.
 */

#include <cstdint>

#include "kernel_operator.h"
#include "simt_api/asc_simt.h"
#include "tensor_api/tensor.h"
#include "cann_ops_blas_common.h"
#include "common/helper/kernel_constant.h"
#define KERNEL_UTILS_LITE
#include "common/helper/kernel_utils.h"
#include "gemm_strided_batched_kernel.h"

using namespace AscendC::Te;

namespace {
constexpr int64_t GEMM_SB_L0A_SIZE = 64 * 1024;
constexpr uint16_t GEMM_SB_PIPE_FLAG = 0;
constexpr uint32_t GEMM_SB_FINAL_ACCUMULATION = 3;
constexpr uint32_t GEMM_SB_NON_FINAL_ACCUMULATION = 2;

constexpr uint64_t GEMM_SB_L1_SIZE = 512 * 1024;
constexpr uint64_t GEMM_SB_FP32_C0 = 8;
constexpr uint64_t GEMM_SB_FRACTAL = 16;
constexpr uint64_t GEMM_SB_L0C_C0 = 16;
constexpr uint64_t GEMM_SB_L1_BUF_NUM = 2;
constexpr uint64_t GEMM_SB_L1_BUF_MASK = GEMM_SB_L1_BUF_NUM - 1;
constexpr uint64_t GEMM_SB_HALF_L0_SIZE = GEMM_SB_L0A_SIZE / 2;

constexpr uint32_t GEMM_SB_VEC_BLOCK = 8; // 32B / sizeof(float): FP32 elements per aligned block
} // namespace

// ================================================================================
// GEMM kernel (AIC, tensor_api). Adapted from strmm_gemm_kernel: GM -> L1 (NZ/ZN) -> L0A/L0B ->
// Mmad -> L0C -> GM (Fixpipe). transLeft/transRight select the GM LayoutPtn (NDExt / DNExt); the
// L1 destination stays NZ (left) / ZN (right) and the routing auto-dispatches ND2Nz/DN2Nz/ND2Zn/DN2Zn.
// ================================================================================

template <typename TensorGM, typename TensorL1>
__aicore__ inline void GemmSbCopyGM2L1(
    TensorGM gmTensor, TensorL1 tensorL1,
    uint64_t off0, uint64_t off1, uint64_t dim0, uint64_t dim1)
{
    auto gmBlock = gmTensor.Slice(MakeCoord(off0, off1), MakeShape(dim0, dim1));
    auto copyGM2L1 = MakeCopy(CopyGM2L1{});
    Copy(copyGM2L1, tensorL1, gmBlock);
}

template <typename TensorAL1, typename TensorBL1>
__aicore__ inline void GemmSbL0MmadLoop(
    TensorAL1 tensorAL1, TensorBL1 tensorBL1,
    uint64_t curML1, uint64_t curKL1, uint64_t nL0,
    uint64_t kL1Iter, uint64_t iter0, uint64_t baseK,
    uint64_t& l0PingPong)
{
    using T = float;
    uint64_t kL0Iter = CeilDiv<uint64_t>(curKL1, baseK);
    for (uint64_t iter1 = 0; iter1 < kL0Iter; ++iter1) {
        uint64_t kL0Offset = iter1 * baseK;
        uint64_t curKL0 = (kL0Offset + baseK > curKL1) ? (curKL1 - kL0Offset) : baseK;
        uint64_t l0BufId = l0PingPong & 0x1;
        uint64_t l0Offset = GEMM_SB_HALF_L0_SIZE * l0BufId;
        AscendC::WaitFlag<AscendC::HardEvent::M_MTE1>(l0BufId);
        auto layoutAL0 = MakeFrameLayout<NZLayoutPtn, AscendC::Std::Int<GEMM_SB_FP32_C0>>(curML1, curKL0);
        auto tensorAL0 = MakeTensor(MakeMemPtr<Location::L0A, T>(l0Offset), layoutAL0);
        auto tensorBlockAL1 = tensorAL1.Slice(MakeCoord(0, kL0Offset), MakeShape(curML1, curKL0));
        Copy(MakeCopy(CopyL12L0A{}), tensorAL0, tensorBlockAL1);
        auto layoutBL0 = MakeFrameLayout<ZNLayoutPtn, AscendC::Std::Int<GEMM_SB_FP32_C0>>(curKL0, nL0);
        auto tensorBL0 = MakeTensor(MakeMemPtr<Location::L0B, T>(l0Offset), layoutBL0);
        auto tensorBlockBL1 = tensorBL1.Slice(MakeCoord(kL0Offset, 0), MakeShape(curKL0, nL0));
        Copy(MakeCopy(CopyL12L0B{}), tensorBL0, tensorBlockBL1);
        AscendC::SetFlag<AscendC::HardEvent::MTE1_M>(l0BufId);
        AscendC::WaitFlag<AscendC::HardEvent::MTE1_M>(l0BufId);
        bool isLastK = (iter0 + 1 == kL1Iter) && (iter1 + 1 == kL0Iter);
        bool isFirstK = (iter0 == 0 && iter1 == 0);
        uint8_t unitFlag = isLastK ? GEMM_SB_FINAL_ACCUMULATION : GEMM_SB_NON_FINAL_ACCUMULATION;
        MmadParams mmadParams{
            static_cast<uint16_t>(curML1), static_cast<uint16_t>(nL0),
            static_cast<uint16_t>(curKL0), unitFlag, isFirstK};
        auto layoutL0C = MakeFrameLayout<NZLayoutPtn, AscendC::Std::Int<GEMM_SB_L0C_C0>>(curML1, nL0);
        auto tensorL0C = MakeTensor(MakeMemPtr<Location::L0C, float>(0), layoutL0C);
        Mmad(MmadAtom<MmadTraits<MmadOperation>>{}.with(mmadParams),
            tensorL0C, tensorAL0, tensorBL0);
        AscendC::SetFlag<AscendC::HardEvent::M_MTE1>(l0BufId);
        l0PingPong++;
    }
}

template <typename TensorLeft, typename TensorRight, typename TensorAL1, typename TensorBL1>
__aicore__ inline void GemmSbProcessKChunk(
    TensorLeft gmLeftTensor, TensorRight gmRightTensor,
    TensorAL1 tensorAL1, TensorBL1 tensorBL1,
    uint64_t l1BufId,
    uint64_t mOff, uint64_t nOff, uint64_t kOff, uint64_t curK,
    uint64_t mL0, uint64_t nL0,
    uint64_t kL1Iter, uint64_t iter0, uint64_t baseK,
    uint64_t& l0PingPong)
{
    AscendC::WaitFlag<AscendC::HardEvent::MTE1_MTE2>(l1BufId);
    GemmSbCopyGM2L1(gmLeftTensor, tensorAL1, mOff, kOff, mL0, curK);
    GemmSbCopyGM2L1(gmRightTensor, tensorBL1, kOff, nOff, curK, nL0);
    AscendC::SetFlag<AscendC::HardEvent::MTE2_MTE1>(l1BufId);
    AscendC::WaitFlag<AscendC::HardEvent::MTE2_MTE1>(l1BufId);
    GemmSbL0MmadLoop(tensorAL1, tensorBL1, mL0, curK, nL0, kL1Iter, iter0, baseK, l0PingPong);
    AscendC::SetFlag<AscendC::HardEvent::MTE1_MTE2>(l1BufId);
}

template <typename TensorLeft, typename TensorRight>
__aicore__ inline void GemmSbProcessKChunks(
    TensorLeft gmLeftTensor, TensorRight gmRightTensor,
    uint32_t kEff, uint32_t tileKChunk, uint64_t kL1Iter, uint64_t baseK,
    uint64_t mOff, uint64_t nOff, uint64_t mL0, uint64_t nL0,
    uint64_t& abL1LoopCnt, uint64_t& l0PingPong)
{
    using T = float;
    for (uint32_t kOff = 0; kOff < kEff; kOff += tileKChunk) {
        uint32_t curK = Min<uint32_t>(tileKChunk, kEff - kOff);
        uint64_t l1BufId = abL1LoopCnt & GEMM_SB_L1_BUF_MASK;
        uint64_t l1OffsetA = l1BufId * (GEMM_SB_L1_SIZE / GEMM_SB_L1_BUF_NUM);
        uint64_t aSideL1Size = RoundUp<uint64_t>(mL0, GEMM_SB_FRACTAL) * RoundUp<uint64_t>(curK, GEMM_SB_FP32_C0);
        uint64_t l1OffsetB = l1OffsetA + aSideL1Size * sizeof(T);
        auto tensorAL1 = MakeTensor(MakeMemPtr<Location::L1, T>(l1OffsetA),
            MakeFrameLayout<NZLayoutPtn, AscendC::Std::Int<GEMM_SB_FP32_C0>>(mL0, curK));
        auto tensorBL1 = MakeTensor(MakeMemPtr<Location::L1, T>(l1OffsetB),
            MakeFrameLayout<ZNLayoutPtn, AscendC::Std::Int<GEMM_SB_FP32_C0>>(curK, nL0));
        GemmSbProcessKChunk(gmLeftTensor, gmRightTensor, tensorAL1, tensorBL1, l1BufId,
            mOff, nOff, kOff, curK, mL0, nL0, kL1Iter, kOff / tileKChunk, baseK, l0PingPong);
        abL1LoopCnt++;
    }
}

template <typename TensorOut>
__aicore__ inline void GemmSbCopyOutL0C2GM(
    TensorOut gmOutTensor, uint64_t mOff, uint64_t nOff, uint64_t mL0, uint64_t nL0)
{
    auto gmBlockC = gmOutTensor.Slice(MakeCoord(mOff, nOff), MakeShape(mL0, nL0));
    auto tensorL0C = MakeTensor(MakeMemPtr<Location::L0C, float>(0),
        MakeFrameLayout<NZLayoutPtn, AscendC::Std::Int<GEMM_SB_L0C_C0>>(mL0, nL0));
    MakeCopy(CopyL0C2GM{}).Call(gmBlockC, tensorL0C, FixpipeParams{GEMM_SB_FINAL_ACCUMULATION});
}

template <typename TensorLeft, typename TensorRight, typename TensorOut>
__aicore__ inline void GemmSbProcessTile(
    TensorLeft gmLeftTensor, TensorRight gmRightTensor, TensorOut gmOutTensor,
    uint32_t kEff, uint32_t tileKChunk, uint64_t kL1Iter, uint64_t baseK,
    uint32_t mStart, uint32_t mEnd, uint32_t nStart, uint32_t nEnd,
    uint32_t tileM, uint32_t tileN,
    uint64_t& abL1LoopCnt, uint64_t& l0PingPong)
{
    for (uint32_t mOff = mStart; mOff < mEnd; mOff += tileM) {
        uint32_t curTileM = Min<uint32_t>(tileM, mEnd - mOff);
        for (uint32_t nOff = nStart; nOff < nEnd; nOff += tileN) {
            uint32_t curTileN = Min<uint32_t>(tileN, nEnd - nOff);
            AscendC::WaitFlag<AscendC::HardEvent::FIX_M>(GEMM_SB_PIPE_FLAG);
            GemmSbProcessKChunks(gmLeftTensor, gmRightTensor,
                kEff, tileKChunk, kL1Iter, baseK,
                mOff, nOff, curTileM, curTileN, abL1LoopCnt, l0PingPong);
            AscendC::SetFlag<AscendC::HardEvent::M_FIX>(GEMM_SB_PIPE_FLAG);
            AscendC::WaitFlag<AscendC::HardEvent::M_FIX>(GEMM_SB_PIPE_FLAG);
            GemmSbCopyOutL0C2GM(gmOutTensor, mOff, nOff, curTileM, curTileN);
            AscendC::SetFlag<AscendC::HardEvent::FIX_M>(GEMM_SB_PIPE_FLAG);
        }
    }
}

// GM Layout pattern selection based on transpose flags.
// NDExtLayoutPtn(rows, leadingDim): row-major, dim0=rows, dim1=leadingDim(stride per row).
// DNExtLayoutPtn(leadingDim, cols): column-major, dim0=leadingDim(stride per col)=rows, dim1=cols.
// Left matrix is (mEff, kEff); Right matrix is (kEff, nEff).
//   - transLeft=0 (NN/TN):  left=B^T(mEff,kEff) row-major -> NDExtLayoutPtn(mEff, ldLeft)
//   - transLeft=1 (NT/TT):  left=B(mEff,kEff) col-major   -> DNExtLayoutPtn(ldLeft, kEff)
//   - transRight=0 (NN/NT): right=A^T(kEff,nEff) row-major -> NDExtLayoutPtn(kEff, ldRight)
//   - transRight=1 (TN/TT): right=A(kEff,nEff) col-major   -> DNExtLayoutPtn(ldRight, nEff)
template <bool TRANS_LEFT, bool TRANS_RIGHT>
__aicore__ inline void GemmSbGemmCompute(
    GM_ADDR gmLeft, GM_ADDR gmRight, GM_ADDR gmOut, const GemmSbGemmTilingData& tiling)
{
    using T = float;
    using LeftPtn = AscendC::Std::conditional_t<TRANS_LEFT, DNExtLayoutPtn, NDExtLayoutPtn>;
    using RightPtn = AscendC::Std::conditional_t<TRANS_RIGHT, DNExtLayoutPtn, NDExtLayoutPtn>;

    uint64_t leftDim0 = TRANS_LEFT ? tiling.ldLeft : tiling.mEff;
    uint64_t leftDim1 = TRANS_LEFT ? tiling.kEff : tiling.ldLeft;
    uint64_t rightDim0 = TRANS_RIGHT ? tiling.ldRight : tiling.kEff;
    uint64_t rightDim1 = TRANS_RIGHT ? tiling.nEff : tiling.ldRight;

    auto gmLeftTensor = MakeTensor(
        MakeMemPtr<Location::GM>(reinterpret_cast<__gm__ float*>(gmLeft)),
        MakeFrameLayout<LeftPtn>(leftDim0, leftDim1));
    auto gmRightTensor = MakeTensor(
        MakeMemPtr<Location::GM>(reinterpret_cast<__gm__ float*>(gmRight)),
        MakeFrameLayout<RightPtn>(rightDim0, rightDim1));
    auto gmOutTensor = MakeTensor(
        MakeMemPtr<Location::GM>(reinterpret_cast<__gm__ float*>(gmOut)),
        MakeFrameLayout<NDExtLayoutPtn>(tiling.mEff, tiling.ldC));

    uint32_t divM = CeilDiv<uint32_t>(tiling.mEff, tiling.singleCoreM);
    uint32_t divN = CeilDiv<uint32_t>(tiling.nEff, tiling.singleCoreN);
    uint64_t totalTiles = static_cast<uint64_t>(divM) * static_cast<uint64_t>(divN);
    AscendC::SetFlag<AscendC::HardEvent::MTE1_MTE2>(0);
    AscendC::SetFlag<AscendC::HardEvent::MTE1_MTE2>(1);
    AscendC::SetFlag<AscendC::HardEvent::M_MTE1>(0);
    AscendC::SetFlag<AscendC::HardEvent::M_MTE1>(1);
    AscendC::SetFlag<AscendC::HardEvent::FIX_M>(GEMM_SB_PIPE_FLAG);
    uint64_t l0PingPong = 0;
    uint64_t abL1LoopCnt = 0;
    uint64_t kL1Iter = CeilDiv<uint64_t>(tiling.kEff, tiling.tileKChunk);
    for (uint64_t tileIdx = AscendC::GetBlockIdx(); tileIdx < totalTiles; tileIdx += AscendC::GetBlockNum()) {
        uint64_t coreIdxM = tileIdx / divN;
        uint64_t coreIdxN = tileIdx % divN;
        if (coreIdxM % 2 == 1) {
            coreIdxN = divN - 1 - coreIdxN;
        }
        uint32_t mStart = coreIdxM * tiling.singleCoreM;
        uint32_t nStart = coreIdxN * tiling.singleCoreN;
        GemmSbProcessTile(gmLeftTensor, gmRightTensor, gmOutTensor,
            tiling.kEff, tiling.tileKChunk, kL1Iter, tiling.baseK,
            mStart, Min<uint32_t>(mStart + tiling.singleCoreM, tiling.mEff),
            nStart, Min<uint32_t>(nStart + tiling.singleCoreN, tiling.nEff),
            tiling.tileM, tiling.tileN, abL1LoopCnt, l0PingPong);
    }
    AscendC::WaitFlag<AscendC::HardEvent::MTE1_MTE2>(0);
    AscendC::WaitFlag<AscendC::HardEvent::MTE1_MTE2>(1);
    AscendC::WaitFlag<AscendC::HardEvent::M_MTE1>(0);
    AscendC::WaitFlag<AscendC::HardEvent::M_MTE1>(1);
    AscendC::WaitFlag<AscendC::HardEvent::FIX_M>(GEMM_SB_PIPE_FLAG);
}

extern "C" __global__ __aicore__ void gemm_sb_gemm_kernel(
    GM_ADDR gmLeft, GM_ADDR gmRight, GM_ADDR gmOut, const GemmSbGemmTilingData tiling)
{
    KERNEL_TASK_TYPE_DEFAULT(KERNEL_TYPE_AIC_ONLY);
    // Dispatch transpose combinations: transLeft/transRight select NDExt vs DNExt GM Layout pattern.
    // DNExt second parameter is the matrix column count (kEff for left, nEff for right).
    if (tiling.transLeft != 0) {
        if (tiling.transRight != 0) {
            GemmSbGemmCompute<true, true>(gmLeft, gmRight, gmOut, tiling);
        } else {
            GemmSbGemmCompute<true, false>(gmLeft, gmRight, gmOut, tiling);
        }
    } else {
        if (tiling.transRight != 0) {
            GemmSbGemmCompute<false, true>(gmLeft, gmRight, gmOut, tiling);
        } else {
            GemmSbGemmCompute<false, false>(gmLeft, gmRight, gmOut, tiling);
        }
    }
}

void gemm_sb_gemm_kernel_do(
    uint32_t numBlocks, void* stream, GM_ADDR gmLeft, GM_ADDR gmRight, GM_ADDR gmOut,
    const GemmSbGemmTilingData& tiling)
{
    gemm_sb_gemm_kernel<<<numBlocks, nullptr, stream>>>(gmLeft, gmRight, gmOut, tiling);
}

// ================================================================================
// Combine kernel (AIV, SIMD-membase). C_i = alpha * temp + beta * C_i.
// temp holds C^T (row-major, row stride tempRowStride): column j of C maps to the contiguous m-element
// run temp[j*tempRowStride .. +m). Column j of C is the contiguous run C[j*ldc .. +m). Columns are
// partitioned across cores; each column is processed in tileLen chunks with DataCopyPad for the tail.
// ================================================================================

using namespace AscendC;

constexpr uint32_t GEMM_SB_COMBINE_BUF_NUM = 2;

__aicore__ inline void GsbPartitionColumns(uint32_t n, uint32_t coreNum, uint32_t blockIdx,
    uint32_t& colStart, uint32_t& colEnd)
{
    if (coreNum == 0) {
        colStart = 0;
        colEnd = 0;
        return;
    }
    uint32_t baseCols = n / coreNum;
    uint32_t remainder = n % coreNum;
    if (blockIdx < remainder) {
        colStart = blockIdx * (baseCols + 1);
        colEnd = colStart + baseCols + 1;
    } else {
        colStart = remainder * (baseCols + 1) + (blockIdx - remainder) * baseCols;
        colEnd = colStart + baseCols;
    }
}

class GemmSbCombineAIV {
public:
    __aicore__ inline GemmSbCombineAIV() {}
    __aicore__ inline void Init(GM_ADDR temp, GM_ADDR cOrig, GM_ADDR cOut,
        const GemmSbCombineTilingData& tiling, TPipe* pipe);
    __aicore__ inline void Process();

private:
    __aicore__ inline void ProcessColumnTile(uint64_t tempOffset, uint64_t cOffset, uint32_t count);

    GlobalTensor<float> tempGM_;
    GlobalTensor<float> cOrigGM_;
    GlobalTensor<float> cOutGM_;
    TQue<TPosition::VECIN, GEMM_SB_COMBINE_BUF_NUM> tempQue_;
    TQue<TPosition::VECIN, GEMM_SB_COMBINE_BUF_NUM> cInQue_;
    TQue<TPosition::VECOUT, GEMM_SB_COMBINE_BUF_NUM> outQue_;
    float alpha_;
    float beta_;
    uint32_t hasBeta_;
    uint32_t m_;
    uint32_t ldc_;
    uint32_t tempRowStride_;
    uint32_t tileLen_;
    uint32_t colStart_;
    uint32_t colEnd_;
};

__aicore__ inline void GemmSbCombineAIV::Init(GM_ADDR temp, GM_ADDR cOrig, GM_ADDR cOut,
    const GemmSbCombineTilingData& tiling, TPipe* pipe)
{
    alpha_ = tiling.alpha;
    beta_ = tiling.beta;
    hasBeta_ = tiling.hasBeta;
    m_ = tiling.m;
    ldc_ = tiling.ldc;
    tempRowStride_ = tiling.tempRowStride;
    tileLen_ = tiling.tileLen;

    uint32_t blockIdx = GetBlockIdx();
    GsbPartitionColumns(tiling.n, tiling.usedAivCoreNum, blockIdx, colStart_, colEnd_);

    uint64_t tempTotal = static_cast<uint64_t>(tiling.n) * static_cast<uint64_t>(tempRowStride_);
    uint64_t cTotal = static_cast<uint64_t>(tiling.n) * static_cast<uint64_t>(ldc_);
    tempGM_.SetGlobalBuffer(reinterpret_cast<__gm__ float*>(temp), tempTotal);
    cOrigGM_.SetGlobalBuffer(reinterpret_cast<__gm__ float*>(cOrig), cTotal);
    cOutGM_.SetGlobalBuffer(reinterpret_cast<__gm__ float*>(cOut), cTotal);

    uint32_t bufBytes = tileLen_ * sizeof(float);
    pipe->InitBuffer(tempQue_, GEMM_SB_COMBINE_BUF_NUM, bufBytes);
    pipe->InitBuffer(cInQue_, GEMM_SB_COMBINE_BUF_NUM, bufBytes);
    pipe->InitBuffer(outQue_, GEMM_SB_COMBINE_BUF_NUM, bufBytes);
}

__aicore__ inline void GemmSbCombineAIV::ProcessColumnTile(uint64_t tempOffset, uint64_t cOffset, uint32_t count)
{
    uint32_t aligned = (count / GEMM_SB_VEC_BLOCK) * GEMM_SB_VEC_BLOCK;
    uint32_t tail = count - aligned;

    LocalTensor<float> tempLocal = tempQue_.AllocTensor<float>();
    if (aligned > 0) {
        DataCopy(tempLocal, tempGM_[tempOffset], aligned);
    }
    if (tail > 0) {
        uint8_t paddingNum = static_cast<uint8_t>(GEMM_SB_VEC_BLOCK - tail);
        DataCopyExtParams copyParams{1, static_cast<uint32_t>(tail * sizeof(float)), 0, 0, 0};
        DataCopyPadExtParams<float> padParams{true, 0, paddingNum, 0.0f};
        DataCopyPad(tempLocal[aligned], tempGM_[tempOffset + aligned], copyParams, padParams);
    }
    tempQue_.EnQue(tempLocal);
    tempLocal = tempQue_.DeQue<float>();

    LocalTensor<float> outLocal = outQue_.AllocTensor<float>();
    Muls(outLocal, tempLocal, alpha_, static_cast<int32_t>(count));
    tempQue_.FreeTensor(tempLocal);

    if (hasBeta_ != 0) {
        LocalTensor<float> cLocal = cInQue_.AllocTensor<float>();
        if (aligned > 0) {
            DataCopy(cLocal, cOrigGM_[cOffset], aligned);
        }
        if (tail > 0) {
            uint8_t paddingNum = static_cast<uint8_t>(GEMM_SB_VEC_BLOCK - tail);
            DataCopyExtParams copyParams{1, static_cast<uint32_t>(tail * sizeof(float)), 0, 0, 0};
            DataCopyPadExtParams<float> padParams{true, 0, paddingNum, 0.0f};
            DataCopyPad(cLocal[aligned], cOrigGM_[cOffset + aligned], copyParams, padParams);
        }
        cInQue_.EnQue(cLocal);
        cLocal = cInQue_.DeQue<float>();
        Muls(cLocal, cLocal, beta_, static_cast<int32_t>(count));
        Add(outLocal, outLocal, cLocal, static_cast<int32_t>(count));
        cInQue_.FreeTensor(cLocal);
    }

    outQue_.EnQue(outLocal);
    outLocal = outQue_.DeQue<float>();
    if (aligned > 0) {
        DataCopy(cOutGM_[cOffset], outLocal, aligned);
    }
    if (tail > 0) {
        DataCopyExtParams copyParams{1, static_cast<uint32_t>(tail * sizeof(float)), 0, 0, 0};
        DataCopyPad(cOutGM_[cOffset + aligned], outLocal[aligned], copyParams);
    }
    outQue_.FreeTensor(outLocal);
}

__aicore__ inline void GemmSbCombineAIV::Process()
{
    for (uint32_t col = colStart_; col < colEnd_; ++col) {
        uint64_t tempColBase = static_cast<uint64_t>(col) * static_cast<uint64_t>(tempRowStride_);
        uint64_t cColBase = static_cast<uint64_t>(col) * static_cast<uint64_t>(ldc_);
        for (uint32_t off = 0; off < m_; off += tileLen_) {
            uint32_t count = Min<uint32_t>(tileLen_, m_ - off);
            ProcessColumnTile(tempColBase + off, cColBase + off, count);
        }
    }
}

extern "C" __global__ __aicore__ void gemm_sb_combine_kernel(
    GM_ADDR gmTemp, GM_ADDR gmCOrig, GM_ADDR gmCOut, const GemmSbCombineTilingData tiling)
{
    KERNEL_TASK_TYPE_DEFAULT(KERNEL_TYPE_AIV_ONLY);
    TPipe pipe;
    GemmSbCombineAIV op;
    op.Init(gmTemp, gmCOrig, gmCOut, tiling, &pipe);
    op.Process();
}

void gemm_sb_combine_kernel_do(
    uint32_t numBlocks, void* stream, GM_ADDR gmTemp, GM_ADDR gmCOrig, GM_ADDR gmCOut,
    const GemmSbCombineTilingData& tiling)
{
    gemm_sb_combine_kernel<<<numBlocks, nullptr, stream>>>(gmTemp, gmCOrig, gmCOut, tiling);
}

// ================================================================================
// Beta-scale kernel (AIV, SIMD-membase). C_i = beta * C_i in place (only-scale path, generic beta).
// Columns are partitioned across cores; each column of C is the contiguous run C[j*ldc .. +m).
// ================================================================================

class GemmSbBetaScaleAIV {
public:
    __aicore__ inline GemmSbBetaScaleAIV() {}
    __aicore__ inline void Init(GM_ADDR c, const GemmSbCombineTilingData& tiling, TPipe* pipe);
    __aicore__ inline void Process();

private:
    __aicore__ inline void ProcessColumnTile(uint64_t cOffset, uint32_t count);

    GlobalTensor<float> cGM_;
    TQue<TPosition::VECIN, GEMM_SB_COMBINE_BUF_NUM> inQue_;
    TQue<TPosition::VECOUT, GEMM_SB_COMBINE_BUF_NUM> outQue_;
    float beta_;
    uint32_t m_;
    uint32_t ldc_;
    uint32_t tileLen_;
    uint32_t colStart_;
    uint32_t colEnd_;
};

__aicore__ inline void GemmSbBetaScaleAIV::Init(GM_ADDR c, const GemmSbCombineTilingData& tiling, TPipe* pipe)
{
    beta_ = tiling.beta;
    m_ = tiling.m;
    ldc_ = tiling.ldc;
    tileLen_ = tiling.tileLen;

    uint32_t blockIdx = GetBlockIdx();
    GsbPartitionColumns(tiling.n, tiling.usedAivCoreNum, blockIdx, colStart_, colEnd_);

    uint64_t cTotal = static_cast<uint64_t>(tiling.n) * static_cast<uint64_t>(ldc_);
    cGM_.SetGlobalBuffer(reinterpret_cast<__gm__ float*>(c), cTotal);

    uint32_t bufBytes = tileLen_ * sizeof(float);
    pipe->InitBuffer(inQue_, GEMM_SB_COMBINE_BUF_NUM, bufBytes);
    pipe->InitBuffer(outQue_, GEMM_SB_COMBINE_BUF_NUM, bufBytes);
}

__aicore__ inline void GemmSbBetaScaleAIV::ProcessColumnTile(uint64_t cOffset, uint32_t count)
{
    uint32_t aligned = (count / GEMM_SB_VEC_BLOCK) * GEMM_SB_VEC_BLOCK;
    uint32_t tail = count - aligned;

    LocalTensor<float> inLocal = inQue_.AllocTensor<float>();
    if (aligned > 0) {
        DataCopy(inLocal, cGM_[cOffset], aligned);
    }
    if (tail > 0) {
        uint8_t paddingNum = static_cast<uint8_t>(GEMM_SB_VEC_BLOCK - tail);
        DataCopyExtParams copyParams{1, static_cast<uint32_t>(tail * sizeof(float)), 0, 0, 0};
        DataCopyPadExtParams<float> padParams{true, 0, paddingNum, 0.0f};
        DataCopyPad(inLocal[aligned], cGM_[cOffset + aligned], copyParams, padParams);
    }
    inQue_.EnQue(inLocal);
    inLocal = inQue_.DeQue<float>();

    LocalTensor<float> outLocal = outQue_.AllocTensor<float>();
    Muls(outLocal, inLocal, beta_, static_cast<int32_t>(count));
    inQue_.FreeTensor(inLocal);

    outQue_.EnQue(outLocal);
    outLocal = outQue_.DeQue<float>();
    if (aligned > 0) {
        DataCopy(cGM_[cOffset], outLocal, aligned);
    }
    if (tail > 0) {
        DataCopyExtParams copyParams{1, static_cast<uint32_t>(tail * sizeof(float)), 0, 0, 0};
        DataCopyPad(cGM_[cOffset + aligned], outLocal[aligned], copyParams);
    }
    outQue_.FreeTensor(outLocal);
}

__aicore__ inline void GemmSbBetaScaleAIV::Process()
{
    for (uint32_t col = colStart_; col < colEnd_; ++col) {
        uint64_t cColBase = static_cast<uint64_t>(col) * static_cast<uint64_t>(ldc_);
        for (uint32_t off = 0; off < m_; off += tileLen_) {
            uint32_t count = Min<uint32_t>(tileLen_, m_ - off);
            ProcessColumnTile(cColBase + off, count);
        }
    }
}

extern "C" __global__ __aicore__ void gemm_sb_beta_scale_kernel(
    GM_ADDR gmC, const GemmSbCombineTilingData tiling)
{
    KERNEL_TASK_TYPE_DEFAULT(KERNEL_TYPE_AIV_ONLY);
    TPipe pipe;
    GemmSbBetaScaleAIV op;
    op.Init(gmC, tiling, &pipe);
    op.Process();
}

void gemm_sb_beta_scale_kernel_do(
    uint32_t numBlocks, void* stream, GM_ADDR gmC, const GemmSbCombineTilingData& tiling)
{
    gemm_sb_beta_scale_kernel<<<numBlocks, nullptr, stream>>>(gmC, tiling);
}
