Fitter report for CO-MIPS32
Wed Aug 21 17:17:35 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. LAB Logic Elements
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Wed Aug 21 17:17:35 2019        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; CO-MIPS32                                    ;
; Top-level Entity Name              ; ALU                                          ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C16Q240C8                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 318 / 15,408 ( 2 % )                         ;
;     Total combinational functions  ; 318 / 15,408 ( 2 % )                         ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                           ;
; Total registers                    ; 0                                            ;
; Total pins                         ; 101 / 161 ( 63 % )                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                              ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; OF        ; Incomplete set of assignments ;
; ZF        ; Incomplete set of assignments ;
; Out[31]   ; Incomplete set of assignments ;
; Out[30]   ; Incomplete set of assignments ;
; Out[29]   ; Incomplete set of assignments ;
; Out[28]   ; Incomplete set of assignments ;
; Out[27]   ; Incomplete set of assignments ;
; Out[26]   ; Incomplete set of assignments ;
; Out[25]   ; Incomplete set of assignments ;
; Out[24]   ; Incomplete set of assignments ;
; Out[23]   ; Incomplete set of assignments ;
; Out[22]   ; Incomplete set of assignments ;
; Out[21]   ; Incomplete set of assignments ;
; Out[20]   ; Incomplete set of assignments ;
; Out[19]   ; Incomplete set of assignments ;
; Out[18]   ; Incomplete set of assignments ;
; Out[17]   ; Incomplete set of assignments ;
; Out[16]   ; Incomplete set of assignments ;
; Out[15]   ; Incomplete set of assignments ;
; Out[14]   ; Incomplete set of assignments ;
; Out[13]   ; Incomplete set of assignments ;
; Out[12]   ; Incomplete set of assignments ;
; Out[11]   ; Incomplete set of assignments ;
; Out[10]   ; Incomplete set of assignments ;
; Out[9]    ; Incomplete set of assignments ;
; Out[8]    ; Incomplete set of assignments ;
; Out[7]    ; Incomplete set of assignments ;
; Out[6]    ; Incomplete set of assignments ;
; Out[5]    ; Incomplete set of assignments ;
; Out[4]    ; Incomplete set of assignments ;
; Out[3]    ; Incomplete set of assignments ;
; Out[2]    ; Incomplete set of assignments ;
; Out[1]    ; Incomplete set of assignments ;
; Out[0]    ; Incomplete set of assignments ;
; ALUctr[2] ; Incomplete set of assignments ;
; ALUctr[1] ; Incomplete set of assignments ;
; A[31]     ; Incomplete set of assignments ;
; ALUctr[0] ; Incomplete set of assignments ;
; B[31]     ; Incomplete set of assignments ;
; B[30]     ; Incomplete set of assignments ;
; A[30]     ; Incomplete set of assignments ;
; B[29]     ; Incomplete set of assignments ;
; A[29]     ; Incomplete set of assignments ;
; B[28]     ; Incomplete set of assignments ;
; A[28]     ; Incomplete set of assignments ;
; B[27]     ; Incomplete set of assignments ;
; A[27]     ; Incomplete set of assignments ;
; B[26]     ; Incomplete set of assignments ;
; A[26]     ; Incomplete set of assignments ;
; B[25]     ; Incomplete set of assignments ;
; A[25]     ; Incomplete set of assignments ;
; B[24]     ; Incomplete set of assignments ;
; A[24]     ; Incomplete set of assignments ;
; B[23]     ; Incomplete set of assignments ;
; A[23]     ; Incomplete set of assignments ;
; B[22]     ; Incomplete set of assignments ;
; A[22]     ; Incomplete set of assignments ;
; B[21]     ; Incomplete set of assignments ;
; A[21]     ; Incomplete set of assignments ;
; B[20]     ; Incomplete set of assignments ;
; A[20]     ; Incomplete set of assignments ;
; B[19]     ; Incomplete set of assignments ;
; A[19]     ; Incomplete set of assignments ;
; B[18]     ; Incomplete set of assignments ;
; A[18]     ; Incomplete set of assignments ;
; B[17]     ; Incomplete set of assignments ;
; A[17]     ; Incomplete set of assignments ;
; B[16]     ; Incomplete set of assignments ;
; A[16]     ; Incomplete set of assignments ;
; B[15]     ; Incomplete set of assignments ;
; A[15]     ; Incomplete set of assignments ;
; B[14]     ; Incomplete set of assignments ;
; A[14]     ; Incomplete set of assignments ;
; B[13]     ; Incomplete set of assignments ;
; A[13]     ; Incomplete set of assignments ;
; B[12]     ; Incomplete set of assignments ;
; A[12]     ; Incomplete set of assignments ;
; B[11]     ; Incomplete set of assignments ;
; A[11]     ; Incomplete set of assignments ;
; B[10]     ; Incomplete set of assignments ;
; A[10]     ; Incomplete set of assignments ;
; B[9]      ; Incomplete set of assignments ;
; A[9]      ; Incomplete set of assignments ;
; B[8]      ; Incomplete set of assignments ;
; A[8]      ; Incomplete set of assignments ;
; B[7]      ; Incomplete set of assignments ;
; A[7]      ; Incomplete set of assignments ;
; B[6]      ; Incomplete set of assignments ;
; A[6]      ; Incomplete set of assignments ;
; B[5]      ; Incomplete set of assignments ;
; A[5]      ; Incomplete set of assignments ;
; B[4]      ; Incomplete set of assignments ;
; A[4]      ; Incomplete set of assignments ;
; B[3]      ; Incomplete set of assignments ;
; A[3]      ; Incomplete set of assignments ;
; B[2]      ; Incomplete set of assignments ;
; A[2]      ; Incomplete set of assignments ;
; B[1]      ; Incomplete set of assignments ;
; A[1]      ; Incomplete set of assignments ;
; B[0]      ; Incomplete set of assignments ;
; A[0]      ; Incomplete set of assignments ;
+-----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Netlist                 ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
;                         ;                    ;
; Placement               ;                    ;
;     -- Requested        ; 0 / 531 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 531 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 531     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Users/Documents/GitHub/MIPS32-Computer-Demo/CO-MIPS32.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 318 / 15,408 ( 2 % ) ;
;     -- Combinational with no register       ; 318                  ;
;     -- Register only                        ; 0                    ;
;     -- Combinational with a register        ; 0                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 160                  ;
;     -- 3 input functions                    ; 117                  ;
;     -- <=2 input functions                  ; 41                   ;
;     -- Register only                        ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 285                  ;
;     -- arithmetic mode                      ; 33                   ;
;                                             ;                      ;
; Total registers*                            ; 0 / 16,138 ( 0 % )   ;
;     -- Dedicated logic registers            ; 0 / 15,408 ( 0 % )   ;
;     -- I/O registers                        ; 0 / 730 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 21 / 963 ( 2 % )     ;
; User inserted logic elements                ; 0                    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 101 / 161 ( 63 % )   ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
; Global signals                              ; 0                    ;
; M9Ks                                        ; 0 / 56 ( 0 % )       ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ;
; PLLs                                        ; 0 / 4 ( 0 % )        ;
; Global clocks                               ; 0 / 20 ( 0 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 8% / 7% / 9%         ;
; Maximum fan-out node                        ; ALUctr[0]~input      ;
; Maximum fan-out                             ; 59                   ;
; Highest non-global fan-out signal           ; ALUctr[0]~input      ;
; Highest non-global fan-out                  ; 59                   ;
; Total fan-out                               ; 1211                 ;
; Average fan-out                             ; 2.28                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ALUctr[0] ; 221   ; 8        ; 11           ; 29           ; 7            ; 59                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ALUctr[1] ; 92    ; 4        ; 21           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ALUctr[2] ; 91    ; 4        ; 21           ; 0            ; 7            ; 31                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[0]      ; 84    ; 3        ; 19           ; 0            ; 28           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[10]     ; 33    ; 2        ; 0            ; 14           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[11]     ; 20    ; 1        ; 0            ; 22           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[12]     ; 89    ; 3        ; 21           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[13]     ; 72    ; 3        ; 7            ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[14]     ; 94    ; 4        ; 23           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[15]     ; 82    ; 3        ; 16           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[16]     ; 202   ; 7        ; 23           ; 29           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[17]     ; 164   ; 6        ; 41           ; 19           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[18]     ; 103   ; 4        ; 28           ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[19]     ; 102   ; 4        ; 26           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[1]      ; 70    ; 3        ; 7            ; 0            ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[20]     ; 49    ; 2        ; 0            ; 5            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[21]     ; 83    ; 3        ; 16           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[22]     ; 222   ; 8        ; 11           ; 29           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[23]     ; 56    ; 2        ; 0            ; 3            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[24]     ; 134   ; 5        ; 41           ; 8            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[25]     ; 217   ; 8        ; 14           ; 29           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[26]     ; 117   ; 4        ; 37           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[27]     ; 85    ; 3        ; 19           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[28]     ; 187   ; 7        ; 32           ; 29           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[29]     ; 108   ; 4        ; 30           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[2]      ; 207   ; 7        ; 21           ; 29           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[30]     ; 106   ; 4        ; 30           ; 0            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[31]     ; 107   ; 4        ; 30           ; 0            ; 14           ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[3]      ; 18    ; 1        ; 0            ; 22           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[4]      ; 76    ; 3        ; 14           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[5]      ; 37    ; 2        ; 0            ; 12           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[6]      ; 201   ; 7        ; 26           ; 29           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[7]      ; 39    ; 2        ; 0            ; 11           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[8]      ; 112   ; 4        ; 35           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; A[9]      ; 21    ; 1        ; 0            ; 21           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[0]      ; 38    ; 2        ; 0            ; 11           ; 0            ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[10]     ; 111   ; 4        ; 35           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[11]     ; 90    ; 3        ; 21           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[12]     ; 166   ; 6        ; 41           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[13]     ; 186   ; 7        ; 35           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[14]     ; 101   ; 4        ; 26           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[15]     ; 88    ; 3        ; 19           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[16]     ; 196   ; 7        ; 28           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[17]     ; 161   ; 6        ; 41           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[18]     ; 109   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[19]     ; 231   ; 8        ; 7            ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[1]      ; 81    ; 3        ; 16           ; 0            ; 28           ; 39                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[20]     ; 194   ; 7        ; 30           ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[21]     ; 100   ; 4        ; 26           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[22]     ; 118   ; 4        ; 37           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[23]     ; 95    ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[24]     ; 86    ; 3        ; 19           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[25]     ; 65    ; 3        ; 5            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[26]     ; 218   ; 8        ; 14           ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[27]     ; 223   ; 8        ; 11           ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[28]     ; 41    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[29]     ; 19    ; 1        ; 0            ; 22           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[2]      ; 203   ; 7        ; 23           ; 29           ; 7            ; 42                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[30]     ; 71    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[31]     ; 219   ; 8        ; 14           ; 29           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[3]      ; 159   ; 6        ; 41           ; 18           ; 21           ; 34                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[4]      ; 98    ; 4        ; 26           ; 0            ; 28           ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[5]      ; 87    ; 3        ; 19           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[6]      ; 13    ; 1        ; 0            ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[7]      ; 139   ; 5        ; 41           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[8]      ; 46    ; 2        ; 0            ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; B[9]      ; 34    ; 2        ; 0            ; 14           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; OF      ; 224   ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[0]  ; 160   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[10] ; 198   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[11] ; 147   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[12] ; 216   ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[13] ; 145   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[14] ; 199   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[15] ; 78    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[16] ; 220   ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[17] ; 113   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[18] ; 43    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[19] ; 99    ; 4        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[1]  ; 142   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[20] ; 93    ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[21] ; 185   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[22] ; 195   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[23] ; 80    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[24] ; 22    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[25] ; 45    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[26] ; 69    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[27] ; 73    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[28] ; 44    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[29] ; 189   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[2]  ; 110   ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[30] ; 188   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[31] ; 143   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[3]  ; 197   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[4]  ; 146   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[5]  ; 50    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[6]  ; 214   ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[7]  ; 200   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[8]  ; 232   ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Out[9]  ; 148   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ZF      ; 144   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                                     ; As output driving ground  ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                                    ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                                      ; -                         ; -                       ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R21n, DEV_OE                      ; Use as general purpose IO ; ZF                      ; Dual Purpose Pin          ;
; 145      ; DIFFIO_R21p, DEV_CLRn                    ; Use as general purpose IO ; Out[13]                 ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                                ; -                         ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R17n, INIT_DONE                   ; Use as general purpose IO ; B[3]                    ; Dual Purpose Pin          ;
; 160      ; DIFFIO_R17p, CRC_ERROR                   ; Use as general purpose IO ; Out[0]                  ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R16n, nCEO                        ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R16p, CLKUSR                      ; Use as general purpose IO ; A[17]                   ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T25p, PADD2                       ; Use as regular IO         ; B[20]                   ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T23n, PADD3                       ; Use as regular IO         ; B[16]                   ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO         ; Out[7]                  ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T20p, PADD6                       ; Use as regular IO         ; A[6]                    ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T19n, PADD7                       ; Use as regular IO         ; A[16]                   ; Dual Purpose Pin          ;
; 203      ; DIFFIO_T19p, PADD8                       ; Use as regular IO         ; B[2]                    ; Dual Purpose Pin          ;
; 207      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO         ; A[2]                    ; Dual Purpose Pin          ;
; 214      ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO         ; Out[6]                  ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T12n, DATA2                       ; Use as regular IO         ; B[26]                   ; Dual Purpose Pin          ;
; 219      ; DIFFIO_T12p, DATA3                       ; Use as regular IO         ; B[31]                   ; Dual Purpose Pin          ;
; 220      ; DIFFIO_T11n, PADD18                      ; Use as regular IO         ; Out[16]                 ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T11p, DATA4                       ; Use as regular IO         ; ALUctr[0]               ; Dual Purpose Pin          ;
; 222      ; DIFFIO_T10n, PADD19                      ; Use as regular IO         ; A[22]                   ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO         ; OF                      ; Dual Purpose Pin          ;
; 231      ; DIFFIO_T6p, DATA6                        ; Use as regular IO         ; B[19]                   ; Dual Purpose Pin          ;
; 232      ; DATA7                                    ; Use as regular IO         ; Out[8]                  ; Dual Purpose Pin          ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 16 ( 63 % ) ; 2.5V          ; --           ;
; 2        ; 13 / 17 ( 76 % ) ; 2.5V          ; --           ;
; 3        ; 19 / 22 ( 86 % ) ; 2.5V          ; --           ;
; 4        ; 21 / 24 ( 88 % ) ; 2.5V          ; --           ;
; 5        ; 9 / 19 ( 47 % )  ; 2.5V          ; --           ;
; 6        ; 6 / 17 ( 35 % )  ; 2.5V          ; --           ;
; 7        ; 16 / 22 ( 73 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 24 ( 50 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; B[6]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; A[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 22         ; 1        ; B[29]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 20       ; 23         ; 1        ; A[11]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 24         ; 1        ; A[9]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 22       ; 27         ; 1        ; Out[24]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 23       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 40         ; 2        ; A[10]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; B[9]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 49         ; 2        ; A[5]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 38       ; 50         ; 2        ; B[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 39       ; 51         ; 2        ; A[7]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 54         ; 2        ; B[28]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 55         ; 2        ; Out[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 44       ; 57         ; 2        ; Out[28]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 45       ; 58         ; 2        ; Out[25]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 46       ; 72         ; 2        ; B[8]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 75         ; 2        ; A[20]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 50       ; 76         ; 2        ; Out[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 51       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 52       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 56       ; 82         ; 2        ; A[23]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 57       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 64       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 99         ; 3        ; B[25]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 102        ; 3        ; Out[26]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 103        ; 3        ; A[1]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 104        ; 3        ; B[30]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 105        ; 3        ; A[13]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 106        ; 3        ; Out[27]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 119        ; 3        ; A[4]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 78       ; 120        ; 3        ; Out[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 122        ; 3        ; Out[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 81       ; 123        ; 3        ; B[1]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 82       ; 124        ; 3        ; A[15]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 83       ; 127        ; 3        ; A[21]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 84       ; 128        ; 3        ; A[0]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ; 129        ; 3        ; A[27]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 86       ; 130        ; 3        ; B[24]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 87       ; 131        ; 3        ; B[5]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 88       ; 132        ; 3        ; B[15]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 134        ; 3        ; A[12]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 90       ; 135        ; 3        ; B[11]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ; 136        ; 4        ; ALUctr[2]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 92       ; 137        ; 4        ; ALUctr[1]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 93       ; 138        ; 4        ; Out[20]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 94       ; 139        ; 4        ; A[14]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 95       ; 141        ; 4        ; B[23]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 143        ; 4        ; B[4]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 144        ; 4        ; Out[19]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 100      ; 145        ; 4        ; B[21]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 101      ; 146        ; 4        ; B[14]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 102      ; 147        ; 4        ; A[19]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 103      ; 148        ; 4        ; A[18]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 154        ; 4        ; A[30]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 107      ; 155        ; 4        ; A[31]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 108      ; 156        ; 4        ; A[29]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 109      ; 157        ; 4        ; B[18]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 110      ; 163        ; 4        ; Out[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 164        ; 4        ; B[10]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 165        ; 4        ; A[8]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 167        ; 4        ; Out[17]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 171        ; 4        ; A[26]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 118      ; 172        ; 4        ; B[22]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 127      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 128      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 132      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 133      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 134      ; 202        ; 5        ; A[24]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 135      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 137      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 208        ; 5        ; B[7]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 214        ; 5        ; Out[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 143      ; 215        ; 5        ; Out[31]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 144      ; 216        ; 5        ; ZF                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 145      ; 217        ; 5        ; Out[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 146      ; 220        ; 5        ; Out[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 147      ; 221        ; 5        ; Out[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 148      ; 222        ; 5        ; Out[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 149      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 150      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 234        ; 6        ; B[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 160      ; 235        ; 6        ; Out[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 161      ; 237        ; 6        ; B[17]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 162      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 240        ; 6        ; A[17]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 241        ; 6        ; B[12]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 167      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 168      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 169      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 171      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 174      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 175      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 176      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 177      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 185      ; 284        ; 7        ; Out[21]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 186      ; 285        ; 7        ; B[13]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 187      ; 289        ; 7        ; A[28]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 188      ; 290        ; 7        ; Out[30]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 189      ; 291        ; 7        ; Out[29]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 297        ; 7        ; B[20]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 195      ; 300        ; 7        ; Out[22]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 196      ; 301        ; 7        ; B[16]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 197      ; 302        ; 7        ; Out[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 198      ; 303        ; 7        ; Out[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 199      ; 304        ; 7        ; Out[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 200      ; 306        ; 7        ; Out[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 201      ; 308        ; 7        ; A[6]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 202      ; 309        ; 7        ; A[16]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 203      ; 310        ; 7        ; B[2]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 207      ; 315        ; 7        ; A[2]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 329        ; 8        ; Out[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 330        ; 8        ; Out[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 217      ; 331        ; 8        ; A[25]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 218      ; 332        ; 8        ; B[26]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 219      ; 333        ; 8        ; B[31]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 220      ; 334        ; 8        ; Out[16]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 221      ; 335        ; 8        ; ALUctr[0]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 222      ; 336        ; 8        ; A[22]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 223      ; 338        ; 8        ; B[27]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 224      ; 339        ; 8        ; OF                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 231      ; 348        ; 8        ; B[19]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 232      ; 349        ; 8        ; Out[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 233      ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 236      ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                            ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |ALU                                          ; 318 (7)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 101  ; 0            ; 318 (7)      ; 0 (0)             ; 0 (0)            ; |ALU                                                                                                           ; work         ;
;    |add_sub:inst|                             ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|add_sub:inst                                                                                              ; work         ;
;       |lpm_add_sub0:inst|                     ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|add_sub:inst|lpm_add_sub0:inst                                                                            ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|  ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component                                          ; work         ;
;             |add_sub_drh:auto_generated|      ; 67 (67)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 0 (0)            ; |ALU|add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated               ; work         ;
;    |lpm_clshift_arithmetic_32bit_right:inst1| ; 115 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift_arithmetic_32bit_right:inst1                                                                  ; work         ;
;       |lpm_clshift:lpm_clshift_component|     ; 115 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component                                ; work         ;
;          |lpm_clshift_euc:auto_generated|     ; 115 (115)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (115)    ; 0 (0)             ; 0 (0)            ; |ALU|lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated ; work         ;
;    |lpm_mux_alu_out:inst9|                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux_alu_out:inst9                                                                                     ; work         ;
;       |lpm_mux:lpm_mux_component|             ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component                                                           ; work         ;
;          |mux_lrc:auto_generated|             ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (117)    ; 0 (0)             ; 0 (0)            ; |ALU|lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated                                    ;              ;
;    |lpm_or0:inst19|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |ALU|lpm_or0:inst19                                                                                            ; work         ;
;       |lpm_or:lpm_or_component|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |ALU|lpm_or0:inst19|lpm_or:lpm_or_component                                                                    ; work         ;
;    |lpm_or_32:inst10|                         ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |ALU|lpm_or_32:inst10                                                                                          ; work         ;
;       |lpm_or:lpm_or_component|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ALU|lpm_or_32:inst10|lpm_or:lpm_or_component                                                                  ; work         ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; OF        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ZF        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[31]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[30]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[29]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[28]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[27]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[26]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[25]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[24]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Out[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALUctr[2] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ALUctr[1] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A[31]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; ALUctr[0] ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[31]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[30]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[30]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[29]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[29]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[28]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[28]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[27]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[27]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[26]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[26]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[25]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[25]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[24]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[24]     ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; B[23]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[23]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; B[22]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[22]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[21]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[21]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[20]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[20]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; B[19]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[19]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[18]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[18]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[17]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[17]     ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; B[16]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[16]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[15]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[15]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[14]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[14]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[13]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[13]     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[12]     ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[12]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; B[11]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A[11]     ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; B[10]     ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[10]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; B[9]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A[9]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; B[8]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; A[8]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[7]      ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; A[7]      ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; B[6]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; A[6]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[5]      ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; A[5]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; B[4]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[4]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[3]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; A[3]      ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; B[2]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[2]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; B[1]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; A[1]      ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; B[0]      ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; A[0]      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ALUctr[2]                                                                                                                        ;                   ;         ;
; ALUctr[1]                                                                                                                        ;                   ;         ;
; A[31]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[32]~64             ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~32                          ; 1                 ; 6       ;
;      - inst18                                                                                                                    ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~36                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[149]~2   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~10  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[23]~43                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[92]~21   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[24]~45                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[121]~25  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[25]~47                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~54                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~59                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~45  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~47  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[26]~72                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[27]~74                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[28]~76                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~97                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[30]~103                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[29]~108                                ; 1                 ; 6       ;
;      - inst8~0                                                                                                                   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[31]~119                                ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[151]~105 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[168]~108 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[169]~110 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[170]~112 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~149                                ; 1                 ; 6       ;
; ALUctr[0]                                                                                                                        ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[0]~1               ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~0                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~1                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~2                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~3                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~4                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~5                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~6                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~7                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~8                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~9                           ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~10                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~11                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~12                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~13                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~14                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~15                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~16                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~17                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~18                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~19                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~20                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~21                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~22                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~23                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~24                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~25                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~26                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~27                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~28                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~29                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~30                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~31                          ; 1                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~32                          ; 1                 ; 6       ;
;      - inst24~0                                                                                                                  ; 1                 ; 6       ;
;      - inst23~0                                                                                                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~52                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~78                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[3]~81                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~87                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~105                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[21]~135                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[22]~136                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[23]~137                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[24]~138                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[25]~139                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~140                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~141                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~142                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[18]~143                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[19]~144                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[20]~145                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[26]~146                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[27]~147                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[28]~148                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[30]~150                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[29]~151                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[1]~152                                 ; 1                 ; 6       ;
;      - inst8~2                                                                                                                   ; 1                 ; 6       ;
; B[31]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~0                           ; 0                 ; 6       ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~32                          ; 0                 ; 6       ;
;      - inst8~0                                                                                                                   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[31]~119                                ; 0                 ; 6       ;
; B[30]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~1                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[30]~102                                ; 0                 ; 6       ;
; A[30]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[31]~62             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[61]~0    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~10  ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[92]~21   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~59                                 ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~45  ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[30]~103                                ; 0                 ; 6       ;
; B[29]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~2                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[29]~109                                ; 0                 ; 6       ;
; A[29]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[30]~60             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[61]~0    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[90]~14   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[29]~109                                ; 1                 ; 6       ;
; B[28]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~3                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[28]~77                                 ; 0                 ; 6       ;
; A[28]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[29]~58             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[89]~6    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[90]~14   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[28]~77                                 ; 0                 ; 6       ;
; B[27]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~4                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[27]~75                                 ; 0                 ; 6       ;
; A[27]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[28]~56             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[89]~6    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[88]~15   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[27]~75                                 ; 0                 ; 6       ;
; B[26]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~5                           ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[26]~73                                 ; 1                 ; 6       ;
; A[26]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[27]~54             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[87]~7    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[88]~15   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[26]~73                                 ; 0                 ; 6       ;
; B[25]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~6                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[25]~48                                 ; 0                 ; 6       ;
; A[25]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[26]~52             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[87]~7    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[86]~11   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[25]~48                                 ; 1                 ; 6       ;
; B[24]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~7                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[24]~46                                 ; 0                 ; 6       ;
; A[24]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[25]~50             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[85]~3    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[86]~11   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[24]~46                                 ; 1                 ; 6       ;
; B[23]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~8                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[23]~44                                 ; 0                 ; 6       ;
; A[23]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[24]~48             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[85]~3    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[84]~12   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[23]~44                                 ; 0                 ; 6       ;
; B[22]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~9                           ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[22]~40                                 ; 0                 ; 6       ;
; A[22]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[23]~46             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[83]~4    ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[22]~40                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[84]~12   ; 1                 ; 6       ;
; B[21]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~10                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[21]~37                                 ; 0                 ; 6       ;
; A[21]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[22]~44             ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[21]~37                                 ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[83]~4    ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[82]~36   ; 0                 ; 6       ;
; B[20]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~11                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[20]~70                                 ; 0                 ; 6       ;
; A[20]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[21]~42             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[81]~28   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[82]~36   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[20]~70                                 ; 0                 ; 6       ;
; B[19]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~12                          ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[19]~68                                 ; 1                 ; 6       ;
; A[19]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[20]~40             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[81]~28   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[80]~37   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[19]~68                                 ; 0                 ; 6       ;
; B[18]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~13                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[18]~66                                 ; 0                 ; 6       ;
; A[18]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[19]~38             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[79]~29   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[80]~37   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[18]~66                                 ; 0                 ; 6       ;
; B[17]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~14                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~63                                 ; 0                 ; 6       ;
; A[17]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[18]~36             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[79]~29   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[78]~39   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~63                                 ; 1                 ; 6       ;
; B[16]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~15                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[16]~116                                ; 0                 ; 6       ;
; A[16]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[17]~34             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[77]~31   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[78]~39   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[16]~116                                ; 0                 ; 6       ;
; B[15]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~16                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~98                                 ; 0                 ; 6       ;
; A[15]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[16]~32             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[77]~31   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[76]~40   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~98                                 ; 0                 ; 6       ;
; B[14]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~17                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~60                                 ; 0                 ; 6       ;
; A[14]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[15]~30             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[75]~32   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[76]~40   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~60                                 ; 0                 ; 6       ;
; B[13]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~18                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~55                                 ; 0                 ; 6       ;
; A[13]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[14]~28             ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[75]~32   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~55                                 ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[74]~70   ; 0                 ; 6       ;
; B[12]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~19                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[12]~94                                 ; 0                 ; 6       ;
; A[12]                                                                                                                            ;                   ;         ;
; B[11]                                                                                                                            ;                   ;         ;
; A[11]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[12]~24             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[73]~65   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~88                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[72]~80   ; 1                 ; 6       ;
; B[10]                                                                                                                            ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~21                          ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[10]~133                                ; 1                 ; 6       ;
; A[10]                                                                                                                            ;                   ;         ;
; B[9]                                                                                                                             ;                   ;         ;
; A[9]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[10]~20             ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~59   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~75   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[9]~131                                 ; 1                 ; 6       ;
; B[8]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~23                          ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[8]~129                                 ; 1                 ; 6       ;
; A[8]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[9]~18              ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~60   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~75   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[8]~129                                 ; 1                 ; 6       ;
; B[7]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~24                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[7]~127                                 ; 0                 ; 6       ;
; A[7]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[8]~16              ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~60   ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~76   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[7]~127                                 ; 0                 ; 6       ;
; B[6]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~25                          ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[6]~125                                 ; 1                 ; 6       ;
; A[6]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[7]~14              ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[37]~57   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~76   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[6]~125                                 ; 1                 ; 6       ;
; B[5]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~26                          ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[5]~123                                 ; 0                 ; 6       ;
; A[5]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[6]~12              ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[37]~57   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[36]~74   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[5]~123                                 ; 1                 ; 6       ;
; B[4]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~27                          ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~36                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[21]~39                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[22]~42                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~20  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~49                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~50                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~52                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~56                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[19]~69                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[20]~71                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[27]~74                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[28]~76                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~78                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[3]~81                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~85                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~90                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~97                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~100                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[30]~102                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[29]~108                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[4]~121                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~97  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[168]~107 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[168]~108 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[169]~109 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[170]~111 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[170]~112 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[1]~152                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~113 ; 1                 ; 6       ;
; A[4]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[5]~10              ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[35]~62   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[36]~74   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[4]~121                                 ; 1                 ; 6       ;
; B[3]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~28                          ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[149]~2   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[149]~8   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~10  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~16  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~20  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~49                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~50                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~53                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~56                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[158]~43  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~47  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~49  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~50  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[148]~53  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~56  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[162]~58  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[3]~79                                  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~83                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~84                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~90                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[12]~92                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[15]~100                                ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~104                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[1]~112                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~97  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[151]~105 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[168]~107 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[169]~109 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[169]~110 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[170]~111 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~149                                ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~113 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~114 ; 1                 ; 6       ;
; A[3]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[4]~8               ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[35]~62   ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[3]~79                                  ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[34]~78   ; 0                 ; 6       ;
; B[2]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~29                          ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~1   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[149]~5   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~38                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~9   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~13  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~41                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[119]~19  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[120]~24  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[121]~25  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[121]~26  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[109]~34  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~50                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~53                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[110]~42  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[158]~43  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~62                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~44  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[18]~65                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[114]~46  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~47  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~49  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~50  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[148]~53  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~55  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~56  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[162]~58  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[107]~67  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~83                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~84                                 ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[12]~92                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[108]~72  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[111]~73  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~105                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[106]~82  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[105]~85  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~86  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[113]~90  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[112]~91  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[104]~93  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~97  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~149                                ; 1                 ; 6       ;
; A[2]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[3]~6               ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~105                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[34]~78   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[161]~89  ; 1                 ; 6       ;
; B[1]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~30                          ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~1   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[149]~5   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~38                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~9   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~13  ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[14]~41                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~17   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[87]~18   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[92]~21   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[92]~22   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[88]~23   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[121]~25  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[85]~27   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[81]~30   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[77]~33   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[13]~53                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[86]~35   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[82]~38   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[78]~41   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[158]~43  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~44  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~45  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[83]~48   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[84]~52   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[162]~58  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~61   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[79]~64   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[75]~66   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[80]~69   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[76]~71   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~77   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[74]~81   ; 1                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[1]~110                                 ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[73]~84   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~86  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[69]~88   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[72]~92   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[68]~95   ; 1                 ; 6       ;
; A[1]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[2]~4               ; 0                 ; 6       ;
;      - lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[1]~110                                 ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[161]~87  ; 0                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~96  ; 0                 ; 6       ;
; B[0]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|_~31                          ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[61]~0    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[85]~3    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[83]~4    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[89]~6    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[87]~7    ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[150]~9   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[86]~11   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[84]~12   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[90]~14   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[88]~15   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[92]~21   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[81]~28   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[79]~29   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[77]~31   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[75]~32   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[82]~36   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[80]~37   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[78]~39   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[76]~40   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[158]~43  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[122]~45  ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[37]~57   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~59   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[71]~60   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[35]~62   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[73]~65   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[74]~70   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[36]~74   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~75   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[70]~76   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[34]~78   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[72]~80   ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~86  ; 1                 ; 6       ;
;      - lpm_or_32:inst10|lpm_or:lpm_or_component|or_node[0][1]                                                                    ; 1                 ; 6       ;
; A[0]                                                                                                                             ;                   ;         ;
;      - add_sub:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_drh:auto_generated|result_int[1]~2               ; 1                 ; 6       ;
;      - lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~94  ; 1                 ; 6       ;
;      - lpm_or_32:inst10|lpm_or:lpm_or_component|or_node[0][1]                                                                    ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; ALUctr[0]~input                                                                                                          ; 59      ;
; inst23~0                                                                                                                 ; 45      ;
; B[2]~input                                                                                                               ; 42      ;
; B[1]~input                                                                                                               ; 39      ;
; B[0]~input                                                                                                               ; 35      ;
; B[3]~input                                                                                                               ; 34      ;
; ALUctr[2]~input                                                                                                          ; 31      ;
; B[4]~input                                                                                                               ; 30      ;
; A[31]~input                                                                                                              ; 28      ;
; inst24~0                                                                                                                 ; 24      ;
; ALUctr[1]~input                                                                                                          ; 8       ;
; lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~97 ; 8       ;
; lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[164]~20 ; 8       ;
; A[30]~input                                                                                                              ; 7       ;
; lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[17]~36                                ; 6       ;
; lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[11]~90                                ; 5       ;
; lpm_mux_alu_out:inst9|lpm_mux:lpm_mux_component|mux_lrc:auto_generated|result_node[2]~78                                 ; 5       ;
; lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[147]~56 ; 5       ;
; lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[61]~0   ; 5       ;
; A[1]~input                                                                                                               ; 4       ;
; A[2]~input                                                                                                               ; 4       ;
; A[3]~input                                                                                                               ; 4       ;
; A[4]~input                                                                                                               ; 4       ;
; A[5]~input                                                                                                               ; 4       ;
; A[6]~input                                                                                                               ; 4       ;
; A[7]~input                                                                                                               ; 4       ;
; A[8]~input                                                                                                               ; 4       ;
; A[9]~input                                                                                                               ; 4       ;
; A[10]~input                                                                                                              ; 4       ;
; A[11]~input                                                                                                              ; 4       ;
; A[12]~input                                                                                                              ; 4       ;
; A[13]~input                                                                                                              ; 4       ;
; A[14]~input                                                                                                              ; 4       ;
; A[15]~input                                                                                                              ; 4       ;
; A[16]~input                                                                                                              ; 4       ;
; A[17]~input                                                                                                              ; 4       ;
; A[18]~input                                                                                                              ; 4       ;
; A[19]~input                                                                                                              ; 4       ;
; A[20]~input                                                                                                              ; 4       ;
; A[21]~input                                                                                                              ; 4       ;
; A[22]~input                                                                                                              ; 4       ;
; A[23]~input                                                                                                              ; 4       ;
; A[24]~input                                                                                                              ; 4       ;
; A[25]~input                                                                                                              ; 4       ;
; A[26]~input                                                                                                              ; 4       ;
; A[27]~input                                                                                                              ; 4       ;
; A[28]~input                                                                                                              ; 4       ;
; A[29]~input                                                                                                              ; 4       ;
; B[31]~input                                                                                                              ; 4       ;
; lpm_clshift_arithmetic_32bit_right:inst1|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[160]~86 ; 4       ;
+--------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 517 / 47,787 ( 1 % )   ;
; C16 interconnects          ; 88 / 1,804 ( 5 % )     ;
; C4 interconnects           ; 345 / 31,272 ( 1 % )   ;
; Direct links               ; 44 / 47,787 ( < 1 % )  ;
; Global clocks              ; 0 / 20 ( 0 % )         ;
; Local interconnects        ; 131 / 15,408 ( < 1 % ) ;
; R24 interconnects          ; 69 / 1,775 ( 4 % )     ;
; R4 interconnects           ; 316 / 41,310 ( < 1 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 15.14) ; Number of LABs  (Total = 21) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 19                           ;
+---------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.10) ; Number of LABs  (Total = 21) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 18                           ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.81) ; Number of LABs  (Total = 21) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 1                            ;
; 2                                                ; 0                            ;
; 3                                                ; 0                            ;
; 4                                                ; 0                            ;
; 5                                                ; 0                            ;
; 6                                                ; 1                            ;
; 7                                                ; 0                            ;
; 8                                                ; 2                            ;
; 9                                                ; 0                            ;
; 10                                               ; 5                            ;
; 11                                               ; 2                            ;
; 12                                               ; 4                            ;
; 13                                               ; 4                            ;
; 14                                               ; 0                            ;
; 15                                               ; 0                            ;
; 16                                               ; 2                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 22.19) ; Number of LABs  (Total = 21) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 4                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 101       ; 0            ; 0            ; 101       ; 101       ; 0            ; 34           ; 0            ; 0            ; 67           ; 0            ; 34           ; 67           ; 0            ; 0            ; 0            ; 34           ; 0            ; 0            ; 0            ; 0            ; 0            ; 101       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 101          ; 101          ; 101          ; 101          ; 101          ; 0         ; 101          ; 101          ; 0         ; 0         ; 101          ; 67           ; 101          ; 101          ; 34           ; 101          ; 67           ; 34           ; 101          ; 101          ; 101          ; 67           ; 101          ; 101          ; 101          ; 101          ; 101          ; 0         ; 101          ; 101          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; OF                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ZF                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Out[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALUctr[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALUctr[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALUctr[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Aug 21 17:17:29 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CO-MIPS32 -c CO-MIPS32
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP3C16Q240C8 for design "CO-MIPS32"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C25Q240C8 is compatible
    Info: Device EP3C40Q240C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info: Pin ~ALTERA_DCLK~ is reserved at location 23
    Info: Pin ~ALTERA_DATA0~ is reserved at location 24
    Info: Pin ~ALTERA_nCEO~ is reserved at location 162
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 101 pins of 101 total pins
    Info: Pin OF not assigned to an exact location on the device
    Info: Pin ZF not assigned to an exact location on the device
    Info: Pin Out[31] not assigned to an exact location on the device
    Info: Pin Out[30] not assigned to an exact location on the device
    Info: Pin Out[29] not assigned to an exact location on the device
    Info: Pin Out[28] not assigned to an exact location on the device
    Info: Pin Out[27] not assigned to an exact location on the device
    Info: Pin Out[26] not assigned to an exact location on the device
    Info: Pin Out[25] not assigned to an exact location on the device
    Info: Pin Out[24] not assigned to an exact location on the device
    Info: Pin Out[23] not assigned to an exact location on the device
    Info: Pin Out[22] not assigned to an exact location on the device
    Info: Pin Out[21] not assigned to an exact location on the device
    Info: Pin Out[20] not assigned to an exact location on the device
    Info: Pin Out[19] not assigned to an exact location on the device
    Info: Pin Out[18] not assigned to an exact location on the device
    Info: Pin Out[17] not assigned to an exact location on the device
    Info: Pin Out[16] not assigned to an exact location on the device
    Info: Pin Out[15] not assigned to an exact location on the device
    Info: Pin Out[14] not assigned to an exact location on the device
    Info: Pin Out[13] not assigned to an exact location on the device
    Info: Pin Out[12] not assigned to an exact location on the device
    Info: Pin Out[11] not assigned to an exact location on the device
    Info: Pin Out[10] not assigned to an exact location on the device
    Info: Pin Out[9] not assigned to an exact location on the device
    Info: Pin Out[8] not assigned to an exact location on the device
    Info: Pin Out[7] not assigned to an exact location on the device
    Info: Pin Out[6] not assigned to an exact location on the device
    Info: Pin Out[5] not assigned to an exact location on the device
    Info: Pin Out[4] not assigned to an exact location on the device
    Info: Pin Out[3] not assigned to an exact location on the device
    Info: Pin Out[2] not assigned to an exact location on the device
    Info: Pin Out[1] not assigned to an exact location on the device
    Info: Pin Out[0] not assigned to an exact location on the device
    Info: Pin ALUctr[2] not assigned to an exact location on the device
    Info: Pin ALUctr[1] not assigned to an exact location on the device
    Info: Pin A[31] not assigned to an exact location on the device
    Info: Pin ALUctr[0] not assigned to an exact location on the device
    Info: Pin B[31] not assigned to an exact location on the device
    Info: Pin B[30] not assigned to an exact location on the device
    Info: Pin A[30] not assigned to an exact location on the device
    Info: Pin B[29] not assigned to an exact location on the device
    Info: Pin A[29] not assigned to an exact location on the device
    Info: Pin B[28] not assigned to an exact location on the device
    Info: Pin A[28] not assigned to an exact location on the device
    Info: Pin B[27] not assigned to an exact location on the device
    Info: Pin A[27] not assigned to an exact location on the device
    Info: Pin B[26] not assigned to an exact location on the device
    Info: Pin A[26] not assigned to an exact location on the device
    Info: Pin B[25] not assigned to an exact location on the device
    Info: Pin A[25] not assigned to an exact location on the device
    Info: Pin B[24] not assigned to an exact location on the device
    Info: Pin A[24] not assigned to an exact location on the device
    Info: Pin B[23] not assigned to an exact location on the device
    Info: Pin A[23] not assigned to an exact location on the device
    Info: Pin B[22] not assigned to an exact location on the device
    Info: Pin A[22] not assigned to an exact location on the device
    Info: Pin B[21] not assigned to an exact location on the device
    Info: Pin A[21] not assigned to an exact location on the device
    Info: Pin B[20] not assigned to an exact location on the device
    Info: Pin A[20] not assigned to an exact location on the device
    Info: Pin B[19] not assigned to an exact location on the device
    Info: Pin A[19] not assigned to an exact location on the device
    Info: Pin B[18] not assigned to an exact location on the device
    Info: Pin A[18] not assigned to an exact location on the device
    Info: Pin B[17] not assigned to an exact location on the device
    Info: Pin A[17] not assigned to an exact location on the device
    Info: Pin B[16] not assigned to an exact location on the device
    Info: Pin A[16] not assigned to an exact location on the device
    Info: Pin B[15] not assigned to an exact location on the device
    Info: Pin A[15] not assigned to an exact location on the device
    Info: Pin B[14] not assigned to an exact location on the device
    Info: Pin A[14] not assigned to an exact location on the device
    Info: Pin B[13] not assigned to an exact location on the device
    Info: Pin A[13] not assigned to an exact location on the device
    Info: Pin B[12] not assigned to an exact location on the device
    Info: Pin A[12] not assigned to an exact location on the device
    Info: Pin B[11] not assigned to an exact location on the device
    Info: Pin A[11] not assigned to an exact location on the device
    Info: Pin B[10] not assigned to an exact location on the device
    Info: Pin A[10] not assigned to an exact location on the device
    Info: Pin B[9] not assigned to an exact location on the device
    Info: Pin A[9] not assigned to an exact location on the device
    Info: Pin B[8] not assigned to an exact location on the device
    Info: Pin A[8] not assigned to an exact location on the device
    Info: Pin B[7] not assigned to an exact location on the device
    Info: Pin A[7] not assigned to an exact location on the device
    Info: Pin B[6] not assigned to an exact location on the device
    Info: Pin A[6] not assigned to an exact location on the device
    Info: Pin B[5] not assigned to an exact location on the device
    Info: Pin A[5] not assigned to an exact location on the device
    Info: Pin B[4] not assigned to an exact location on the device
    Info: Pin A[4] not assigned to an exact location on the device
    Info: Pin B[3] not assigned to an exact location on the device
    Info: Pin A[3] not assigned to an exact location on the device
    Info: Pin B[2] not assigned to an exact location on the device
    Info: Pin A[2] not assigned to an exact location on the device
    Info: Pin B[1] not assigned to an exact location on the device
    Info: Pin A[1] not assigned to an exact location on the device
    Info: Pin B[0] not assigned to an exact location on the device
    Info: Pin A[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'CO-MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning: No clocks defined in design.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 67 input, 34 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Average interconnect usage is 1% of the available device resources
    Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Generated suppressed messages file D:/Users/Documents/GitHub/MIPS32-Computer-Demo/CO-MIPS32.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 389 megabytes
    Info: Processing ended: Wed Aug 21 17:17:36 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Users/Documents/GitHub/MIPS32-Computer-Demo/CO-MIPS32.fit.smsg.


