// Seed: 3924032001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  assign id_4  = 1;
  assign id_12 = ~1 - 1;
  id_20(
      .id_0({1, id_1}), .id_1(1), .id_2(id_5#(.id_3({id_7[1]{1'b0}} < id_2[1] - id_18)))
  );
  module_0 modCall_1 (
      id_16,
      id_12,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_16
  );
  wire id_21;
endmodule
