

================================================================
== Vivado HLS Report for 'dut_perform_conv'
================================================================
* Date:           Thu Nov  2 22:46:57 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  17507|  2744675|  17507|  2744675|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+
        |                             |     Latency     |  Iteration  |  Initiation Interval  |   Trip  |          |
        |          Loop Name          |  min  |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+
        |- Loop 1                     |    800|      800|            1|          -|          -|      800|    no    |
        |- Loop 2                     |  15584|  2738304| 487 ~ 42786 |          -|          -| 32 ~ 64 |    no    |
        | + Loop 2.1                  |    485|    42784|  485 ~ 1337 |          -|          -|  1 ~ 32 |    no    |
        |  ++ Loop 2.1.1              |    483|     1335|  161 ~ 267  |          -|          -|  3 ~ 5  |    no    |
        |   +++ Loop 2.1.1.1          |    159|      265|           53|          -|          -|  3 ~ 5  |    no    |
        |    ++++ Loop 2.1.1.1.1      |     51|       51|           17|          -|          -|        3|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |     15|       15|            5|          -|          -|        3|    no    |
        |- Loop 3                     |   1120|     5568|   35 ~ 87   |          -|          -| 32 ~ 64 |    no    |
        | + Loop 3.1                  |     33|       85|   11 ~ 17   |          -|          -|  3 ~ 5  |    no    |
        |  ++ Loop 3.1.1              |      9|       15|            3|          -|          -|  3 ~ 5  |    no    |
        +-----------------------------+-------+---------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    229|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     378|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     378|    363|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |dut_mac_muladd_16s_16s_30ns_30_1_U1  |dut_mac_muladd_16s_16s_30ns_30_1  | i0 * i1 + i2 |
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ofmap_size_fu_351_p2  |     *    |      1|  0|   7|           4|           4|
    |tmp1_fu_619_p2        |     *    |      1|  0|   0|           3|           8|
    |tmp_8_fu_434_p2       |     *    |      1|  0|   4|           6|           3|
    |I_fu_333_p2           |     +    |      0|  0|   3|           2|           3|
    |c_1_fu_548_p2         |     +    |      0|  0|   2|           2|           1|
    |i_1_fu_363_p2         |     +    |      0|  0|  10|          10|           1|
    |i_index_fu_628_p2     |     +    |      0|  0|   2|          11|          11|
    |index_fu_740_p2       |     +    |      0|  0|   2|          11|          11|
    |m_1_fu_428_p2         |     +    |      0|  0|   6|           6|           1|
    |n_1_fu_405_p2         |     +    |      0|  0|   7|           7|           1|
    |n_2_fu_680_p2         |     +    |      0|  0|   7|           7|           1|
    |next_mul1_fu_666_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul2_fu_725_p2   |     +    |      0|  0|   7|           7|           7|
    |next_mul3_fu_391_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul8_fu_386_p2   |     +    |      0|  0|  11|          11|          11|
    |next_mul_fu_490_p2    |     +    |      0|  0|   7|           7|           7|
    |o_index_fu_524_p2     |     +    |      0|  0|   2|          11|          11|
    |p_Val2_2_fu_750_p2    |     +    |      0|  0|  16|          16|          16|
    |r_1_fu_568_p2         |     +    |      0|  0|   2|           2|           1|
    |tmp2_fu_518_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp3_fu_574_p2        |     +    |      0|  0|   2|           8|           8|
    |tmp4_fu_624_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp5_fu_461_p2        |     +    |      0|  0|  15|          15|          15|
    |tmp6_fu_602_p2        |     +    |      0|  0|   2|           5|           5|
    |tmp7_fu_734_p2        |     +    |      0|  0|   2|          11|          11|
    |tmp_9_fu_439_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_fu_579_p2         |     +    |      0|  0|   2|           8|           8|
    |w_index_fu_611_p2     |     +    |      0|  0|  16|          16|          16|
    |x_1_fu_484_p2         |     +    |      0|  0|   3|           3|           1|
    |x_2_fu_704_p2         |     +    |      0|  0|   3|           3|           1|
    |y_1_fu_508_p2         |     +    |      0|  0|   3|           3|           1|
    |y_2_fu_719_p2         |     +    |      0|  0|   3|           3|           1|
    |tmp_17_fu_596_p2      |     -    |      0|  0|   2|           5|           5|
    |exitcond1_fu_357_p2   |   icmp   |      0|  0|   4|          10|           9|
    |exitcond2_fu_503_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_542_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond4_fu_562_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_714_p2    |   icmp   |      0|  0|   2|           4|           4|
    |tmp_10_fu_479_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_11_fu_699_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_16_fu_760_p2      |   icmp   |      0|  0|   6|          16|           1|
    |tmp_3_fu_400_p2       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_6_fu_423_p2       |   icmp   |      0|  0|   3|           7|           7|
    |tmp_7_fu_675_p2       |   icmp   |      0|  0|   3|           8|           8|
    |p_s_fu_766_p3         |  select  |      0|  0|  15|           1|          15|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 229|         328|         293|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         18|    1|         18|
    |c_reg_251          |   2|          2|    2|          4|
    |i_reg_161          |  10|          2|   10|         20|
    |m_reg_207          |   6|          2|    6|         12|
    |n1_reg_273         |   7|          2|    7|         14|
    |n_reg_172          |   7|          2|    7|         14|
    |output_V_address0  |  10|          5|   10|         50|
    |output_V_d0        |  16|          4|   16|         64|
    |phi_mul1_reg_284   |  11|          2|   11|         22|
    |phi_mul2_reg_183   |  11|          2|   11|         22|
    |phi_mul7_reg_195   |  11|          2|   11|         22|
    |phi_mul9_reg_318   |   7|          2|    7|         14|
    |phi_mul_reg_240    |   7|          2|    7|         14|
    |r_reg_262          |   2|          2|    2|          4|
    |x2_reg_296         |   3|          2|    3|          6|
    |x_reg_218          |   3|          2|    3|          6|
    |y3_reg_307         |   3|          2|    3|          6|
    |y_reg_229          |   3|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 134|         57|  120|        318|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |I_cast24_cast_reg_808     |   3|   0|   11|          8|
    |I_cast_cast_reg_813       |   3|   0|    8|          5|
    |O_cast4_reg_847           |   4|   0|    7|          3|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |bias_V_addr_reg_1000      |   6|   0|    6|          0|
    |c_1_reg_939               |   2|   0|    2|          0|
    |c_cast1_reg_931           |   2|   0|   11|          9|
    |c_cast_reg_926            |   2|   0|    5|          3|
    |c_reg_251                 |   2|   0|    2|          0|
    |i_reg_161                 |  10|   0|   10|          0|
    |input_V_load_reg_977      |  16|   0|   16|          0|
    |m_1_reg_874               |   6|   0|    6|          0|
    |m_reg_207                 |   6|   0|    6|          0|
    |n1_reg_273                |   7|   0|    7|          0|
    |n_1_reg_866               |   7|   0|    7|          0|
    |n_2_reg_995               |   7|   0|    7|          0|
    |n_reg_172                 |   7|   0|    7|          0|
    |next_mul1_reg_987         |  11|   0|   11|          0|
    |next_mul2_reg_1026        |   7|   0|    7|          0|
    |next_mul3_reg_858         |  11|   0|   11|          0|
    |next_mul8_reg_853         |  11|   0|   11|          0|
    |next_mul_reg_903          |   7|   0|    7|          0|
    |ofmap_size_reg_818        |   8|   0|    8|          0|
    |output_V_addr_1_reg_1031  |  10|   0|   10|          0|
    |output_V_addr_2_reg_921   |  10|   0|   10|          0|
    |p_s_reg_1036              |  15|   0|   15|          0|
    |phi_mul1_reg_284          |  11|   0|   11|          0|
    |phi_mul2_reg_183          |  11|   0|   11|          0|
    |phi_mul7_reg_195          |  11|   0|   11|          0|
    |phi_mul9_reg_318          |   7|   0|    7|          0|
    |phi_mul_reg_240           |   7|   0|    7|          0|
    |r_1_reg_947               |   2|   0|    2|          0|
    |r_reg_262                 |   2|   0|    2|          0|
    |tmp1_reg_962              |  11|   0|   11|          0|
    |tmp5_cast_reg_884         |  15|   0|   16|          1|
    |tmp_12_reg_842            |   7|   0|    7|          0|
    |tmp_4_reg_831             |   8|   0|   11|          3|
    |tmp_5_reg_836             |   8|   0|   11|          3|
    |tmp_8_reg_879             |   8|   0|    8|          0|
    |tmp_reg_952               |   8|   0|    8|          0|
    |w_index_reg_957           |  16|   0|   16|          0|
    |weight_V_load_reg_982     |  16|   0|   16|          0|
    |x2_cast9_reg_1005         |   3|   0|   11|          8|
    |x2_reg_296                |   3|   0|    3|          0|
    |x_1_reg_898               |   3|   0|    3|          0|
    |x_2_reg_1013              |   3|   0|    3|          0|
    |x_cast1_reg_889           |   3|   0|   11|          8|
    |x_reg_218                 |   3|   0|    3|          0|
    |y3_reg_307                |   3|   0|    3|          0|
    |y_1_reg_916               |   3|   0|    3|          0|
    |y_2_reg_1021              |   3|   0|    3|          0|
    |y_cast1_reg_908           |   3|   0|    8|          5|
    |y_reg_229                 |   3|   0|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 378|   0|  434|         56|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_perform_conv | return value |
|input_V_address0   | out |   10|  ap_memory |      input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0         |  in |   16|  ap_memory |      input_V     |     array    |
|output_V_address0  | out |   10|  ap_memory |     output_V     |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_d0        | out |   16|  ap_memory |     output_V     |     array    |
|output_V_q0        |  in |   16|  ap_memory |     output_V     |     array    |
|weight_V_address0  | out |   15|  ap_memory |     weight_V     |     array    |
|weight_V_ce0       | out |    1|  ap_memory |     weight_V     |     array    |
|weight_V_q0        |  in |   16|  ap_memory |     weight_V     |     array    |
|bias_V_address0    | out |    6|  ap_memory |      bias_V      |     array    |
|bias_V_ce0         | out |    1|  ap_memory |      bias_V      |     array    |
|bias_V_q0          |  in |   16|  ap_memory |      bias_V      |     array    |
|M                  |  in |    8|   ap_none  |         M        |    scalar    |
|N                  |  in |    8|   ap_none  |         N        |    scalar    |
|O                  |  in |    4|   ap_none  |         O        |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_3)
	13  / (!tmp_3)
4 --> 
	3  / (!tmp_6)
	5  / (tmp_6)
5 --> 
	4  / (!tmp_10)
	6  / (tmp_10)
6 --> 
	5  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	6  / (exitcond3)
	8  / (!exitcond3)
8 --> 
	7  / (exitcond4)
	9  / (!exitcond4)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	8  / true
13 --> 
	14  / (tmp_7)
14 --> 
	13  / (!tmp_11)
	15  / (tmp_11)
15 --> 
	14  / (exitcond)
	16  / (!exitcond)
16 --> 
	17  / true
17 --> 
	15  / true
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: O_read [1/1] 1.04ns
:0  %O_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %O)

ST_1: N_read [1/1] 1.04ns
:1  %N_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N)

ST_1: M_read [1/1] 1.04ns
:2  %M_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %M)

ST_1: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = trunc i4 %O_read to i3

ST_1: I [1/1] 0.80ns
:4  %I = add i3 2, %tmp_2

ST_1: I_cast24_cast [1/1] 0.00ns
:5  %I_cast24_cast = zext i3 %I to i11

ST_1: I_cast_cast [1/1] 0.00ns
:6  %I_cast_cast = zext i3 %I to i8

ST_1: O_cast2 [1/1] 0.00ns
:7  %O_cast2 = zext i4 %O_read to i8

ST_1: ofmap_size [1/1] 1.40ns
:8  %ofmap_size = mul i8 %O_cast2, %O_cast2

ST_1: stg_27 [1/1] 1.57ns
:9  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 2.07ns
:1  %exitcond1 = icmp eq i10 %i, -224

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

ST_2: i_1 [1/1] 1.84ns
:3  %i_1 = add i10 %i, 1

ST_2: stg_32 [1/1] 0.00ns
:4  br i1 %exitcond1, label %.preheader78.preheader, label %2

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i10 %i to i64

ST_2: output_V_addr [1/1] 0.00ns
:1  %output_V_addr = getelementptr [800 x i16]* %output_V, i64 0, i64 %tmp_1

ST_2: stg_35 [1/1] 2.71ns
:2  store i16 0, i16* %output_V_addr, align 2

ST_2: stg_36 [1/1] 0.00ns
:3  br label %1

ST_2: tmp_4 [1/1] 0.00ns
.preheader78.preheader:0  %tmp_4 = zext i8 %M_read to i11

ST_2: tmp_5 [1/1] 0.00ns
.preheader78.preheader:1  %tmp_5 = zext i8 %ofmap_size to i11

ST_2: tmp_12 [1/1] 0.00ns
.preheader78.preheader:2  %tmp_12 = trunc i8 %M_read to i7

ST_2: O_cast4 [1/1] 0.00ns
.preheader78.preheader:3  %O_cast4 = zext i4 %O_read to i7

ST_2: stg_41 [1/1] 1.57ns
.preheader78.preheader:4  br label %.preheader78


 <State 3>: 3.57ns
ST_3: n [1/1] 0.00ns
.preheader78:0  %n = phi i7 [ 0, %.preheader78.preheader ], [ %n_1, %.preheader77 ]

ST_3: phi_mul2 [1/1] 0.00ns
.preheader78:1  %phi_mul2 = phi i11 [ 0, %.preheader78.preheader ], [ %next_mul3, %.preheader77 ]

ST_3: phi_mul7 [1/1] 0.00ns
.preheader78:2  %phi_mul7 = phi i11 [ 0, %.preheader78.preheader ], [ %next_mul8, %.preheader77 ]

ST_3: next_mul8 [1/1] 1.84ns
.preheader78:3  %next_mul8 = add i11 %phi_mul7, %tmp_5

ST_3: next_mul3 [1/1] 1.84ns
.preheader78:4  %next_mul3 = add i11 %phi_mul2, %tmp_4

ST_3: n_cast [1/1] 0.00ns
.preheader78:5  %n_cast = zext i7 %n to i8

ST_3: tmp_3 [1/1] 2.00ns
.preheader78:6  %tmp_3 = icmp slt i8 %n_cast, %N_read

ST_3: empty_11 [1/1] 0.00ns
.preheader78:7  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 64, i64 0)

ST_3: n_1 [1/1] 1.72ns
.preheader78:8  %n_1 = add i7 %n, 1

ST_3: stg_51 [1/1] 1.57ns
.preheader78:9  br i1 %tmp_3, label %.preheader77, label %.preheader72


 <State 4>: 6.38ns
ST_4: m [1/1] 0.00ns
.preheader77:0  %m = phi i6 [ 0, %.preheader78 ], [ %m_1, %.preheader76 ]

ST_4: m_cast1 [1/1] 0.00ns
.preheader77:1  %m_cast1 = zext i6 %m to i11

ST_4: m_cast21_cast [1/1] 0.00ns
.preheader77:2  %m_cast21_cast = zext i6 %m to i8

ST_4: m_cast [1/1] 0.00ns
.preheader77:3  %m_cast = zext i6 %m to i7

ST_4: tmp_6 [1/1] 1.97ns
.preheader77:4  %tmp_6 = icmp slt i7 %m_cast, %tmp_12

ST_4: empty_12 [1/1] 0.00ns
.preheader77:5  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 0)

ST_4: m_1 [1/1] 1.72ns
.preheader77:6  %m_1 = add i6 %m, 1

ST_4: stg_59 [1/1] 0.00ns
.preheader77:7  br i1 %tmp_6, label %.preheader76.preheader, label %.preheader78

ST_4: tmp_8 [1/1] 6.38ns
.preheader76.preheader:0  %tmp_8 = mul i8 %m_cast21_cast, %I_cast_cast

ST_4: tmp_9 [1/1] 1.84ns
.preheader76.preheader:1  %tmp_9 = add i11 %m_cast1, %phi_mul2

ST_4: tmp_9_cast1 [1/1] 0.00ns
.preheader76.preheader:2  %tmp_9_cast1 = zext i11 %tmp_9 to i15

ST_4: p_shl [1/1] 0.00ns
.preheader76.preheader:3  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_9, i3 0)

ST_4: p_shl_cast [1/1] 0.00ns
.preheader76.preheader:4  %p_shl_cast = zext i14 %p_shl to i15

ST_4: tmp5 [1/1] 1.96ns
.preheader76.preheader:5  %tmp5 = add i15 %tmp_9_cast1, %p_shl_cast

ST_4: tmp5_cast [1/1] 0.00ns
.preheader76.preheader:6  %tmp5_cast = zext i15 %tmp5 to i16

ST_4: stg_67 [1/1] 1.57ns
.preheader76.preheader:7  br label %.preheader76


 <State 5>: 3.45ns
ST_5: x [1/1] 0.00ns
.preheader76:0  %x = phi i3 [ 0, %.preheader76.preheader ], [ %x_1, %.preheader75 ]

ST_5: x_cast1 [1/1] 0.00ns
.preheader76:1  %x_cast1 = zext i3 %x to i11

ST_5: x_cast [1/1] 0.00ns
.preheader76:2  %x_cast = zext i3 %x to i4

ST_5: tmp_10 [1/1] 1.88ns
.preheader76:3  %tmp_10 = icmp slt i4 %x_cast, %O_read

ST_5: empty_13 [1/1] 0.00ns
.preheader76:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 5, i64 0)

ST_5: x_1 [1/1] 0.80ns
.preheader76:5  %x_1 = add i3 %x, 1

ST_5: stg_74 [1/1] 1.57ns
.preheader76:6  br i1 %tmp_10, label %.preheader75, label %.preheader77


 <State 6>: 2.74ns
ST_6: y [1/1] 0.00ns
.preheader75:0  %y = phi i3 [ 0, %.preheader76 ], [ %y_1, %.preheader74 ]

ST_6: phi_mul [1/1] 0.00ns
.preheader75:1  %phi_mul = phi i7 [ 0, %.preheader76 ], [ %next_mul, %.preheader74 ]

ST_6: next_mul [1/1] 1.72ns
.preheader75:2  %next_mul = add i7 %phi_mul, %O_cast4

ST_6: y_cast1 [1/1] 0.00ns
.preheader75:3  %y_cast1 = zext i3 %y to i8

ST_6: y_cast [1/1] 0.00ns
.preheader75:4  %y_cast = zext i3 %y to i4

ST_6: exitcond2 [1/1] 1.88ns
.preheader75:5  %exitcond2 = icmp eq i4 %y_cast, %O_read

ST_6: empty_14 [1/1] 0.00ns
.preheader75:6  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 5, i64 0)

ST_6: y_1 [1/1] 0.80ns
.preheader75:7  %y_1 = add i3 %y, 1

ST_6: stg_83 [1/1] 0.00ns
.preheader75:8  br i1 %exitcond2, label %.preheader76, label %.preheader74.preheader

ST_6: tmp_13_cast [1/1] 0.00ns
.preheader74.preheader:0  %tmp_13_cast = zext i7 %phi_mul to i11

ST_6: tmp2 [1/1] 1.37ns
.preheader74.preheader:1  %tmp2 = add i11 %tmp_13_cast, %phi_mul7

ST_6: o_index [1/1] 1.37ns
.preheader74.preheader:2  %o_index = add i11 %x_cast1, %tmp2

ST_6: tmp_13 [1/1] 0.00ns
.preheader74.preheader:3  %tmp_13 = zext i11 %o_index to i64

ST_6: output_V_addr_2 [1/1] 0.00ns
.preheader74.preheader:4  %output_V_addr_2 = getelementptr [800 x i16]* %output_V, i64 0, i64 %tmp_13

ST_6: stg_89 [1/1] 1.57ns
.preheader74.preheader:5  br label %.preheader74


 <State 7>: 2.93ns
ST_7: c [1/1] 0.00ns
.preheader74:0  %c = phi i2 [ 0, %.preheader74.preheader ], [ %c_1, %.preheader73 ]

ST_7: c_cast [1/1] 0.00ns
.preheader74:1  %c_cast = zext i2 %c to i5

ST_7: c_cast1 [1/1] 0.00ns
.preheader74:2  %c_cast1 = zext i2 %c to i11

ST_7: exitcond3 [1/1] 1.36ns
.preheader74:3  %exitcond3 = icmp eq i2 %c, -1

ST_7: empty_15 [1/1] 0.00ns
.preheader74:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: c_1 [1/1] 0.80ns
.preheader74:5  %c_1 = add i2 %c, 1

ST_7: stg_96 [1/1] 1.57ns
.preheader74:6  br i1 %exitcond3, label %.preheader75, label %.preheader73


 <State 8>: 4.58ns
ST_8: r [1/1] 0.00ns
.preheader73:0  %r = phi i2 [ %r_1, %3 ], [ 0, %.preheader74 ]

ST_8: r_cast [1/1] 0.00ns
.preheader73:1  %r_cast = zext i2 %r to i8

ST_8: r_cast1 [1/1] 0.00ns
.preheader73:2  %r_cast1 = zext i2 %r to i5

ST_8: exitcond4 [1/1] 1.36ns
.preheader73:3  %exitcond4 = icmp eq i2 %r, -1

ST_8: empty_16 [1/1] 0.00ns
.preheader73:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: r_1 [1/1] 0.80ns
.preheader73:5  %r_1 = add i2 %r, 1

ST_8: stg_103 [1/1] 0.00ns
.preheader73:6  br i1 %exitcond4, label %.preheader74, label %3

ST_8: tmp3 [1/1] 1.31ns
:0  %tmp3 = add i8 %r_cast, %tmp_8

ST_8: tmp [1/1] 1.31ns
:1  %tmp = add i8 %y_cast1, %tmp3

ST_8: p_shl1 [1/1] 0.00ns
:6  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
:7  %p_shl1_cast = zext i4 %p_shl1 to i5

ST_8: tmp_17 [1/1] 1.31ns
:8  %tmp_17 = sub i5 %p_shl1_cast, %r_cast1

ST_8: tmp6 [1/1] 1.31ns
:9  %tmp6 = add i5 %tmp_17, %c_cast

ST_8: tmp6_cast [1/1] 0.00ns
:10  %tmp6_cast = sext i5 %tmp6 to i16

ST_8: w_index [1/1] 1.96ns
:11  %w_index = add i16 %tmp5_cast, %tmp6_cast


 <State 9>: 6.38ns
ST_9: tmp_cast_cast [1/1] 0.00ns
:2  %tmp_cast_cast = zext i8 %tmp to i11

ST_9: tmp1 [1/1] 6.38ns
:3  %tmp1 = mul i11 %I_cast24_cast, %tmp_cast_cast


 <State 10>: 5.45ns
ST_10: tmp4 [1/1] 1.37ns
:4  %tmp4 = add i11 %tmp1, %c_cast1

ST_10: i_index [1/1] 1.37ns
:5  %i_index = add i11 %x_cast1, %tmp4

ST_10: tmp_18 [1/1] 0.00ns
:12  %tmp_18 = zext i11 %i_index to i64

ST_10: tmp_19 [1/1] 0.00ns
:13  %tmp_19 = sext i16 %w_index to i64

ST_10: input_V_addr [1/1] 0.00ns
:14  %input_V_addr = getelementptr [800 x i16]* %input_V, i64 0, i64 %tmp_18

ST_10: input_V_load [2/2] 2.71ns
:15  %input_V_load = load i16* %input_V_addr, align 2

ST_10: weight_V_addr [1/1] 0.00ns
:17  %weight_V_addr = getelementptr [18432 x i16]* %weight_V, i64 0, i64 %tmp_19

ST_10: weight_V_load [2/2] 2.71ns
:18  %weight_V_load = load i16* %weight_V_addr, align 2


 <State 11>: 2.71ns
ST_11: input_V_load [1/2] 2.71ns
:15  %input_V_load = load i16* %input_V_addr, align 2

ST_11: weight_V_load [1/2] 2.71ns
:18  %weight_V_load = load i16* %weight_V_addr, align 2

ST_11: p_Val2_3 [2/2] 2.71ns
:21  %p_Val2_3 = load i16* %output_V_addr_2, align 2


 <State 12>: 9.09ns
ST_12: OP1_V [1/1] 0.00ns
:16  %OP1_V = sext i16 %input_V_load to i30

ST_12: OP2_V [1/1] 0.00ns
:19  %OP2_V = sext i16 %weight_V_load to i30

ST_12: p_Val2_4 [1/1] 3.36ns
:20  %p_Val2_4 = mul i30 %OP1_V, %OP2_V

ST_12: p_Val2_3 [1/2] 2.71ns
:21  %p_Val2_3 = load i16* %output_V_addr_2, align 2

ST_12: tmp_20 [1/1] 0.00ns
:22  %tmp_20 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_3, i14 0)

ST_12: p_Val2_5 [1/1] 3.02ns
:23  %p_Val2_5 = add i30 %p_Val2_4, %tmp_20

ST_12: tmp_21 [1/1] 0.00ns
:24  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %p_Val2_5, i32 14, i32 29)

ST_12: stg_132 [1/1] 2.71ns
:25  store i16 %tmp_21, i16* %output_V_addr_2, align 2

ST_12: stg_133 [1/1] 0.00ns
:26  br label %.preheader73


 <State 13>: 2.00ns
ST_13: n1 [1/1] 0.00ns
.preheader72:0  %n1 = phi i7 [ 0, %.preheader78 ], [ %n_2, %.preheader71 ]

ST_13: phi_mul1 [1/1] 0.00ns
.preheader72:1  %phi_mul1 = phi i11 [ 0, %.preheader78 ], [ %next_mul1, %.preheader71 ]

ST_13: next_mul1 [1/1] 1.84ns
.preheader72:2  %next_mul1 = add i11 %phi_mul1, %tmp_5

ST_13: n1_cast [1/1] 0.00ns
.preheader72:3  %n1_cast = zext i7 %n1 to i8

ST_13: tmp_7 [1/1] 2.00ns
.preheader72:4  %tmp_7 = icmp slt i8 %n1_cast, %N_read

ST_13: empty_17 [1/1] 0.00ns
.preheader72:5  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 64, i64 0)

ST_13: n_2 [1/1] 1.72ns
.preheader72:6  %n_2 = add i7 %n1, 1

ST_13: stg_141 [1/1] 0.00ns
.preheader72:7  br i1 %tmp_7, label %.preheader71.preheader, label %5

ST_13: tmp_s [1/1] 0.00ns
.preheader71.preheader:0  %tmp_s = zext i7 %n1 to i64

ST_13: bias_V_addr [1/1] 0.00ns
.preheader71.preheader:1  %bias_V_addr = getelementptr [64 x i16]* %bias_V, i64 0, i64 %tmp_s

ST_13: stg_144 [1/1] 1.57ns
.preheader71.preheader:2  br label %.preheader71

ST_13: stg_145 [1/1] 0.00ns
:0  ret void


 <State 14>: 3.45ns
ST_14: x2 [1/1] 0.00ns
.preheader71:0  %x2 = phi i3 [ 0, %.preheader71.preheader ], [ %x_2, %.preheader ]

ST_14: x2_cast9 [1/1] 0.00ns
.preheader71:1  %x2_cast9 = zext i3 %x2 to i11

ST_14: x2_cast [1/1] 0.00ns
.preheader71:2  %x2_cast = zext i3 %x2 to i4

ST_14: tmp_11 [1/1] 1.88ns
.preheader71:3  %tmp_11 = icmp slt i4 %x2_cast, %O_read

ST_14: empty_18 [1/1] 0.00ns
.preheader71:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 5, i64 0)

ST_14: x_2 [1/1] 0.80ns
.preheader71:5  %x_2 = add i3 %x2, 1

ST_14: stg_152 [1/1] 1.57ns
.preheader71:6  br i1 %tmp_11, label %.preheader, label %.preheader72


 <State 15>: 5.45ns
ST_15: y3 [1/1] 0.00ns
.preheader:0  %y3 = phi i3 [ %y_2, %4 ], [ 0, %.preheader71 ]

ST_15: phi_mul9 [1/1] 0.00ns
.preheader:1  %phi_mul9 = phi i7 [ %next_mul2, %4 ], [ 0, %.preheader71 ]

ST_15: y3_cast [1/1] 0.00ns
.preheader:2  %y3_cast = zext i3 %y3 to i4

ST_15: exitcond [1/1] 1.88ns
.preheader:3  %exitcond = icmp eq i4 %y3_cast, %O_read

ST_15: empty_19 [1/1] 0.00ns
.preheader:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 5, i64 0)

ST_15: y_2 [1/1] 0.80ns
.preheader:5  %y_2 = add i3 %y3, 1

ST_15: stg_159 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.preheader71, label %4

ST_15: next_mul2 [1/1] 1.72ns
:0  %next_mul2 = add i7 %O_cast4, %phi_mul9

ST_15: tmp_16_cast [1/1] 0.00ns
:1  %tmp_16_cast = zext i7 %phi_mul9 to i11

ST_15: tmp7 [1/1] 1.37ns
:2  %tmp7 = add i11 %tmp_16_cast, %phi_mul1

ST_15: index [1/1] 1.37ns
:3  %index = add i11 %x2_cast9, %tmp7

ST_15: tmp_14 [1/1] 0.00ns
:4  %tmp_14 = zext i11 %index to i64

ST_15: output_V_addr_1 [1/1] 0.00ns
:5  %output_V_addr_1 = getelementptr [800 x i16]* %output_V, i64 0, i64 %tmp_14

ST_15: p_Val2_s [2/2] 2.71ns
:6  %p_Val2_s = load i16* %output_V_addr_1, align 2

ST_15: p_Val2_1 [2/2] 2.71ns
:7  %p_Val2_1 = load i16* %bias_V_addr, align 2


 <State 16>: 8.32ns
ST_16: p_Val2_s [1/2] 2.71ns
:6  %p_Val2_s = load i16* %output_V_addr_1, align 2

ST_16: p_Val2_1 [1/2] 2.71ns
:7  %p_Val2_1 = load i16* %bias_V_addr, align 2

ST_16: p_Val2_2 [1/1] 1.96ns
:8  %p_Val2_2 = add i16 %p_Val2_1, %p_Val2_s

ST_16: tmp_15 [1/1] 0.00ns
:9  %tmp_15 = trunc i16 %p_Val2_2 to i15

ST_16: tmp_16 [1/1] 2.28ns
:10  %tmp_16 = icmp sgt i16 %p_Val2_2, 0

ST_16: p_s [1/1] 1.37ns
:11  %p_s = select i1 %tmp_16, i15 %tmp_15, i15 0


 <State 17>: 2.71ns
ST_17: p_cast [1/1] 0.00ns
:12  %p_cast = zext i15 %p_s to i16

ST_17: stg_175 [1/1] 2.71ns
:13  store i16 %p_cast, i16* %output_V_addr_1, align 2

ST_17: stg_176 [1/1] 0.00ns
:14  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ O]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
O_read          (read             ) [ 001111111111111111]
N_read          (read             ) [ 001111111111111111]
M_read          (read             ) [ 001000000000000000]
tmp_2           (trunc            ) [ 000000000000000000]
I               (add              ) [ 000000000000000000]
I_cast24_cast   (zext             ) [ 001111111111100000]
I_cast_cast     (zext             ) [ 001111111111100000]
O_cast2         (zext             ) [ 000000000000000000]
ofmap_size      (mul              ) [ 001000000000000000]
stg_27          (br               ) [ 011000000000000000]
i               (phi              ) [ 001000000000000000]
exitcond1       (icmp             ) [ 001000000000000000]
empty           (speclooptripcount) [ 000000000000000000]
i_1             (add              ) [ 011000000000000000]
stg_32          (br               ) [ 000000000000000000]
tmp_1           (zext             ) [ 000000000000000000]
output_V_addr   (getelementptr    ) [ 000000000000000000]
stg_35          (store            ) [ 000000000000000000]
stg_36          (br               ) [ 011000000000000000]
tmp_4           (zext             ) [ 000111111111100000]
tmp_5           (zext             ) [ 000111111111111111]
tmp_12          (trunc            ) [ 000111111111100000]
O_cast4         (zext             ) [ 000111111111111111]
stg_41          (br               ) [ 001111111111100000]
n               (phi              ) [ 000100000000000000]
phi_mul2        (phi              ) [ 000111111111100000]
phi_mul7        (phi              ) [ 000101111111100000]
next_mul8       (add              ) [ 001111111111100000]
next_mul3       (add              ) [ 001111111111100000]
n_cast          (zext             ) [ 000000000000000000]
tmp_3           (icmp             ) [ 000111111111100000]
empty_11        (speclooptripcount) [ 000000000000000000]
n_1             (add              ) [ 001111111111100000]
stg_51          (br               ) [ 000111111111111111]
m               (phi              ) [ 000010000000000000]
m_cast1         (zext             ) [ 000000000000000000]
m_cast21_cast   (zext             ) [ 000000000000000000]
m_cast          (zext             ) [ 000000000000000000]
tmp_6           (icmp             ) [ 000111111111100000]
empty_12        (speclooptripcount) [ 000000000000000000]
m_1             (add              ) [ 000111111111100000]
stg_59          (br               ) [ 001111111111100000]
tmp_8           (mul              ) [ 000001111111100000]
tmp_9           (add              ) [ 000000000000000000]
tmp_9_cast1     (zext             ) [ 000000000000000000]
p_shl           (bitconcatenate   ) [ 000000000000000000]
p_shl_cast      (zext             ) [ 000000000000000000]
tmp5            (add              ) [ 000000000000000000]
tmp5_cast       (zext             ) [ 000001111111100000]
stg_67          (br               ) [ 000111111111100000]
x               (phi              ) [ 000001000000000000]
x_cast1         (zext             ) [ 000000111111100000]
x_cast          (zext             ) [ 000000000000000000]
tmp_10          (icmp             ) [ 000111111111100000]
empty_13        (speclooptripcount) [ 000000000000000000]
x_1             (add              ) [ 000111111111100000]
stg_74          (br               ) [ 000111111111100000]
y               (phi              ) [ 000000100000000000]
phi_mul         (phi              ) [ 000000100000000000]
next_mul        (add              ) [ 000111111111100000]
y_cast1         (zext             ) [ 000000011111100000]
y_cast          (zext             ) [ 000000000000000000]
exitcond2       (icmp             ) [ 000111111111100000]
empty_14        (speclooptripcount) [ 000000000000000000]
y_1             (add              ) [ 000111111111100000]
stg_83          (br               ) [ 000111111111100000]
tmp_13_cast     (zext             ) [ 000000000000000000]
tmp2            (add              ) [ 000000000000000000]
o_index         (add              ) [ 000000000000000000]
tmp_13          (zext             ) [ 000000000000000000]
output_V_addr_2 (getelementptr    ) [ 000000011111100000]
stg_89          (br               ) [ 000111111111100000]
c               (phi              ) [ 000000010000000000]
c_cast          (zext             ) [ 000000001111100000]
c_cast1         (zext             ) [ 000000001111100000]
exitcond3       (icmp             ) [ 000111111111100000]
empty_15        (speclooptripcount) [ 000000000000000000]
c_1             (add              ) [ 000111111111100000]
stg_96          (br               ) [ 000111111111100000]
r               (phi              ) [ 000000001000000000]
r_cast          (zext             ) [ 000000000000000000]
r_cast1         (zext             ) [ 000000000000000000]
exitcond4       (icmp             ) [ 000111111111100000]
empty_16        (speclooptripcount) [ 000000000000000000]
r_1             (add              ) [ 000111111111100000]
stg_103         (br               ) [ 000111111111100000]
tmp3            (add              ) [ 000000000000000000]
tmp             (add              ) [ 000000000100000000]
p_shl1          (bitconcatenate   ) [ 000000000000000000]
p_shl1_cast     (zext             ) [ 000000000000000000]
tmp_17          (sub              ) [ 000000000000000000]
tmp6            (add              ) [ 000000000000000000]
tmp6_cast       (sext             ) [ 000000000000000000]
w_index         (add              ) [ 000000000110000000]
tmp_cast_cast   (zext             ) [ 000000000000000000]
tmp1            (mul              ) [ 000000000010000000]
tmp4            (add              ) [ 000000000000000000]
i_index         (add              ) [ 000000000000000000]
tmp_18          (zext             ) [ 000000000000000000]
tmp_19          (sext             ) [ 000000000000000000]
input_V_addr    (getelementptr    ) [ 000000000001000000]
weight_V_addr   (getelementptr    ) [ 000000000001000000]
input_V_load    (load             ) [ 000000000000100000]
weight_V_load   (load             ) [ 000000000000100000]
OP1_V           (sext             ) [ 000000000000000000]
OP2_V           (sext             ) [ 000000000000000000]
p_Val2_4        (mul              ) [ 000000000000000000]
p_Val2_3        (load             ) [ 000000000000000000]
tmp_20          (bitconcatenate   ) [ 000000000000000000]
p_Val2_5        (add              ) [ 000000000000000000]
tmp_21          (partselect       ) [ 000000000000000000]
stg_132         (store            ) [ 000000000000000000]
stg_133         (br               ) [ 000111111111100000]
n1              (phi              ) [ 000000000000010000]
phi_mul1        (phi              ) [ 000000000000010111]
next_mul1       (add              ) [ 000100000000011111]
n1_cast         (zext             ) [ 000000000000000000]
tmp_7           (icmp             ) [ 000000000000011111]
empty_17        (speclooptripcount) [ 000000000000000000]
n_2             (add              ) [ 000100000000011111]
stg_141         (br               ) [ 000000000000000000]
tmp_s           (zext             ) [ 000000000000000000]
bias_V_addr     (getelementptr    ) [ 000000000000001111]
stg_144         (br               ) [ 000000000000011111]
stg_145         (ret              ) [ 000000000000000000]
x2              (phi              ) [ 000000000000001000]
x2_cast9        (zext             ) [ 000000000000000111]
x2_cast         (zext             ) [ 000000000000000000]
tmp_11          (icmp             ) [ 000000000000011111]
empty_18        (speclooptripcount) [ 000000000000000000]
x_2             (add              ) [ 000000000000011111]
stg_152         (br               ) [ 000100000000011111]
y3              (phi              ) [ 000000000000000100]
phi_mul9        (phi              ) [ 000000000000000100]
y3_cast         (zext             ) [ 000000000000000000]
exitcond        (icmp             ) [ 000000000000011111]
empty_19        (speclooptripcount) [ 000000000000000000]
y_2             (add              ) [ 000000000000011111]
stg_159         (br               ) [ 000000000000011111]
next_mul2       (add              ) [ 000000000000011111]
tmp_16_cast     (zext             ) [ 000000000000000000]
tmp7            (add              ) [ 000000000000000000]
index           (add              ) [ 000000000000000000]
tmp_14          (zext             ) [ 000000000000000000]
output_V_addr_1 (getelementptr    ) [ 000000000000000011]
p_Val2_s        (load             ) [ 000000000000000000]
p_Val2_1        (load             ) [ 000000000000000000]
p_Val2_2        (add              ) [ 000000000000000000]
tmp_15          (trunc            ) [ 000000000000000000]
tmp_16          (icmp             ) [ 000000000000000000]
p_s             (select           ) [ 000000000000000001]
p_cast          (zext             ) [ 000000000000000000]
stg_175         (store            ) [ 000000000000000000]
stg_176         (br               ) [ 000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="O">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i16.i14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="O_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="O_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="N_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="M_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_35/2 p_Val2_3/11 stg_132/12 p_Val2_s/15 stg_175/17 "/>
</bind>
</comp>

<comp id="111" class="1004" name="output_V_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_2/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="weight_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bias_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_V_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/15 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="2"/>
<pin id="159" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="160" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/15 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="n_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="n_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="phi_mul2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="1"/>
<pin id="185" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="phi_mul2_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="11" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="phi_mul7_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="phi_mul7_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="m_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="m_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="x_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="y_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="y_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="phi_mul_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="phi_mul_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="c_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="c_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="2" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="r_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="273" class="1005" name="n1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n1 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="n1_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n1/13 "/>
</bind>
</comp>

<comp id="284" class="1005" name="phi_mul1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="phi_mul1_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="11" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/13 "/>
</bind>
</comp>

<comp id="296" class="1005" name="x2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="x2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x2/14 "/>
</bind>
</comp>

<comp id="307" class="1005" name="y3_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="y3_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/15 "/>
</bind>
</comp>

<comp id="318" class="1005" name="phi_mul9_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="1"/>
<pin id="320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="phi_mul9_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/15 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="I_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="I/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="I_cast24_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast24_cast/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="I_cast_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast_cast/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="O_cast2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast2/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="ofmap_size_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ofmap_size/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_12_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="O_cast4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast4/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="next_mul8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="1"/>
<pin id="389" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="next_mul3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="1"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="n_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="n_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="m_cast1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="m_cast21_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast21_cast/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="m_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="2"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="m_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="3"/>
<pin id="437" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_9_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="1"/>
<pin id="442" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_9_cast1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_shl_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="14" slack="0"/>
<pin id="464" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp5_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="x_cast1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="x_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_10_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="4"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="x_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="next_mul_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="4"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="y_cast1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="y_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="5"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="y_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_13_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="11" slack="3"/>
<pin id="521" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="o_index_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_13_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="c_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="c_cast1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast1/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="exitcond3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="c_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="r_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="r_cast1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast1/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="exitcond4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="r_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="4"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="2"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_shl1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_shl1_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_17_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="1"/>
<pin id="605" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp6_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="w_index_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="4"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_cast_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="8"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="1"/>
<pin id="626" dir="0" index="1" bw="2" slack="3"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="i_index_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="5"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_18_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_19_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="2"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="OP1_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="OP2_V_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="1"/>
<pin id="647" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_20_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="30" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_21_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="0" index="1" bw="30" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="next_mul1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="2"/>
<pin id="669" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="n1_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n1_cast/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="3"/>
<pin id="678" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="n_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_s_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="x2_cast9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x2_cast9/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="x2_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x2_cast/14 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_11_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="4"/>
<pin id="702" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="704" class="1004" name="x_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/14 "/>
</bind>
</comp>

<comp id="710" class="1004" name="y3_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="0"/>
<pin id="712" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y3_cast/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="5"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="y_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="next_mul2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="4"/>
<pin id="727" dir="0" index="1" bw="7" slack="0"/>
<pin id="728" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/15 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_16_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp7_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="2"/>
<pin id="737" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/15 "/>
</bind>
</comp>

<comp id="740" class="1004" name="index_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="1"/>
<pin id="742" dir="0" index="1" bw="11" slack="0"/>
<pin id="743" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_14_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="750" class="1004" name="p_Val2_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/16 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_15_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_16_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_s_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="15" slack="0"/>
<pin id="769" dir="0" index="2" bw="15" slack="0"/>
<pin id="770" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/16 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/17 "/>
</bind>
</comp>

<comp id="778" class="1007" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="16" slack="0"/>
<pin id="781" dir="0" index="2" bw="30" slack="0"/>
<pin id="782" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_4/12 p_Val2_5/12 "/>
</bind>
</comp>

<comp id="787" class="1005" name="O_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="O_read "/>
</bind>
</comp>

<comp id="796" class="1005" name="N_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="2"/>
<pin id="798" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="M_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="I_cast24_cast_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="8"/>
<pin id="810" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="I_cast24_cast "/>
</bind>
</comp>

<comp id="813" class="1005" name="I_cast_cast_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="3"/>
<pin id="815" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="I_cast_cast "/>
</bind>
</comp>

<comp id="818" class="1005" name="ofmap_size_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ofmap_size "/>
</bind>
</comp>

<comp id="826" class="1005" name="i_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_4_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="11" slack="1"/>
<pin id="833" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_5_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="11" slack="1"/>
<pin id="838" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_12_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="2"/>
<pin id="844" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="847" class="1005" name="O_cast4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="4"/>
<pin id="849" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="O_cast4 "/>
</bind>
</comp>

<comp id="853" class="1005" name="next_mul8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="0"/>
<pin id="855" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="858" class="1005" name="next_mul3_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="n_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="7" slack="0"/>
<pin id="868" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="m_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="6" slack="0"/>
<pin id="876" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_8_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="4"/>
<pin id="881" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp5_cast_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="4"/>
<pin id="886" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="x_cast1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="1"/>
<pin id="891" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_cast1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="x_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="next_mul_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="0"/>
<pin id="905" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="908" class="1005" name="y_cast1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="2"/>
<pin id="910" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="y_cast1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="y_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="output_V_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="5"/>
<pin id="923" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="output_V_addr_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="c_cast_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="1"/>
<pin id="928" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_cast "/>
</bind>
</comp>

<comp id="931" class="1005" name="c_cast1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="3"/>
<pin id="933" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="c_cast1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="c_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="0"/>
<pin id="941" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="r_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="2" slack="0"/>
<pin id="949" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="957" class="1005" name="w_index_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="2"/>
<pin id="959" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="11" slack="1"/>
<pin id="964" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="input_V_addr_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="1"/>
<pin id="969" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="weight_V_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="15" slack="1"/>
<pin id="974" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="input_V_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="weight_V_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="1"/>
<pin id="984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="next_mul1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="0"/>
<pin id="989" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="n_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="7" slack="0"/>
<pin id="997" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="bias_V_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="2"/>
<pin id="1002" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="x2_cast9_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="11" slack="1"/>
<pin id="1007" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x2_cast9 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="x_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="y_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="3" slack="0"/>
<pin id="1023" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="next_mul2_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="0"/>
<pin id="1028" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="output_V_addr_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="1"/>
<pin id="1033" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="p_s_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="15" slack="1"/>
<pin id="1038" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="80" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="80" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="165" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="165" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="165" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="390"><net_src comp="199" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="187" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="176" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="176" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="211" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="211" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="211" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="211" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="415" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="411" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="183" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="50" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="439" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="445" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="222" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="222" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="222" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="244" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="233" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="233" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="233" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="244" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="195" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="537"><net_src comp="255" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="255" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="255" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="255" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="266" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="266" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="266" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="266" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="554" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="66" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="266" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="558" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="653"><net_src comp="68" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="105" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="70" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="662"><net_src comp="72" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="74" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="665"><net_src comp="656" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="670"><net_src comp="288" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="277" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="277" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="42" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="277" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="694"><net_src comp="300" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="300" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="300" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="58" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="311" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="311" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="58" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="322" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="322" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="284" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="754"><net_src comp="157" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="105" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="750" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="32" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="756" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="783"><net_src comp="642" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="645" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="648" pin="3"/><net_sink comp="778" pin=2"/></net>

<net id="786"><net_src comp="778" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="790"><net_src comp="80" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="794"><net_src comp="787" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="799"><net_src comp="86" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="805"><net_src comp="92" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="811"><net_src comp="339" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="816"><net_src comp="343" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="821"><net_src comp="351" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="829"><net_src comp="363" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="834"><net_src comp="374" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="839"><net_src comp="377" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="845"><net_src comp="380" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="850"><net_src comp="383" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="856"><net_src comp="386" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="861"><net_src comp="391" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="869"><net_src comp="405" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="877"><net_src comp="428" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="882"><net_src comp="434" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="887"><net_src comp="467" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="892"><net_src comp="471" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="901"><net_src comp="484" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="906"><net_src comp="490" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="911"><net_src comp="495" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="919"><net_src comp="508" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="924"><net_src comp="111" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="929"><net_src comp="534" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="934"><net_src comp="538" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="942"><net_src comp="548" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="950"><net_src comp="568" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="955"><net_src comp="579" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="960"><net_src comp="611" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="965"><net_src comp="619" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="970"><net_src comp="118" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="975"><net_src comp="130" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="980"><net_src comp="125" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="985"><net_src comp="137" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="990"><net_src comp="666" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="998"><net_src comp="680" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1003"><net_src comp="142" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1008"><net_src comp="691" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1016"><net_src comp="704" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1024"><net_src comp="719" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1029"><net_src comp="725" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1034"><net_src comp="149" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1039"><net_src comp="766" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="774" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {2 12 17 }
	Port: weight_V | {}
	Port: bias_V | {}
 - Input state : 
	Port: dut_perform_conv : input_V | {10 11 }
	Port: dut_perform_conv : output_V | {11 12 15 16 }
	Port: dut_perform_conv : weight_V | {10 11 }
	Port: dut_perform_conv : bias_V | {15 16 }
	Port: dut_perform_conv : M | {1 }
	Port: dut_perform_conv : N | {1 }
	Port: dut_perform_conv : O | {1 }
  - Chain level:
	State 1
		I : 1
		I_cast24_cast : 2
		I_cast_cast : 2
		ofmap_size : 1
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_32 : 2
		tmp_1 : 1
		output_V_addr : 2
		stg_35 : 3
	State 3
		next_mul8 : 1
		next_mul3 : 1
		n_cast : 1
		tmp_3 : 2
		n_1 : 1
		stg_51 : 3
	State 4
		m_cast1 : 1
		m_cast21_cast : 1
		m_cast : 1
		tmp_6 : 2
		m_1 : 1
		stg_59 : 3
		tmp_8 : 2
		tmp_9 : 2
		tmp_9_cast1 : 3
		p_shl : 3
		p_shl_cast : 4
		tmp5 : 5
		tmp5_cast : 6
	State 5
		x_cast1 : 1
		x_cast : 1
		tmp_10 : 2
		x_1 : 1
		stg_74 : 3
	State 6
		next_mul : 1
		y_cast1 : 1
		y_cast : 1
		exitcond2 : 2
		y_1 : 1
		stg_83 : 3
		tmp_13_cast : 1
		tmp2 : 2
		o_index : 3
		tmp_13 : 4
		output_V_addr_2 : 5
	State 7
		c_cast : 1
		c_cast1 : 1
		exitcond3 : 1
		c_1 : 1
		stg_96 : 2
	State 8
		r_cast : 1
		r_cast1 : 1
		exitcond4 : 1
		r_1 : 1
		stg_103 : 2
		tmp3 : 2
		tmp : 3
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_17 : 3
		tmp6 : 4
		tmp6_cast : 5
		w_index : 6
	State 9
		tmp1 : 1
	State 10
		i_index : 1
		tmp_18 : 2
		input_V_addr : 3
		input_V_load : 4
		weight_V_addr : 1
		weight_V_load : 2
	State 11
	State 12
		p_Val2_4 : 1
		tmp_20 : 1
		p_Val2_5 : 2
		tmp_21 : 3
		stg_132 : 4
	State 13
		next_mul1 : 1
		n1_cast : 1
		tmp_7 : 2
		n_2 : 1
		stg_141 : 3
		tmp_s : 1
		bias_V_addr : 2
	State 14
		x2_cast9 : 1
		x2_cast : 1
		tmp_11 : 2
		x_2 : 1
		stg_152 : 3
	State 15
		y3_cast : 1
		exitcond : 2
		y_2 : 1
		stg_159 : 3
		next_mul2 : 1
		tmp_16_cast : 1
		tmp7 : 2
		index : 3
		tmp_14 : 4
		output_V_addr_1 : 5
		p_Val2_s : 6
	State 16
		p_Val2_2 : 1
		tmp_15 : 2
		tmp_16 : 2
		p_s : 3
	State 17
		stg_175 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       I_fu_333       |    0    |    0    |    3    |
|          |      i_1_fu_363      |    0    |    0    |    10   |
|          |   next_mul8_fu_386   |    0    |    0    |    11   |
|          |   next_mul3_fu_391   |    0    |    0    |    11   |
|          |      n_1_fu_405      |    0    |    0    |    7    |
|          |      m_1_fu_428      |    0    |    0    |    6    |
|          |     tmp_9_fu_439     |    0    |    0    |    11   |
|          |      tmp5_fu_461     |    0    |    0    |    14   |
|          |      x_1_fu_484      |    0    |    0    |    3    |
|          |    next_mul_fu_490   |    0    |    0    |    7    |
|          |      y_1_fu_508      |    0    |    0    |    3    |
|          |      tmp2_fu_518     |    0    |    0    |    2    |
|          |    o_index_fu_524    |    0    |    0    |    2    |
|          |      c_1_fu_548      |    0    |    0    |    2    |
|    add   |      r_1_fu_568      |    0    |    0    |    2    |
|          |      tmp3_fu_574     |    0    |    0    |    2    |
|          |      tmp_fu_579      |    0    |    0    |    2    |
|          |      tmp6_fu_602     |    0    |    0    |    2    |
|          |    w_index_fu_611    |    0    |    0    |    15   |
|          |      tmp4_fu_624     |    0    |    0    |    2    |
|          |    i_index_fu_628    |    0    |    0    |    2    |
|          |   next_mul1_fu_666   |    0    |    0    |    11   |
|          |      n_2_fu_680      |    0    |    0    |    7    |
|          |      x_2_fu_704      |    0    |    0    |    3    |
|          |      y_2_fu_719      |    0    |    0    |    3    |
|          |   next_mul2_fu_725   |    0    |    0    |    7    |
|          |      tmp7_fu_734     |    0    |    0    |    2    |
|          |     index_fu_740     |    0    |    0    |    2    |
|          |    p_Val2_2_fu_750   |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond1_fu_357   |    0    |    0    |    4    |
|          |     tmp_3_fu_400     |    0    |    0    |    3    |
|          |     tmp_6_fu_423     |    0    |    0    |    3    |
|          |     tmp_10_fu_479    |    0    |    0    |    2    |
|          |   exitcond2_fu_503   |    0    |    0    |    2    |
|   icmp   |   exitcond3_fu_542   |    0    |    0    |    1    |
|          |   exitcond4_fu_562   |    0    |    0    |    1    |
|          |     tmp_7_fu_675     |    0    |    0    |    3    |
|          |     tmp_11_fu_699    |    0    |    0    |    2    |
|          |    exitcond_fu_714   |    0    |    0    |    2    |
|          |     tmp_16_fu_760    |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|  select  |      p_s_fu_766      |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   ofmap_size_fu_351  |    1    |    0    |    7    |
|    mul   |     tmp_8_fu_434     |    1    |    0    |    4    |
|          |      tmp1_fu_619     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_17_fu_596    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_778      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   O_read_read_fu_80  |    0    |    0    |    0    |
|   read   |   N_read_read_fu_86  |    0    |    0    |    0    |
|          |   M_read_read_fu_92  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_329     |    0    |    0    |    0    |
|   trunc  |     tmp_12_fu_380    |    0    |    0    |    0    |
|          |     tmp_15_fu_756    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | I_cast24_cast_fu_339 |    0    |    0    |    0    |
|          |  I_cast_cast_fu_343  |    0    |    0    |    0    |
|          |    O_cast2_fu_347    |    0    |    0    |    0    |
|          |     tmp_1_fu_369     |    0    |    0    |    0    |
|          |     tmp_4_fu_374     |    0    |    0    |    0    |
|          |     tmp_5_fu_377     |    0    |    0    |    0    |
|          |    O_cast4_fu_383    |    0    |    0    |    0    |
|          |     n_cast_fu_396    |    0    |    0    |    0    |
|          |    m_cast1_fu_411    |    0    |    0    |    0    |
|          | m_cast21_cast_fu_415 |    0    |    0    |    0    |
|          |     m_cast_fu_419    |    0    |    0    |    0    |
|          |  tmp_9_cast1_fu_445  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_457  |    0    |    0    |    0    |
|          |   tmp5_cast_fu_467   |    0    |    0    |    0    |
|          |    x_cast1_fu_471    |    0    |    0    |    0    |
|          |     x_cast_fu_475    |    0    |    0    |    0    |
|          |    y_cast1_fu_495    |    0    |    0    |    0    |
|   zext   |     y_cast_fu_499    |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_514  |    0    |    0    |    0    |
|          |     tmp_13_fu_529    |    0    |    0    |    0    |
|          |     c_cast_fu_534    |    0    |    0    |    0    |
|          |    c_cast1_fu_538    |    0    |    0    |    0    |
|          |     r_cast_fu_554    |    0    |    0    |    0    |
|          |    r_cast1_fu_558    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_592  |    0    |    0    |    0    |
|          | tmp_cast_cast_fu_616 |    0    |    0    |    0    |
|          |     tmp_18_fu_633    |    0    |    0    |    0    |
|          |    n1_cast_fu_671    |    0    |    0    |    0    |
|          |     tmp_s_fu_686     |    0    |    0    |    0    |
|          |    x2_cast9_fu_691   |    0    |    0    |    0    |
|          |    x2_cast_fu_695    |    0    |    0    |    0    |
|          |    y3_cast_fu_710    |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_730  |    0    |    0    |    0    |
|          |     tmp_14_fu_745    |    0    |    0    |    0    |
|          |     p_cast_fu_774    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     p_shl_fu_449     |    0    |    0    |    0    |
|bitconcatenate|     p_shl1_fu_584    |    0    |    0    |    0    |
|          |     tmp_20_fu_648    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp6_cast_fu_607   |    0    |    0    |    0    |
|   sext   |     tmp_19_fu_638    |    0    |    0    |    0    |
|          |     OP1_V_fu_642     |    0    |    0    |    0    |
|          |     OP2_V_fu_645     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_21_fu_656    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   227   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  I_cast24_cast_reg_808 |   11   |
|   I_cast_cast_reg_813  |    8   |
|     M_read_reg_802     |    8   |
|     N_read_reg_796     |    8   |
|     O_cast4_reg_847    |    7   |
|     O_read_reg_787     |    4   |
|  bias_V_addr_reg_1000  |    6   |
|       c_1_reg_939      |    2   |
|     c_cast1_reg_931    |   11   |
|     c_cast_reg_926     |    5   |
|        c_reg_251       |    2   |
|       i_1_reg_826      |   10   |
|        i_reg_161       |   10   |
|  input_V_addr_reg_967  |   10   |
|  input_V_load_reg_977  |   16   |
|       m_1_reg_874      |    6   |
|        m_reg_207       |    6   |
|       n1_reg_273       |    7   |
|       n_1_reg_866      |    7   |
|       n_2_reg_995      |    7   |
|        n_reg_172       |    7   |
|    next_mul1_reg_987   |   11   |
|   next_mul2_reg_1026   |    7   |
|    next_mul3_reg_858   |   11   |
|    next_mul8_reg_853   |   11   |
|    next_mul_reg_903    |    7   |
|   ofmap_size_reg_818   |    8   |
|output_V_addr_1_reg_1031|   10   |
| output_V_addr_2_reg_921|   10   |
|      p_s_reg_1036      |   15   |
|    phi_mul1_reg_284    |   11   |
|    phi_mul2_reg_183    |   11   |
|    phi_mul7_reg_195    |   11   |
|    phi_mul9_reg_318    |    7   |
|     phi_mul_reg_240    |    7   |
|       r_1_reg_947      |    2   |
|        r_reg_262       |    2   |
|      tmp1_reg_962      |   11   |
|    tmp5_cast_reg_884   |   16   |
|     tmp_12_reg_842     |    7   |
|      tmp_4_reg_831     |   11   |
|      tmp_5_reg_836     |   11   |
|      tmp_8_reg_879     |    8   |
|       tmp_reg_952      |    8   |
|     w_index_reg_957    |   16   |
|  weight_V_addr_reg_972 |   15   |
|  weight_V_load_reg_982 |   16   |
|    x2_cast9_reg_1005   |   11   |
|       x2_reg_296       |    3   |
|       x_1_reg_898      |    3   |
|      x_2_reg_1013      |    3   |
|     x_cast1_reg_889    |   11   |
|        x_reg_218       |    3   |
|       y3_reg_307       |    3   |
|       y_1_reg_916      |    3   |
|      y_2_reg_1021      |    3   |
|     y_cast1_reg_908    |    8   |
|        y_reg_229       |    3   |
+------------------------+--------+
|          Total         |   472  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   4  |  10  |   40   ||    10   |
| grp_access_fu_105 |  p1  |   3  |  16  |   48   ||    16   |
| grp_access_fu_125 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_137 |  p0  |   2  |  15  |   30   ||    15   |
|  phi_mul2_reg_183 |  p0  |   2  |  11  |   22   ||    11   |
|  phi_mul7_reg_195 |  p0  |   2  |  11  |   22   ||    11   |
|  phi_mul1_reg_284 |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  10.997 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   227  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   84   |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   10   |   472  |   311  |
+-----------+--------+--------+--------+--------+
