$date
	Tue Nov 04 20:25:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module design_tb $end
$var wire 1 ! y $end
$var wire 4 " q [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module Q1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 4 % t [3:0] $end
$var wire 4 & q [3:0] $end
$var reg 1 ! y $end
$scope module tff0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$scope module tff1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$scope module tff2 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 + t $end
$var reg 1 , q $end
$upscope $end
$scope module tff3 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 - t $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
1'
b0 &
b1 %
1$
0#
b0 "
0!
$end
#5
1#
#10
0#
0$
#15
1)
b11 %
b1 "
b1 &
1(
1#
#20
0#
#25
0)
b1 %
1*
b10 "
b10 &
0(
1#
#30
0#
#35
1+
1)
b111 %
1!
b11 "
b11 &
1(
1#
#40
0#
#45
0+
0)
b1 %
0!
1,
0*
b100 "
b100 &
0(
1#
#50
0#
#55
1)
b11 %
b101 "
b101 &
1(
1#
#60
0#
#65
0)
b1 %
1*
b110 "
b110 &
0(
1#
#70
0#
#75
1-
1+
1)
b1111 %
b111 "
b111 &
1(
1#
#80
0#
#85
0-
0+
0)
b1 %
1.
0,
0*
b1000 "
b1000 &
0(
1#
#90
0#
#95
1)
b11 %
1!
b1001 "
b1001 &
1(
1#
#100
0#
#105
0)
b1 %
0!
1*
b1010 "
b1010 &
0(
1#
#110
0#
#115
1+
1)
b111 %
b1011 "
b1011 &
1(
1#
#120
0#
#125
0+
0)
b1 %
1,
0*
b1100 "
b1100 &
0(
1#
#130
0#
#135
1)
b11 %
b1101 "
b1101 &
1(
1#
#140
0#
#145
0)
b1 %
1*
b1110 "
b1110 &
0(
1#
#150
0#
#155
1-
1+
1)
b1111 %
b1111 "
b1111 &
1(
1#
#160
0#
#165
0-
0+
0)
b1 %
0.
0,
0*
b0 "
b0 &
0(
1#
#170
0#
#175
1)
b11 %
b1 "
b1 &
1(
1#
#180
0#
#185
0)
b1 %
1*
b10 "
b10 &
0(
1#
#190
0#
#195
1+
1)
b111 %
1!
b11 "
b11 &
1(
1#
#200
0#
#205
0+
0)
b1 %
0!
1,
0*
b100 "
b100 &
0(
1#
#210
0#
