<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///T:/IntelFPGA/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>DSPB_MMSE/dut/input_IF</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<LATENCY block='lastTStep'>4</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Mon Aug 16 17:43:59 2021
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>out_1_Noisy_Signal_Valid</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_Noisy_Signal</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_sharedMemWireData_DSPB_MMSE_dut_input_IF_input_fifo_x</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_sharedMemPortAddr_DSPB_MMSE_dut_input_IF_input_fifo_x</NAME>
 <WIDTH>9</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_sharedMemPortData_DSPB_MMSE_dut_input_IF_input_fifo_x</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_sharedMemPortWriteEn_DSPB_MMSE_dut_input_IF_input_fifo_x</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_AddSLoad_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_addr_counter_LoadableCounter_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_EdgeDetect_Xor_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_AddSLoad_x</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>11</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_And_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_BitExtract_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_CmpGE_x</FUNAME>
 <FUTYPE>COMPARE</FUTYPE>
 <LUT4>13</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_Const5_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_StretchPulse_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_addr_counter_CmpEQ_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_addr_counter_Const1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_addr_counter_Const2_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>DSPB_MMSE_dut_input_IF_addr_counter_LoadableCounter_x</FUNAME>
 <FUTYPE>LOADABLECOUNTER</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>And_rsrvd_fix</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const2</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const3</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>GPOut</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>frame_ready</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>frame_ready1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>in_sharedMemWireData_DSPB_MMSE_dut_input_IF_input_fifo_x</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_sharedMemPortAddr_DSPB_MMSE_dut_input_IF_input_fifo_x</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_sharedMemPortData_DSPB_MMSE_dut_input_IF_input_fifo_x</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_sharedMemPortWriteEn_DSPB_MMSE_dut_input_IF_input_fifo_x</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>frame_ready_PreShift_1</FUNAME>
 <FUTYPE>BITSHIFT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_frame_ready1_q_2</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist1_frame_ready_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_SampleDelay_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist3_DSPB_MMSE_dut_input_IF_StretchPulse_And_x_q_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>3</LATENCY>
</FUNIT>
<TOTAL>
 <LUT4>41</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
