// Seed: 1792825667
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wand id_2
);
  assign id_2 = id_4;
  logic [7:0] id_5;
  initial begin : LABEL_0
    id_2 = 1'h0;
  end
  assign id_1 = 1;
  wire id_6;
  logic [7:0] id_7 = id_5;
  assign id_5[1] = id_7[1 : ""];
endmodule
module module_1 #(
    parameter id_16 = 32'd12,
    parameter id_17 = 32'd0
) (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output wand id_8,
    output tri1 id_9,
    input wire id_10,
    input wor id_11,
    output wor id_12,
    output tri0 id_13,
    output tri1 id_14
);
  defparam id_16.id_17 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13
  );
  assign modCall_1.type_8 = 0;
  assign id_14 = id_7;
endmodule
