Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Designs/DCSE/FPGA Prototyping/Modulo3/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to D:/Designs/DCSE/FPGA Prototyping/Modulo3/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: LCD_Spartan3A.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Spartan3A.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Spartan3A"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : LCD_Spartan3A
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : LCD_Spartan3A.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/mod_m_counter.vhd" in Library work.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart_rx.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/fifo.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart_tx.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/ps2_rx.vhd" in Library work.
Architecture behavioral of Entity ps2_rx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_code.vhd" in Library work.
Architecture behavioral of Entity kb_code is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/key2ascii.vhd" in Library work.
Architecture behavioral of Entity key2ascii is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/debounce.vhd" in Library work.
Architecture imp_fsmd_arch of Entity debounce is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd" in Library work.
Architecture behavioral of Entity control_interfaz is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/LCD_Control.vhd" in Library work.
Architecture behavioral of Entity lcd_control is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_test.vhd" in Library work.
Architecture behavioral of Entity kb_test is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/Modulo3/LCD_Spartan3A.vhd" in Library work.
Architecture behavioral of Entity lcd_spartan3a is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD_Spartan3A> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control_interfaz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LCD_Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kb_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <imp_fsmd_arch>).

Analyzing hierarchy for entity <kb_code> in library <work> (architecture <Behavioral>) with generics.
	W_SIZE = 2

Analyzing hierarchy for entity <uart> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	DVSR = 163
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16

Analyzing hierarchy for entity <key2ascii> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ps2_rx> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <fifo> in library <work> (architecture <Behavioral>) with generics.
	B = 8
	W = 4

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <Behavioral>) with generics.
	M = 163
	N = 8

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <fifo> in library <work> (architecture <Behavioral>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD_Spartan3A> in library <work> (Architecture <behavioral>).
Entity <LCD_Spartan3A> analyzed. Unit <LCD_Spartan3A> generated.

Analyzing Entity <Control_interfaz> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd" line 114: Unconnected output port 'db_tick' of component 'debounce'.
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd" line 121: Unconnected output port 'db_tick' of component 'debounce'.
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd" line 128: Unconnected output port 'db_tick' of component 'debounce'.
INFO:Xst:1561 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd" line 176: Mux is complete : default of case is discarded
Entity <Control_interfaz> analyzed. Unit <Control_interfaz> generated.

Analyzing Entity <debounce> in library <work> (Architecture <imp_fsmd_arch>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <LCD_Control> in library <work> (Architecture <behavioral>).
Entity <LCD_Control> analyzed. Unit <LCD_Control> generated.

Analyzing Entity <kb_test> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_test.vhd" line 60: Unconnected output port 'tx_full' of component 'uart'.
Entity <kb_test> analyzed. Unit <kb_test> generated.

Analyzing generic Entity <kb_code> in library <work> (Architecture <Behavioral>).
	W_SIZE = 2
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_code.vhd" line 62: Unconnected output port 'full' of component 'fifo'.
Entity <kb_code> analyzed. Unit <kb_code> generated.

Analyzing Entity <ps2_rx> in library <work> (Architecture <Behavioral>).
Entity <ps2_rx> analyzed. Unit <ps2_rx> generated.

Analyzing generic Entity <fifo.1> in library <work> (Architecture <Behavioral>).
	B = 8
	W = 4
Entity <fifo.1> analyzed. Unit <fifo.1> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	DVSR = 163
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart.vhd" line 61: Unconnected output port 'q' of component 'mod_m_counter'.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <Behavioral>).
	M = 163
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing generic Entity <fifo.2> in library <work> (Architecture <Behavioral>).
	B = 8
	W = 2
Entity <fifo.2> analyzed. Unit <fifo.2> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <key2ascii> in library <work> (Architecture <Behavioral>).
Entity <key2ascii> analyzed. Unit <key2ascii> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCD_Control>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/LCD_Control.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 60                                             |
    | Inputs             | 16                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <ascii_reg>.
    Found 8-bit up counter for signal <btne_reg>.
    Found 8-bit up counter for signal <btnn_reg>.
    Found 8-bit up counter for signal <btns_reg>.
    Found 8-bit up counter for signal <btnw_reg>.
    Found 26-bit subtractor for signal <c_dec>.
    Found 26-bit register for signal <c_reg>.
    Found 4-bit register for signal <display_reg>.
    Found 4-bit adder for signal <display_reg$addsub0000> created at line 360.
    Found 2-bit register for signal <led_reg>.
    Found 8-bit register for signal <n_reg>.
    Found 8-bit adder for signal <n_reg$addsub0000> created at line 359.
    Found 1-bit register for signal <rs_reg>.
    Found 8-bit comparator less for signal <state_reg$cmp_lt0000> created at line 522.
    Found 1-bit register for signal <updown_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <LCD_Control> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/debounce.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <q_next$share0000> created at line 63.
    Found 21-bit register for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <key2ascii>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/key2ascii.vhd".
Unit <key2ascii> synthesized.


Synthesizing Unit <ps2_rx>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/ps2_rx.vhd".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <b_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit register for signal <n_reg>.
    Found 4-bit subtractor for signal <n_reg$addsub0000> created at line 107.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <fifo_1>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/fifo.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <r_data>.
    Found 128-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 4-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 105.
    Found 1-bit register for signal <full_reg>.
    Found 4-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 105.
    Found 4-bit register for signal <r_ptr_reg>.
    Found 4-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 105.
    Found 4-bit adder for signal <r_ptr_succ$add0000> created at line 95.
    Found 4-bit register for signal <w_ptr_reg>.
    Found 4-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 105.
    Found 4-bit adder for signal <w_ptr_succ$add0000> created at line 94.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <fifo_1> synthesized.


Synthesizing Unit <mod_m_counter>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/mod_m_counter.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 55.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart_rx.vhd".
    Found finite state machine <FSM_3> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 98.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 74.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <fifo_2>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/fifo.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <r_data>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 105.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 105.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 105.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 95.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 105.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 94.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <fifo_2> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart_tx.vhd".
    Found finite state machine <FSM_4> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 107.
    Found 4-bit adder for signal <s_next$add0000> created at line 95.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <Control_interfaz>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/Control_interfaz.vhd".
    Found 1-bit register for signal <delay_rotary_q1>.
    Found 1-bit register for signal <rotary_a_in>.
    Found 1-bit register for signal <rotary_b_in>.
    Found 1-bit register for signal <rotary_event>.
    Found 2-bit register for signal <rotary_in>.
    Found 1-bit register for signal <rotary_left>.
    Found 1-bit register for signal <rotary_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q1$mux0000> created at line 164.
    Found 1-bit register for signal <rotary_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rotary_q2$mux0000> created at line 164.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Control_interfaz> synthesized.


Synthesizing Unit <kb_code>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_code.vhd".
    Found 1-bit register for signal <state_reg<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <kb_code> synthesized.


Synthesizing Unit <uart>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <kb_test>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/kb_test.vhd".
Unit <kb_test> synthesized.


Synthesizing Unit <LCD_Spartan3A>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/Modulo3/LCD_Spartan3A.vhd".
Unit <LCD_Spartan3A> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 4
 21-bit subtractor                                     : 8
 26-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 8-bit up counter                                      : 4
# Registers                                            : 72
 1-bit register                                        : 18
 2-bit register                                        : 6
 21-bit register                                       : 8
 26-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 6
 8-bit register                                        : 30
 9-bit register                                        : 1
# Comparators                                          : 7
 2-bit comparator equal                                : 4
 4-bit comparator equal                                : 2
 8-bit comparator less                                 : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <kb_test_unit/uart_unit/uart_tx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <kb_test_unit/uart_unit/uart_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <kb_test_unit/kb_code_unit/ps2_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 dps   | 01
 load  | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Control_interfaz_unit/btn_n_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/btn_e_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/btn_s_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/btn_w_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/sw0_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/sw1_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/sw2_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
Optimizing FSM <Control_interfaz_unit/btn_press_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD_Control_unit/state_reg/FSM> on signal <state_reg[1:23]> with one-hot encoding.
----------------------------------------
 State       | Encoding
----------------------------------------
 idle        | 00000000000000000000001
 poi1        | 00000000000000000000010
 poi2        | 00000000000000000000100
 poi3        | 00000000000000000001000
 poi4        | 00000000000000000010000
 poi5        | 00000000000000000100000
 poi6        | 00000000000000001000000
 poi7        | 00000000000000010000000
 poi8        | 00000000000000100000000
 poi9        | 00000000000001000000000
 conf_hsetup | 00000000000010000000000
 conf_hhold  | 00000000000100000000000
 conf_unus   | 00000000001000000000000
 conf_lsetup | 00000000010000000000000
 conf_lhold  | 00000000100000000000000
 conf_40us   | 00000001000000000000000
 modo        | 00000010000000000000000
 tx_hsetup   | 00000100000000000000000
 tx_hhold    | 00001000000000000000000
 tx_unus     | 00010000000000000000000
 tx_lsetup   | 00100000000000000000000
 tx_lhold    | 01000000000000000000000
 tx_40us     | 10000000000000000000000
----------------------------------------
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:1710 - FF/Latch <array_reg_2_7> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_7> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_7> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_7> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 4
 21-bit subtractor                                     : 8
 26-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 8-bit up counter                                      : 4
# Registers                                            : 548
 Flip-Flops                                            : 548
# Comparators                                          : 7
 2-bit comparator equal                                : 4
 4-bit comparator equal                                : 2
 8-bit comparator less                                 : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LCD_Spartan3A> ...

Optimizing unit <LCD_Control> ...

Optimizing unit <debounce> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <fifo_1> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <fifo_2> ...

Optimizing unit <uart_tx> ...

Optimizing unit <Control_interfaz> ...
WARNING:Xst:1710 - FF/Latch <kb_test_unit/uart_unit/fifo_tx_unit/array_reg_3_7> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kb_test_unit/uart_unit/fifo_tx_unit/array_reg_1_7> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kb_test_unit/uart_unit/fifo_tx_unit/array_reg_0_7> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kb_test_unit/uart_unit/fifo_tx_unit/array_reg_2_7> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kb_test_unit/uart_unit/fifo_rx_unit/full_reg> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <kb_test_unit/uart_unit/uart_tx_unit/b_reg_7> (without init value) has a constant value of 0 in block <LCD_Spartan3A>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_Spartan3A, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 574
 Flip-Flops                                            : 574

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_Spartan3A.ngr
Top Level Output File Name         : LCD_Spartan3A
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1913
#      GND                         : 1
#      INV                         : 193
#      LUT1                        : 37
#      LUT2                        : 50
#      LUT2_D                      : 9
#      LUT2_L                      : 5
#      LUT3                        : 238
#      LUT3_D                      : 9
#      LUT3_L                      : 11
#      LUT4                        : 705
#      LUT4_D                      : 26
#      LUT4_L                      : 38
#      MUXCY                       : 268
#      MUXF5                       : 76
#      MUXF6                       : 16
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 222
# FlipFlops/Latches                : 574
#      FD                          : 7
#      FDC                         : 291
#      FDCE                        : 256
#      FDE                         : 1
#      FDP                         : 10
#      FDPE                        : 8
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      706  out of   5888    11%  
 Number of Slice Flip Flops:            574  out of  11776     4%  
 Number of 4 input LUTs:               1321  out of  11776    11%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    372     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 574   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+--------------------------------------------------------+-------+
Control Signal                       | Buffer(FF name)                                        | Load  |
-------------------------------------+--------------------------------------------------------+-------+
reset(Control_interfaz_unit/reset1:O)| NONE(kb_test_unit/uart_unit/fifo_tx_unit/array_reg_3_3)| 381   |
N0(XST_GND:G)                        | NONE(Control_interfaz_unit/btn_n_unit/q_reg_16)        | 184   |
-------------------------------------+--------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.827ns (Maximum Frequency: 67.445MHz)
   Minimum input arrival time before clock: 14.541ns
   Maximum output required time after clock: 20.508ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.827ns (frequency: 67.445MHz)
  Total number of paths / destination ports: 277458 / 824
-------------------------------------------------------------------------
Delay:               14.827ns (Levels of Logic = 31)
  Source:            Control_interfaz_unit/btn_n_unit/q_reg_0 (FF)
  Destination:       LCD_Control_unit/ascii_reg_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Control_interfaz_unit/btn_n_unit/q_reg_0 to LCD_Control_unit/ascii_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.674  Control_interfaz_unit/btn_n_unit/q_reg_0 (Control_interfaz_unit/btn_n_unit/q_reg_0)
     LUT1:I0->O            1   0.648   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<0>_rt (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<0> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<1> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<2> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<3> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<4> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<5> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<6> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<7> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<8> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<9> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<10> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<11> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<12> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<13> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<14> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<15> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<16> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<17> (Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_cy<17>)
     XORCY:CI->O           1   0.844   0.423  Control_interfaz_unit/btn_n_unit/Msub_q_next_share0000_xor<18> (Control_interfaz_unit/btn_n_unit/q_next_share0000<18>)
     LUT4:I3->O            2   0.648   0.450  Control_interfaz_unit/btn_n_unit/q_next<18>1 (Control_interfaz_unit/btn_n_unit/q_next<18>)
     LUT4:I3->O            1   0.648   0.000  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_lut<3> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_lut<3>)
     MUXCY:S->O            1   0.632   0.000  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<3> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<4> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.269   0.450  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<5> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000)
     LUT4:I3->O           12   0.648   1.041  Control_interfaz_unit/btn_n_unit/db_tick1 (btn_tick<3>)
     LUT4_D:I1->LO         1   0.643   0.103  LCD_Control_unit/state_reg_cmp_eq0004_SW0 (N532)
     LUT4:I3->O           10   0.648   0.914  LCD_Control_unit/state_reg_cmp_eq0004 (LCD_Control_unit/state_reg_cmp_eq0004)
     LUT4:I2->O            1   0.648   0.452  LCD_Control_unit/ascii_reg_mux0000<6>15 (LCD_Control_unit/ascii_reg_mux0000<6>15)
     LUT3_L:I2->LO         1   0.648   0.103  LCD_Control_unit/ascii_reg_mux0000<6>29 (LCD_Control_unit/ascii_reg_mux0000<6>29)
     LUT4:I3->O            1   0.648   0.000  LCD_Control_unit/ascii_reg_mux0000<6>40 (LCD_Control_unit/ascii_reg_mux0000<6>)
     FDCE:D                    0.252          LCD_Control_unit/ascii_reg_6
    ----------------------------------------
    Total                     14.827ns (10.217ns logic, 4.610ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27847 / 266
-------------------------------------------------------------------------
Offset:              14.541ns (Levels of Logic = 13)
  Source:            pb<3> (PAD)
  Destination:       LCD_Control_unit/ascii_reg_6 (FF)
  Destination Clock: clk rising

  Data Path: pb<3> to LCD_Control_unit/ascii_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  pb_3_IBUF (pb_3_IBUF)
     LUT3_D:I0->O         24   0.648   1.255  Control_interfaz_unit/btn_n_unit/q_next<0>21 (Control_interfaz_unit/btn_n_unit/N1)
     LUT4_D:I3->O          1   0.648   0.423  Control_interfaz_unit/btn_n_unit/q_next<19>1_SW0_SW0 (N232)
     LUT4:I3->O            1   0.648   0.423  Control_interfaz_unit/btn_n_unit/q_next<19>1_SW0_SW2 (N270)
     LUT4:I3->O            1   0.648   0.000  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_lut<4> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O            1   0.632   0.000  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<4> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.269   0.450  Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000_wg_cy<5> (Control_interfaz_unit/btn_n_unit/state_reg_cmp_eq0000)
     LUT4:I3->O           12   0.648   1.041  Control_interfaz_unit/btn_n_unit/db_tick1 (btn_tick<3>)
     LUT4_D:I1->LO         1   0.643   0.103  LCD_Control_unit/state_reg_cmp_eq0004_SW0 (N532)
     LUT4:I3->O           10   0.648   0.914  LCD_Control_unit/state_reg_cmp_eq0004 (LCD_Control_unit/state_reg_cmp_eq0004)
     LUT4:I2->O            1   0.648   0.452  LCD_Control_unit/ascii_reg_mux0000<6>15 (LCD_Control_unit/ascii_reg_mux0000<6>15)
     LUT3_L:I2->LO         1   0.648   0.103  LCD_Control_unit/ascii_reg_mux0000<6>29 (LCD_Control_unit/ascii_reg_mux0000<6>29)
     LUT4:I3->O            1   0.648   0.000  LCD_Control_unit/ascii_reg_mux0000<6>40 (LCD_Control_unit/ascii_reg_mux0000<6>)
     FDCE:D                    0.252          LCD_Control_unit/ascii_reg_6
    ----------------------------------------
    Total                     14.541ns (8.477ns logic, 6.064ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1205 / 15
-------------------------------------------------------------------------
Offset:              20.508ns (Levels of Logic = 13)
  Source:            LCD_Control_unit/n_reg_2 (FF)
  Destination:       lcd_db<6> (PAD)
  Source Clock:      clk rising

  Data Path: LCD_Control_unit/n_reg_2 to lcd_db<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             56   0.591   1.413  LCD_Control_unit/n_reg_2 (LCD_Control_unit/n_reg_2)
     LUT2:I0->O            6   0.648   0.812  LCD_Control_unit/data_conf<4>31 (LCD_Control_unit/N82)
     LUT4:I0->O            4   0.648   0.590  LCD_Control_unit/data_conf_cmp_eq001311 (LCD_Control_unit/N64)
     LUT4:I3->O            1   0.648   0.423  LCD_Control_unit/data_conf<4>6_SW0 (N60)
     LUT4:I3->O            1   0.648   0.423  LCD_Control_unit/data_conf<4>6_SW1 (N439)
     LUT4:I3->O            2   0.648   0.590  LCD_Control_unit/data_conf<4>6 (LCD_Control_unit/N641)
     LUT3:I0->O            1   0.648   0.423  LCD_Control_unit/data_conf<6>1106 (LCD_Control_unit/data_conf<6>1106)
     LUT4:I3->O            1   0.648   0.500  LCD_Control_unit/data_conf<6>1110 (LCD_Control_unit/data_conf<6>1110)
     LUT2:I1->O            2   0.643   0.527  LCD_Control_unit/data_conf<6>1122 (LCD_Control_unit/N34)
     LUT4:I1->O            1   0.643   0.500  LCD_Control_unit/lcd_data<2>171 (LCD_Control_unit/lcd_data<2>171)
     LUT4:I1->O            1   0.643   0.563  LCD_Control_unit/lcd_data<2>194_SW0 (N405)
     LUT4:I0->O            1   0.648   0.452  LCD_Control_unit/lcd_data<2>194 (LCD_Control_unit/lcd_data<2>194)
     LUT3:I2->O            1   0.648   0.420  LCD_Control_unit/lcd_data<2>204 (lcd_data<2>)
     OBUF:I->O                 4.520          lcd_db_6_OBUF (lcd_db<6>)
    ----------------------------------------
    Total                     20.508ns (12.872ns logic, 7.636ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================


Total REAL time to Xst completion: 65.00 secs
Total CPU time to Xst completion: 65.39 secs
 
--> 

Total memory usage is 217904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

