# fpga: 


These files was implemented by myself during summer semester in 2020. 

## Dscription: 

**FPGA**: Field-Programmable Gate Array Architectures - FPGA

The Supervisor for this course was Dr. [Musa Al-Yaman](https://scholar.google.com/citations?user=er0VK84AAAAJ&hl=en)

* Mechatroincs Engineering Department 
* The University of Jordan


### Assignment # 1 : 

* Implement a counter that goes through the state sequence.

  000 > 001 > 011 > 010 > 110 > 111 > 101 > 100 > 000 > ...


### [Assignment # 2](https://github.com/MuhammadAlBarham/fpga/tree/master/8_bits%20Adder/Assignment_2_Test) : 

* 8-bit Adder 

### [Assignement # 3](https://github.com/MuhammadAlBarham/fpga/tree/master/16_to_14_Low_Priority_Encoder) : 

* Low Priority Encoder 16 to 4.

### [Assignment # 4](https://github.com/MuhammadAlBarham/fpga/tree/master/LFSR_assignment_4) : 

* linear-feedback shift register (LFSR) 
   * Implement Random bit generator 

### Assignment # 5 :

* [Multipler](https://github.com/MuhammadAlBarham/fpga/tree/master/Multiplier) 
* [gcd](https://github.com/MuhammadAlBarham/fpga/tree/master/gcd)

### [Assignment # 6](https://github.com/MuhammadAlBarham/fpga/tree/master/gcd_testbench/Test_1) : 

* Implementing testbench for gcd 

### [Assignment # 7](https://github.com/MuhammadAlBarham/fpga/tree/master/sram/Test_RAM) : 

* Implementing sram and its test benchtest 
  ** Special thanks to Muhammad Arslan since he contribute to this assignemnt with me.
  
### [Assignement # 8](https://github.com/MuhammadAlBarham/fpga/tree/master/vga%20demo%20and%20hvsync_generator): 

* Implementing hvsync_generator + adding vga demo

### Project :

Students who work on project : 

- Muhammad Al-Barham
- Zeina abdelaziz
- Muhammad Arslan 
- Saed Al-Nabelse 
- Mohannad Atiyeh

Supervisor : Dr.[Musa Al-Yaman](https://scholar.google.com/citations?user=er0VK84AAAAJ&hl=en)



