Generated by Fabric Inserter (version 2019.1-patch2 build 42169) at Tue May 14 15:00:16 2019
Application path: C:/pango/PDS_2019.1-patch2/bin/cdt_ins.exe
Compiling architecture definition.
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling technology operator (valence) library.
Loading technology operator library.
Compiling technology operator library.
Compiling file 'D:/example_ziguang/hdmi_test _char/synthesize/top.vm'.
W: CompilerVer 1003: [D:/example_ziguang/hdmi_test _char/synthesize/top.vm(line number: 83)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
Compiling file 'D:/example_ziguang/hdmi_test _char/synthesize/top.vm' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Read project 'D:/example_ziguang/hdmi_test _char/synthesize/top.fic' Successfully.
Successfully Write Project D:/example_ziguang/hdmi_test _char/synthesize/top.fic.
Successfully Write Project D:/example_ziguang/hdmi_test _char/synthesize/top.fic.
