// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BFS_Gather_BFS_Gather,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.526875,HLS_SYN_LAT=2,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=119,HLS_SYN_LUT=1811,HLS_VERSION=2020_2}" *)

module BFS_Gather (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        peID,
        sw_data,
        exist,
        tmp_dist_0_address0,
        tmp_dist_0_ce0,
        tmp_dist_0_we0,
        tmp_dist_0_d0,
        tmp_dist_0_q0,
        tmp_dist_1_address0,
        tmp_dist_1_ce0,
        tmp_dist_1_we0,
        tmp_dist_1_d0,
        tmp_dist_1_q0,
        tmp_dist_2_address0,
        tmp_dist_2_ce0,
        tmp_dist_2_we0,
        tmp_dist_2_d0,
        tmp_dist_2_q0,
        tmp_dist_3_address0,
        tmp_dist_3_ce0,
        tmp_dist_3_we0,
        tmp_dist_3_d0,
        tmp_dist_3_q0,
        tmp_dist_4_address0,
        tmp_dist_4_ce0,
        tmp_dist_4_we0,
        tmp_dist_4_d0,
        tmp_dist_4_q0,
        tmp_dist_5_address0,
        tmp_dist_5_ce0,
        tmp_dist_5_we0,
        tmp_dist_5_d0,
        tmp_dist_5_q0,
        tmp_dist_6_address0,
        tmp_dist_6_ce0,
        tmp_dist_6_we0,
        tmp_dist_6_d0,
        tmp_dist_6_q0,
        tmp_dist_7_address0,
        tmp_dist_7_ce0,
        tmp_dist_7_we0,
        tmp_dist_7_d0,
        tmp_dist_7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] peID;
input  [31:0] sw_data;
output   exist;
output  [11:0] tmp_dist_0_address0;
output   tmp_dist_0_ce0;
output  [7:0] tmp_dist_0_we0;
output  [63:0] tmp_dist_0_d0;
input  [63:0] tmp_dist_0_q0;
output  [11:0] tmp_dist_1_address0;
output   tmp_dist_1_ce0;
output  [7:0] tmp_dist_1_we0;
output  [63:0] tmp_dist_1_d0;
input  [63:0] tmp_dist_1_q0;
output  [11:0] tmp_dist_2_address0;
output   tmp_dist_2_ce0;
output  [7:0] tmp_dist_2_we0;
output  [63:0] tmp_dist_2_d0;
input  [63:0] tmp_dist_2_q0;
output  [11:0] tmp_dist_3_address0;
output   tmp_dist_3_ce0;
output  [7:0] tmp_dist_3_we0;
output  [63:0] tmp_dist_3_d0;
input  [63:0] tmp_dist_3_q0;
output  [11:0] tmp_dist_4_address0;
output   tmp_dist_4_ce0;
output  [7:0] tmp_dist_4_we0;
output  [63:0] tmp_dist_4_d0;
input  [63:0] tmp_dist_4_q0;
output  [11:0] tmp_dist_5_address0;
output   tmp_dist_5_ce0;
output  [7:0] tmp_dist_5_we0;
output  [63:0] tmp_dist_5_d0;
input  [63:0] tmp_dist_5_q0;
output  [11:0] tmp_dist_6_address0;
output   tmp_dist_6_ce0;
output  [7:0] tmp_dist_6_we0;
output  [63:0] tmp_dist_6_d0;
input  [63:0] tmp_dist_6_q0;
output  [11:0] tmp_dist_7_address0;
output   tmp_dist_7_ce0;
output  [7:0] tmp_dist_7_we0;
output  [63:0] tmp_dist_7_d0;
input  [63:0] tmp_dist_7_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] tmp_dist_0_address0;
reg tmp_dist_0_ce0;
reg[7:0] tmp_dist_0_we0;
reg[63:0] tmp_dist_0_d0;
reg[11:0] tmp_dist_1_address0;
reg tmp_dist_1_ce0;
reg[7:0] tmp_dist_1_we0;
reg[63:0] tmp_dist_1_d0;
reg[11:0] tmp_dist_2_address0;
reg tmp_dist_2_ce0;
reg[7:0] tmp_dist_2_we0;
reg[63:0] tmp_dist_2_d0;
reg[11:0] tmp_dist_3_address0;
reg tmp_dist_3_ce0;
reg[7:0] tmp_dist_3_we0;
reg[63:0] tmp_dist_3_d0;
reg[11:0] tmp_dist_4_address0;
reg tmp_dist_4_ce0;
reg[7:0] tmp_dist_4_we0;
reg[63:0] tmp_dist_4_d0;
reg[11:0] tmp_dist_5_address0;
reg tmp_dist_5_ce0;
reg[7:0] tmp_dist_5_we0;
reg[63:0] tmp_dist_5_d0;
reg[11:0] tmp_dist_6_address0;
reg tmp_dist_6_ce0;
reg[7:0] tmp_dist_6_we0;
reg[63:0] tmp_dist_6_d0;
reg[11:0] tmp_dist_7_address0;
reg tmp_dist_7_ce0;
reg[7:0] tmp_dist_7_we0;
reg[63:0] tmp_dist_7_d0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg    exist_1_data_reg;
reg    exist_1_data_in;
reg    exist_1_vld_reg;
reg    exist_1_vld_in;
reg    exist_1_ack_in;
reg   [7:0] srcDist_V_reg_1485;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] rltBank_fu_396_p1;
reg   [2:0] rltBank_reg_1498;
reg   [11:0] tmp_dist_0_addr_reg_1505;
reg   [11:0] tmp_dist_7_addr_reg_1510;
reg   [11:0] tmp_dist_1_addr_reg_1515;
reg   [11:0] tmp_dist_2_addr_reg_1520;
reg   [11:0] tmp_dist_3_addr_reg_1525;
reg   [11:0] tmp_dist_4_addr_reg_1530;
reg   [11:0] tmp_dist_5_addr_reg_1535;
reg   [11:0] tmp_dist_6_addr_reg_1540;
wire   [0:0] icmp_ln36_fu_422_p2;
reg   [0:0] icmp_ln36_reg_1545;
wire   [0:0] icmp_ln36_1_fu_428_p2;
reg   [0:0] icmp_ln36_1_reg_1550;
wire   [0:0] icmp_ln36_2_fu_434_p2;
reg   [0:0] icmp_ln36_2_reg_1555;
wire   [0:0] icmp_ln36_3_fu_440_p2;
reg   [0:0] icmp_ln36_3_reg_1560;
reg   [2:0] trunc_ln2_reg_1565;
wire   [0:0] icmp_ln878_7_fu_560_p2;
wire   [63:0] zext_ln85_7_fu_574_p1;
wire   [63:0] zext_ln85_6_fu_587_p1;
wire   [63:0] zext_ln85_5_fu_600_p1;
wire   [63:0] zext_ln85_4_fu_613_p1;
wire   [63:0] zext_ln85_3_fu_626_p1;
wire   [63:0] zext_ln85_2_fu_639_p1;
wire   [63:0] zext_ln85_1_fu_652_p1;
wire   [63:0] zext_ln85_fu_665_p1;
wire   [0:0] icmp_ln878_6_fu_693_p2;
wire   [63:0] zext_ln78_7_fu_707_p1;
wire   [63:0] zext_ln78_6_fu_720_p1;
wire   [63:0] zext_ln78_5_fu_733_p1;
wire   [63:0] zext_ln78_4_fu_746_p1;
wire   [63:0] zext_ln78_3_fu_759_p1;
wire   [63:0] zext_ln78_2_fu_772_p1;
wire   [63:0] zext_ln78_1_fu_785_p1;
wire   [63:0] zext_ln78_fu_798_p1;
wire   [0:0] icmp_ln878_5_fu_826_p2;
wire   [63:0] zext_ln71_7_fu_840_p1;
wire   [63:0] zext_ln71_6_fu_853_p1;
wire   [63:0] zext_ln71_5_fu_866_p1;
wire   [63:0] zext_ln71_4_fu_879_p1;
wire   [63:0] zext_ln71_3_fu_892_p1;
wire   [63:0] zext_ln71_2_fu_905_p1;
wire   [63:0] zext_ln71_1_fu_918_p1;
wire   [63:0] zext_ln71_fu_931_p1;
wire   [0:0] icmp_ln878_4_fu_959_p2;
wire   [63:0] zext_ln64_7_fu_973_p1;
wire   [63:0] zext_ln64_6_fu_986_p1;
wire   [63:0] zext_ln64_5_fu_999_p1;
wire   [63:0] zext_ln64_4_fu_1012_p1;
wire   [63:0] zext_ln64_3_fu_1025_p1;
wire   [63:0] zext_ln64_2_fu_1038_p1;
wire   [63:0] zext_ln64_1_fu_1051_p1;
wire   [63:0] zext_ln64_fu_1064_p1;
wire   [0:0] icmp_ln878_3_fu_1092_p2;
wire   [63:0] zext_ln57_7_fu_1106_p1;
wire   [63:0] zext_ln57_6_fu_1119_p1;
wire   [63:0] zext_ln57_5_fu_1132_p1;
wire   [63:0] zext_ln57_4_fu_1145_p1;
wire   [63:0] zext_ln57_3_fu_1158_p1;
wire   [63:0] zext_ln57_2_fu_1171_p1;
wire   [63:0] zext_ln57_1_fu_1184_p1;
wire   [63:0] zext_ln57_fu_1197_p1;
wire   [0:0] icmp_ln878_2_fu_1225_p2;
wire   [63:0] zext_ln50_7_fu_1239_p1;
wire   [63:0] zext_ln50_6_fu_1252_p1;
wire   [63:0] zext_ln50_5_fu_1265_p1;
wire   [63:0] zext_ln50_4_fu_1278_p1;
wire   [63:0] zext_ln50_3_fu_1291_p1;
wire   [63:0] zext_ln50_2_fu_1304_p1;
wire   [63:0] zext_ln50_1_fu_1317_p1;
wire   [63:0] zext_ln50_fu_1330_p1;
wire   [0:0] icmp_ln878_1_fu_1348_p2;
wire   [63:0] shl_ln92_7_fu_1354_p3;
wire   [63:0] shl_ln92_6_fu_1363_p3;
wire   [63:0] shl_ln92_5_fu_1372_p3;
wire   [63:0] shl_ln92_4_fu_1381_p3;
wire   [63:0] shl_ln92_3_fu_1390_p3;
wire   [63:0] shl_ln92_2_fu_1399_p3;
wire   [63:0] shl_ln92_1_fu_1408_p3;
wire   [63:0] shl_ln_fu_1417_p3;
wire   [0:0] icmp_ln878_fu_1439_p2;
wire   [63:0] zext_ln43_7_fu_1445_p1;
wire   [63:0] zext_ln43_6_fu_1450_p1;
wire   [63:0] zext_ln43_5_fu_1455_p1;
wire   [63:0] zext_ln43_4_fu_1460_p1;
wire   [63:0] zext_ln43_3_fu_1465_p1;
wire   [63:0] zext_ln43_2_fu_1470_p1;
wire   [63:0] zext_ln43_1_fu_1475_p1;
wire   [63:0] zext_ln43_fu_1480_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln36_fu_410_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage1;
wire   [23:0] dstVid_V_fu_326_p1;
wire   [24:0] zext_ln215_1_fu_330_p1;
wire   [24:0] zext_ln215_fu_334_p1;
wire   [24:0] ret_fu_338_p2;
wire   [21:0] trunc_ln1347_fu_344_p1;
wire   [21:0] sub_ln1364_fu_356_p2;
wire   [17:0] trunc_ln1364_3_fu_362_p4;
wire   [0:0] tmp_6_fu_348_p3;
wire   [17:0] sub_ln1364_1_fu_372_p2;
wire   [17:0] trunc_ln1364_1_fu_378_p4;
wire   [17:0] ret_1_fu_388_p3;
wire   [11:0] lshr_ln_fu_400_p4;
wire   [63:0] select_ln36_fu_456_p3;
wire   [63:0] select_ln36_1_fu_463_p3;
wire   [63:0] select_ln36_2_fu_470_p3;
wire   [0:0] icmp_ln36_4_fu_484_p2;
wire   [63:0] select_ln36_3_fu_477_p3;
wire   [0:0] icmp_ln36_5_fu_497_p2;
wire   [63:0] select_ln36_4_fu_489_p3;
wire   [0:0] icmp_ln36_6_fu_510_p2;
wire   [63:0] select_ln36_5_fu_502_p3;
wire   [63:0] select_ln36_6_fu_515_p3;
wire   [8:0] zext_ln1346_7_fu_537_p1;
wire   [7:0] tmp_5_fu_546_p4;
wire   [8:0] ret_9_fu_540_p2;
wire   [8:0] zext_ln878_7_fu_556_p1;
wire   [7:0] grp_fu_311_p2;
wire   [55:0] shl_ln85_7_fu_566_p3;
wire   [55:0] shl_ln85_6_fu_579_p3;
wire   [55:0] shl_ln85_5_fu_592_p3;
wire   [55:0] shl_ln85_4_fu_605_p3;
wire   [55:0] shl_ln85_3_fu_618_p3;
wire   [55:0] shl_ln85_2_fu_631_p3;
wire   [55:0] shl_ln85_1_fu_644_p3;
wire   [55:0] shl_ln6_fu_657_p3;
wire   [8:0] zext_ln1346_6_fu_670_p1;
wire   [7:0] tmp_4_fu_679_p4;
wire   [8:0] ret_8_fu_673_p2;
wire   [8:0] zext_ln878_6_fu_689_p1;
wire   [47:0] shl_ln78_7_fu_699_p3;
wire   [47:0] shl_ln78_6_fu_712_p3;
wire   [47:0] shl_ln78_5_fu_725_p3;
wire   [47:0] shl_ln78_4_fu_738_p3;
wire   [47:0] shl_ln78_3_fu_751_p3;
wire   [47:0] shl_ln78_2_fu_764_p3;
wire   [47:0] shl_ln78_1_fu_777_p3;
wire   [47:0] shl_ln5_fu_790_p3;
wire   [8:0] zext_ln1346_5_fu_803_p1;
wire   [7:0] tmp_3_fu_812_p4;
wire   [8:0] ret_7_fu_806_p2;
wire   [8:0] zext_ln878_5_fu_822_p1;
wire   [39:0] shl_ln71_7_fu_832_p3;
wire   [39:0] shl_ln71_6_fu_845_p3;
wire   [39:0] shl_ln71_5_fu_858_p3;
wire   [39:0] shl_ln71_4_fu_871_p3;
wire   [39:0] shl_ln71_3_fu_884_p3;
wire   [39:0] shl_ln71_2_fu_897_p3;
wire   [39:0] shl_ln71_1_fu_910_p3;
wire   [39:0] shl_ln4_fu_923_p3;
wire   [8:0] zext_ln1346_4_fu_936_p1;
wire   [7:0] tmp_2_fu_945_p4;
wire   [8:0] ret_6_fu_939_p2;
wire   [8:0] zext_ln878_4_fu_955_p1;
wire   [31:0] shl_ln64_7_fu_965_p3;
wire   [31:0] shl_ln64_6_fu_978_p3;
wire   [31:0] shl_ln64_5_fu_991_p3;
wire   [31:0] shl_ln64_4_fu_1004_p3;
wire   [31:0] shl_ln64_3_fu_1017_p3;
wire   [31:0] shl_ln64_2_fu_1030_p3;
wire   [31:0] shl_ln64_1_fu_1043_p3;
wire   [31:0] shl_ln3_fu_1056_p3;
wire   [8:0] zext_ln1346_3_fu_1069_p1;
wire   [7:0] tmp_1_fu_1078_p4;
wire   [8:0] ret_5_fu_1072_p2;
wire   [8:0] zext_ln878_3_fu_1088_p1;
wire   [23:0] shl_ln57_7_fu_1098_p3;
wire   [23:0] shl_ln57_6_fu_1111_p3;
wire   [23:0] shl_ln57_5_fu_1124_p3;
wire   [23:0] shl_ln57_4_fu_1137_p3;
wire   [23:0] shl_ln57_3_fu_1150_p3;
wire   [23:0] shl_ln57_2_fu_1163_p3;
wire   [23:0] shl_ln57_1_fu_1176_p3;
wire   [23:0] shl_ln2_fu_1189_p3;
wire   [8:0] zext_ln1346_2_fu_1202_p1;
wire   [7:0] tmp_fu_1211_p4;
wire   [8:0] ret_4_fu_1205_p2;
wire   [8:0] zext_ln878_2_fu_1221_p1;
wire   [15:0] shl_ln50_7_fu_1231_p3;
wire   [15:0] shl_ln50_6_fu_1244_p3;
wire   [15:0] shl_ln50_5_fu_1257_p3;
wire   [15:0] shl_ln50_4_fu_1270_p3;
wire   [15:0] shl_ln50_3_fu_1283_p3;
wire   [15:0] shl_ln50_2_fu_1296_p3;
wire   [15:0] shl_ln50_1_fu_1309_p3;
wire   [15:0] shl_ln1_fu_1322_p3;
wire   [8:0] zext_ln1346_1_fu_1335_p1;
wire   [7:0] dstVal_val_7_V_fu_527_p4;
wire   [8:0] ret_3_fu_1338_p2;
wire   [8:0] zext_ln878_1_fu_1344_p1;
wire   [8:0] zext_ln1346_fu_1426_p1;
wire   [7:0] dstVal_val_0_V_fu_523_p1;
wire   [8:0] ret_2_fu_1429_p2;
wire   [8:0] zext_ln878_fu_1435_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
reg    ap_condition_1584;
reg    ap_condition_1587;
reg    ap_condition_1591;
reg    ap_condition_1594;
reg    ap_condition_1598;
reg    ap_condition_1601;
reg    ap_condition_1605;
reg    ap_condition_1608;
reg    ap_condition_1612;
reg    ap_condition_1615;
reg    ap_condition_1619;
reg    ap_condition_1622;
reg    ap_condition_1626;
reg    ap_condition_1629;
reg    ap_condition_1633;
reg    ap_condition_1636;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 exist_1_data_reg = 1'b0;
#0 exist_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (exist_1_vld_in == 1'b1) & (exist_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (exist_1_vld_in == 1'b1) & (exist_1_vld_reg == 1'b0)))) begin
        exist_1_data_reg <= exist_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln36_1_reg_1550 <= icmp_ln36_1_fu_428_p2;
        icmp_ln36_2_reg_1555 <= icmp_ln36_2_fu_434_p2;
        icmp_ln36_3_reg_1560 <= icmp_ln36_3_fu_440_p2;
        icmp_ln36_reg_1545 <= icmp_ln36_fu_422_p2;
        rltBank_reg_1498 <= rltBank_fu_396_p1;
        srcDist_V_reg_1485 <= {{sw_data[31:24]}};
        tmp_dist_0_addr_reg_1505 <= zext_ln36_fu_410_p1;
        tmp_dist_1_addr_reg_1515 <= zext_ln36_fu_410_p1;
        tmp_dist_2_addr_reg_1520 <= zext_ln36_fu_410_p1;
        tmp_dist_3_addr_reg_1525 <= zext_ln36_fu_410_p1;
        tmp_dist_4_addr_reg_1530 <= zext_ln36_fu_410_p1;
        tmp_dist_5_addr_reg_1535 <= zext_ln36_fu_410_p1;
        tmp_dist_6_addr_reg_1540 <= zext_ln36_fu_410_p1;
        tmp_dist_7_addr_reg_1510 <= zext_ln36_fu_410_p1;
        trunc_ln2_reg_1565 <= {{ret_1_fu_388_p3[5:3]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exist_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (exist_1_vld_reg == 1'b1)))) begin
        exist_1_ack_in = 1'b1;
    end else begin
        exist_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7)))) begin
        exist_1_data_in = 1'd1;
    end else if ((((icmp_ln878_fu_1439_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_2_fu_1225_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_3_fu_1092_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_4_fu_959_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_5_fu_826_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_6_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd0) & (trunc_ln2_reg_1565 == 3'd6)))) begin
        exist_1_data_in = 1'd0;
    end else begin
        exist_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd0) & (trunc_ln2_reg_1565 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5)))) begin
        exist_1_vld_in = 1'b1;
    end else begin
        exist_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd0)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd0)))) begin
        tmp_dist_0_address0 = tmp_dist_0_addr_reg_1505;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_0_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd0)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_0_ce0 = 1'b1;
    end else begin
        tmp_dist_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1584)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_0_d0 = zext_ln43_fu_1480_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_0_d0 = shl_ln_fu_1417_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_0_d0 = zext_ln50_fu_1330_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_0_d0 = zext_ln57_fu_1197_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_0_d0 = zext_ln64_fu_1064_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_0_d0 = zext_ln71_fu_931_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_0_d0 = zext_ln78_fu_798_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_0_d0 = zext_ln85_fu_665_p1;
        end else begin
            tmp_dist_0_d0 = 'bx;
        end
    end else begin
        tmp_dist_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1587)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_0_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_0_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_0_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_0_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_0_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_0_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_0_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_0_we0 = 8'd64;
        end else begin
            tmp_dist_0_we0 = 8'd0;
        end
    end else begin
        tmp_dist_0_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd1)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd1)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd1)))) begin
        tmp_dist_1_address0 = tmp_dist_1_addr_reg_1515;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_1_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd1)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_1_ce0 = 1'b1;
    end else begin
        tmp_dist_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1591)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_1_d0 = zext_ln43_2_fu_1470_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_1_d0 = shl_ln92_2_fu_1399_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_1_d0 = zext_ln50_2_fu_1304_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_1_d0 = zext_ln57_2_fu_1171_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_1_d0 = zext_ln64_2_fu_1038_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_1_d0 = zext_ln71_2_fu_905_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_1_d0 = zext_ln78_2_fu_772_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_1_d0 = zext_ln85_2_fu_639_p1;
        end else begin
            tmp_dist_1_d0 = 'bx;
        end
    end else begin
        tmp_dist_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1594)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_1_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_1_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_1_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_1_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_1_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_1_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_1_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_1_we0 = 8'd64;
        end else begin
            tmp_dist_1_we0 = 8'd0;
        end
    end else begin
        tmp_dist_1_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd2)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd2)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd2)))) begin
        tmp_dist_2_address0 = tmp_dist_2_addr_reg_1520;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_2_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd2)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_2_ce0 = 1'b1;
    end else begin
        tmp_dist_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1598)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_2_d0 = zext_ln43_3_fu_1465_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_2_d0 = shl_ln92_3_fu_1390_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_2_d0 = zext_ln50_3_fu_1291_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_2_d0 = zext_ln57_3_fu_1158_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_2_d0 = zext_ln64_3_fu_1025_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_2_d0 = zext_ln71_3_fu_892_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_2_d0 = zext_ln78_3_fu_759_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_2_d0 = zext_ln85_3_fu_626_p1;
        end else begin
            tmp_dist_2_d0 = 'bx;
        end
    end else begin
        tmp_dist_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1601)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_2_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_2_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_2_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_2_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_2_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_2_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_2_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_2_we0 = 8'd64;
        end else begin
            tmp_dist_2_we0 = 8'd0;
        end
    end else begin
        tmp_dist_2_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd3)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd3)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd3)))) begin
        tmp_dist_3_address0 = tmp_dist_3_addr_reg_1525;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_3_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd3)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_3_ce0 = 1'b1;
    end else begin
        tmp_dist_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1605)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_3_d0 = zext_ln43_4_fu_1460_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_3_d0 = shl_ln92_4_fu_1381_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_3_d0 = zext_ln50_4_fu_1278_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_3_d0 = zext_ln57_4_fu_1145_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_3_d0 = zext_ln64_4_fu_1012_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_3_d0 = zext_ln71_4_fu_879_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_3_d0 = zext_ln78_4_fu_746_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_3_d0 = zext_ln85_4_fu_613_p1;
        end else begin
            tmp_dist_3_d0 = 'bx;
        end
    end else begin
        tmp_dist_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1608)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_3_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_3_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_3_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_3_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_3_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_3_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_3_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_3_we0 = 8'd64;
        end else begin
            tmp_dist_3_we0 = 8'd0;
        end
    end else begin
        tmp_dist_3_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd4)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd4)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd4)))) begin
        tmp_dist_4_address0 = tmp_dist_4_addr_reg_1530;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_4_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd4)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_4_ce0 = 1'b1;
    end else begin
        tmp_dist_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1612)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_4_d0 = zext_ln43_5_fu_1455_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_4_d0 = shl_ln92_5_fu_1372_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_4_d0 = zext_ln50_5_fu_1265_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_4_d0 = zext_ln57_5_fu_1132_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_4_d0 = zext_ln64_5_fu_999_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_4_d0 = zext_ln71_5_fu_866_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_4_d0 = zext_ln78_5_fu_733_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_4_d0 = zext_ln85_5_fu_600_p1;
        end else begin
            tmp_dist_4_d0 = 'bx;
        end
    end else begin
        tmp_dist_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1615)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_4_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_4_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_4_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_4_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_4_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_4_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_4_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_4_we0 = 8'd64;
        end else begin
            tmp_dist_4_we0 = 8'd0;
        end
    end else begin
        tmp_dist_4_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd5)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd5)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd5)))) begin
        tmp_dist_5_address0 = tmp_dist_5_addr_reg_1535;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_5_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd5)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_5_ce0 = 1'b1;
    end else begin
        tmp_dist_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1619)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_5_d0 = zext_ln43_6_fu_1450_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_5_d0 = shl_ln92_6_fu_1363_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_5_d0 = zext_ln50_6_fu_1252_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_5_d0 = zext_ln57_6_fu_1119_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_5_d0 = zext_ln64_6_fu_986_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_5_d0 = zext_ln71_6_fu_853_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_5_d0 = zext_ln78_6_fu_720_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_5_d0 = zext_ln85_6_fu_587_p1;
        end else begin
            tmp_dist_5_d0 = 'bx;
        end
    end else begin
        tmp_dist_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1622)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_5_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_5_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_5_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_5_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_5_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_5_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_5_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_5_we0 = 8'd64;
        end else begin
            tmp_dist_5_we0 = 8'd0;
        end
    end else begin
        tmp_dist_5_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd6)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd6)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd6)))) begin
        tmp_dist_6_address0 = tmp_dist_6_addr_reg_1540;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_6_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd6)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_6_ce0 = 1'b1;
    end else begin
        tmp_dist_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1626)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_6_d0 = zext_ln43_7_fu_1445_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_6_d0 = shl_ln92_7_fu_1354_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_6_d0 = zext_ln50_7_fu_1239_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_6_d0 = zext_ln57_7_fu_1106_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_6_d0 = zext_ln64_7_fu_973_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_6_d0 = zext_ln71_7_fu_840_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_6_d0 = zext_ln78_7_fu_707_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_6_d0 = zext_ln85_7_fu_574_p1;
        end else begin
            tmp_dist_6_d0 = 'bx;
        end
    end else begin
        tmp_dist_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1629)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_6_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_6_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_6_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_6_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_6_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_6_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_6_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_6_we0 = 8'd64;
        end else begin
            tmp_dist_6_we0 = 8'd0;
        end
    end else begin
        tmp_dist_6_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd7)) | ((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd7)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd7)))) begin
        tmp_dist_7_address0 = tmp_dist_7_addr_reg_1510;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_7_address0 = zext_ln36_fu_410_p1;
    end else begin
        tmp_dist_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1439_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd0) & (rltBank_reg_1498 == 3'd7)) | ((icmp_ln878_1_fu_1348_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd7) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_1225_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd1) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd2) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_4_fu_959_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd3) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_5_fu_826_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd4) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_6_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1565 == 3'd5) & (rltBank_reg_1498 == 3'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_7_ce0 = 1'b1;
    end else begin
        tmp_dist_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1633)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_7_d0 = zext_ln43_1_fu_1475_p1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_7_d0 = shl_ln92_1_fu_1408_p3;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_7_d0 = zext_ln50_1_fu_1317_p1;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_7_d0 = zext_ln57_1_fu_1184_p1;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_7_d0 = zext_ln64_1_fu_1051_p1;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_7_d0 = zext_ln71_1_fu_918_p1;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_7_d0 = zext_ln78_1_fu_785_p1;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_7_d0 = zext_ln85_1_fu_652_p1;
        end else begin
            tmp_dist_7_d0 = 'bx;
        end
    end else begin
        tmp_dist_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1636)) begin
        if (((icmp_ln878_fu_1439_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd0))) begin
            tmp_dist_7_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_1348_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd7))) begin
            tmp_dist_7_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_1225_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd1))) begin
            tmp_dist_7_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_1092_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd2))) begin
            tmp_dist_7_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_959_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd3))) begin
            tmp_dist_7_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_826_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd4))) begin
            tmp_dist_7_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_693_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd5))) begin
            tmp_dist_7_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_560_p2 == 1'd1) & (trunc_ln2_reg_1565 == 3'd6))) begin
            tmp_dist_7_we0 = 8'd64;
        end else begin
            tmp_dist_7_we0 = 8'd0;
        end
    end else begin
        tmp_dist_7_we0 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exist_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exist_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (exist_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1584 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd0));
end

always @ (*) begin
    ap_condition_1587 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd0));
end

always @ (*) begin
    ap_condition_1591 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd1));
end

always @ (*) begin
    ap_condition_1594 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd1));
end

always @ (*) begin
    ap_condition_1598 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd2));
end

always @ (*) begin
    ap_condition_1601 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd2));
end

always @ (*) begin
    ap_condition_1605 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd3));
end

always @ (*) begin
    ap_condition_1608 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd3));
end

always @ (*) begin
    ap_condition_1612 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd4));
end

always @ (*) begin
    ap_condition_1615 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd4));
end

always @ (*) begin
    ap_condition_1619 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd5));
end

always @ (*) begin
    ap_condition_1622 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd5));
end

always @ (*) begin
    ap_condition_1626 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd6));
end

always @ (*) begin
    ap_condition_1629 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd6));
end

always @ (*) begin
    ap_condition_1633 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd7));
end

always @ (*) begin
    ap_condition_1636 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1498 == 3'd7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dstVal_val_0_V_fu_523_p1 = select_ln36_6_fu_515_p3[7:0];

assign dstVal_val_7_V_fu_527_p4 = {{select_ln36_6_fu_515_p3[63:56]}};

assign dstVid_V_fu_326_p1 = sw_data[23:0];

assign exist = exist_1_data_reg;

assign grp_fu_311_p2 = (srcDist_V_reg_1485 + 8'd1);

assign icmp_ln36_1_fu_428_p2 = ((rltBank_fu_396_p1 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_2_fu_434_p2 = ((rltBank_fu_396_p1 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_3_fu_440_p2 = ((rltBank_fu_396_p1 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_4_fu_484_p2 = ((rltBank_reg_1498 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_5_fu_497_p2 = ((rltBank_reg_1498 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_6_fu_510_p2 = ((rltBank_reg_1498 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_422_p2 = ((rltBank_fu_396_p1 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_1348_p2 = ((ret_3_fu_1338_p2 < zext_ln878_1_fu_1344_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1225_p2 = ((ret_4_fu_1205_p2 < zext_ln878_2_fu_1221_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_1092_p2 = ((ret_5_fu_1072_p2 < zext_ln878_3_fu_1088_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_959_p2 = ((ret_6_fu_939_p2 < zext_ln878_4_fu_955_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_826_p2 = ((ret_7_fu_806_p2 < zext_ln878_5_fu_822_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_693_p2 = ((ret_8_fu_673_p2 < zext_ln878_6_fu_689_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_560_p2 = ((ret_9_fu_540_p2 < zext_ln878_7_fu_556_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1439_p2 = ((ret_2_fu_1429_p2 < zext_ln878_fu_1435_p1) ? 1'b1 : 1'b0);

assign lshr_ln_fu_400_p4 = {{ret_1_fu_388_p3[17:6]}};

assign ret_1_fu_388_p3 = ((tmp_6_fu_348_p3[0:0] == 1'b1) ? sub_ln1364_1_fu_372_p2 : trunc_ln1364_1_fu_378_p4);

assign ret_2_fu_1429_p2 = (zext_ln1346_fu_1426_p1 + 9'd1);

assign ret_3_fu_1338_p2 = (zext_ln1346_1_fu_1335_p1 + 9'd1);

assign ret_4_fu_1205_p2 = (zext_ln1346_2_fu_1202_p1 + 9'd1);

assign ret_5_fu_1072_p2 = (zext_ln1346_3_fu_1069_p1 + 9'd1);

assign ret_6_fu_939_p2 = (zext_ln1346_4_fu_936_p1 + 9'd1);

assign ret_7_fu_806_p2 = (zext_ln1346_5_fu_803_p1 + 9'd1);

assign ret_8_fu_673_p2 = (zext_ln1346_6_fu_670_p1 + 9'd1);

assign ret_9_fu_540_p2 = (zext_ln1346_7_fu_537_p1 + 9'd1);

assign ret_fu_338_p2 = (zext_ln215_1_fu_330_p1 - zext_ln215_fu_334_p1);

assign rltBank_fu_396_p1 = ret_1_fu_388_p3[2:0];

assign select_ln36_1_fu_463_p3 = ((icmp_ln36_1_reg_1550[0:0] == 1'b1) ? tmp_dist_2_q0 : select_ln36_fu_456_p3);

assign select_ln36_2_fu_470_p3 = ((icmp_ln36_2_reg_1555[0:0] == 1'b1) ? tmp_dist_3_q0 : select_ln36_1_fu_463_p3);

assign select_ln36_3_fu_477_p3 = ((icmp_ln36_3_reg_1560[0:0] == 1'b1) ? tmp_dist_4_q0 : select_ln36_2_fu_470_p3);

assign select_ln36_4_fu_489_p3 = ((icmp_ln36_4_fu_484_p2[0:0] == 1'b1) ? tmp_dist_5_q0 : select_ln36_3_fu_477_p3);

assign select_ln36_5_fu_502_p3 = ((icmp_ln36_5_fu_497_p2[0:0] == 1'b1) ? tmp_dist_6_q0 : select_ln36_4_fu_489_p3);

assign select_ln36_6_fu_515_p3 = ((icmp_ln36_6_fu_510_p2[0:0] == 1'b1) ? tmp_dist_7_q0 : select_ln36_5_fu_502_p3);

assign select_ln36_fu_456_p3 = ((icmp_ln36_reg_1545[0:0] == 1'b1) ? tmp_dist_1_q0 : tmp_dist_0_q0);

assign shl_ln1_fu_1322_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln2_fu_1189_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln3_fu_1056_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln4_fu_923_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln50_1_fu_1309_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_2_fu_1296_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_3_fu_1283_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_4_fu_1270_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_5_fu_1257_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_6_fu_1244_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln50_7_fu_1231_p3 = {{grp_fu_311_p2}, {8'd0}};

assign shl_ln57_1_fu_1176_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_2_fu_1163_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_3_fu_1150_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_4_fu_1137_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_5_fu_1124_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_6_fu_1111_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln57_7_fu_1098_p3 = {{grp_fu_311_p2}, {16'd0}};

assign shl_ln5_fu_790_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln64_1_fu_1043_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_2_fu_1030_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_3_fu_1017_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_4_fu_1004_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_5_fu_991_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_6_fu_978_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln64_7_fu_965_p3 = {{grp_fu_311_p2}, {24'd0}};

assign shl_ln6_fu_657_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln71_1_fu_910_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_2_fu_897_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_3_fu_884_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_4_fu_871_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_5_fu_858_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_6_fu_845_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln71_7_fu_832_p3 = {{grp_fu_311_p2}, {32'd0}};

assign shl_ln78_1_fu_777_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_2_fu_764_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_3_fu_751_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_4_fu_738_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_5_fu_725_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_6_fu_712_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln78_7_fu_699_p3 = {{grp_fu_311_p2}, {40'd0}};

assign shl_ln85_1_fu_644_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_2_fu_631_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_3_fu_618_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_4_fu_605_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_5_fu_592_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_6_fu_579_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln85_7_fu_566_p3 = {{grp_fu_311_p2}, {48'd0}};

assign shl_ln92_1_fu_1408_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_2_fu_1399_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_3_fu_1390_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_4_fu_1381_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_5_fu_1372_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_6_fu_1363_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln92_7_fu_1354_p3 = {{grp_fu_311_p2}, {56'd0}};

assign shl_ln_fu_1417_p3 = {{grp_fu_311_p2}, {56'd0}};

assign sub_ln1364_1_fu_372_p2 = (18'd0 - trunc_ln1364_3_fu_362_p4);

assign sub_ln1364_fu_356_p2 = (22'd0 - trunc_ln1347_fu_344_p1);

assign tmp_1_fu_1078_p4 = {{select_ln36_6_fu_515_p3[23:16]}};

assign tmp_2_fu_945_p4 = {{select_ln36_6_fu_515_p3[31:24]}};

assign tmp_3_fu_812_p4 = {{select_ln36_6_fu_515_p3[39:32]}};

assign tmp_4_fu_679_p4 = {{select_ln36_6_fu_515_p3[47:40]}};

assign tmp_5_fu_546_p4 = {{select_ln36_6_fu_515_p3[55:48]}};

assign tmp_6_fu_348_p3 = ret_fu_338_p2[32'd24];

assign tmp_fu_1211_p4 = {{select_ln36_6_fu_515_p3[15:8]}};

assign trunc_ln1347_fu_344_p1 = ret_fu_338_p2[21:0];

assign trunc_ln1364_1_fu_378_p4 = {{ret_fu_338_p2[21:4]}};

assign trunc_ln1364_3_fu_362_p4 = {{sub_ln1364_fu_356_p2[21:4]}};

assign zext_ln1346_1_fu_1335_p1 = srcDist_V_reg_1485;

assign zext_ln1346_2_fu_1202_p1 = srcDist_V_reg_1485;

assign zext_ln1346_3_fu_1069_p1 = srcDist_V_reg_1485;

assign zext_ln1346_4_fu_936_p1 = srcDist_V_reg_1485;

assign zext_ln1346_5_fu_803_p1 = srcDist_V_reg_1485;

assign zext_ln1346_6_fu_670_p1 = srcDist_V_reg_1485;

assign zext_ln1346_7_fu_537_p1 = srcDist_V_reg_1485;

assign zext_ln1346_fu_1426_p1 = srcDist_V_reg_1485;

assign zext_ln215_1_fu_330_p1 = dstVid_V_fu_326_p1;

assign zext_ln215_fu_334_p1 = peID;

assign zext_ln36_fu_410_p1 = lshr_ln_fu_400_p4;

assign zext_ln43_1_fu_1475_p1 = grp_fu_311_p2;

assign zext_ln43_2_fu_1470_p1 = grp_fu_311_p2;

assign zext_ln43_3_fu_1465_p1 = grp_fu_311_p2;

assign zext_ln43_4_fu_1460_p1 = grp_fu_311_p2;

assign zext_ln43_5_fu_1455_p1 = grp_fu_311_p2;

assign zext_ln43_6_fu_1450_p1 = grp_fu_311_p2;

assign zext_ln43_7_fu_1445_p1 = grp_fu_311_p2;

assign zext_ln43_fu_1480_p1 = grp_fu_311_p2;

assign zext_ln50_1_fu_1317_p1 = shl_ln50_1_fu_1309_p3;

assign zext_ln50_2_fu_1304_p1 = shl_ln50_2_fu_1296_p3;

assign zext_ln50_3_fu_1291_p1 = shl_ln50_3_fu_1283_p3;

assign zext_ln50_4_fu_1278_p1 = shl_ln50_4_fu_1270_p3;

assign zext_ln50_5_fu_1265_p1 = shl_ln50_5_fu_1257_p3;

assign zext_ln50_6_fu_1252_p1 = shl_ln50_6_fu_1244_p3;

assign zext_ln50_7_fu_1239_p1 = shl_ln50_7_fu_1231_p3;

assign zext_ln50_fu_1330_p1 = shl_ln1_fu_1322_p3;

assign zext_ln57_1_fu_1184_p1 = shl_ln57_1_fu_1176_p3;

assign zext_ln57_2_fu_1171_p1 = shl_ln57_2_fu_1163_p3;

assign zext_ln57_3_fu_1158_p1 = shl_ln57_3_fu_1150_p3;

assign zext_ln57_4_fu_1145_p1 = shl_ln57_4_fu_1137_p3;

assign zext_ln57_5_fu_1132_p1 = shl_ln57_5_fu_1124_p3;

assign zext_ln57_6_fu_1119_p1 = shl_ln57_6_fu_1111_p3;

assign zext_ln57_7_fu_1106_p1 = shl_ln57_7_fu_1098_p3;

assign zext_ln57_fu_1197_p1 = shl_ln2_fu_1189_p3;

assign zext_ln64_1_fu_1051_p1 = shl_ln64_1_fu_1043_p3;

assign zext_ln64_2_fu_1038_p1 = shl_ln64_2_fu_1030_p3;

assign zext_ln64_3_fu_1025_p1 = shl_ln64_3_fu_1017_p3;

assign zext_ln64_4_fu_1012_p1 = shl_ln64_4_fu_1004_p3;

assign zext_ln64_5_fu_999_p1 = shl_ln64_5_fu_991_p3;

assign zext_ln64_6_fu_986_p1 = shl_ln64_6_fu_978_p3;

assign zext_ln64_7_fu_973_p1 = shl_ln64_7_fu_965_p3;

assign zext_ln64_fu_1064_p1 = shl_ln3_fu_1056_p3;

assign zext_ln71_1_fu_918_p1 = shl_ln71_1_fu_910_p3;

assign zext_ln71_2_fu_905_p1 = shl_ln71_2_fu_897_p3;

assign zext_ln71_3_fu_892_p1 = shl_ln71_3_fu_884_p3;

assign zext_ln71_4_fu_879_p1 = shl_ln71_4_fu_871_p3;

assign zext_ln71_5_fu_866_p1 = shl_ln71_5_fu_858_p3;

assign zext_ln71_6_fu_853_p1 = shl_ln71_6_fu_845_p3;

assign zext_ln71_7_fu_840_p1 = shl_ln71_7_fu_832_p3;

assign zext_ln71_fu_931_p1 = shl_ln4_fu_923_p3;

assign zext_ln78_1_fu_785_p1 = shl_ln78_1_fu_777_p3;

assign zext_ln78_2_fu_772_p1 = shl_ln78_2_fu_764_p3;

assign zext_ln78_3_fu_759_p1 = shl_ln78_3_fu_751_p3;

assign zext_ln78_4_fu_746_p1 = shl_ln78_4_fu_738_p3;

assign zext_ln78_5_fu_733_p1 = shl_ln78_5_fu_725_p3;

assign zext_ln78_6_fu_720_p1 = shl_ln78_6_fu_712_p3;

assign zext_ln78_7_fu_707_p1 = shl_ln78_7_fu_699_p3;

assign zext_ln78_fu_798_p1 = shl_ln5_fu_790_p3;

assign zext_ln85_1_fu_652_p1 = shl_ln85_1_fu_644_p3;

assign zext_ln85_2_fu_639_p1 = shl_ln85_2_fu_631_p3;

assign zext_ln85_3_fu_626_p1 = shl_ln85_3_fu_618_p3;

assign zext_ln85_4_fu_613_p1 = shl_ln85_4_fu_605_p3;

assign zext_ln85_5_fu_600_p1 = shl_ln85_5_fu_592_p3;

assign zext_ln85_6_fu_587_p1 = shl_ln85_6_fu_579_p3;

assign zext_ln85_7_fu_574_p1 = shl_ln85_7_fu_566_p3;

assign zext_ln85_fu_665_p1 = shl_ln6_fu_657_p3;

assign zext_ln878_1_fu_1344_p1 = dstVal_val_7_V_fu_527_p4;

assign zext_ln878_2_fu_1221_p1 = tmp_fu_1211_p4;

assign zext_ln878_3_fu_1088_p1 = tmp_1_fu_1078_p4;

assign zext_ln878_4_fu_955_p1 = tmp_2_fu_945_p4;

assign zext_ln878_5_fu_822_p1 = tmp_3_fu_812_p4;

assign zext_ln878_6_fu_689_p1 = tmp_4_fu_679_p4;

assign zext_ln878_7_fu_556_p1 = tmp_5_fu_546_p4;

assign zext_ln878_fu_1435_p1 = dstVal_val_0_V_fu_523_p1;

endmodule //BFS_Gather
