

================================================================
== Vivado HLS Report for 'bigint_math_bigint_compare'
================================================================
* Date:           Sun Mar 19 09:53:19 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     10.58|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  515|  1029|  515|  1029|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  512|  512|         2|          -|          -|      256|    no    |
        |- Loop 2  |    2|  513|         2|          -|          -| 1 ~ 256 |    no    |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       4|      8|
|Multiplexer      |        -|      -|       -|     67|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      93|    158|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |              Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------+---------+---+----+------+-----+------+-------------+
    |state_U  |bigint_math_bigint_compare_state  |        0|  4|   8|   256|    2|     1|          512|
    +---------+----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                                  |        0|  4|   8|   256|    2|     1|          512|
    +---------+----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_178_p2      |     +    |      0|  0|   9|           9|           1|
    |i_2_fu_216_p2       |     +    |      0|  0|   9|           9|           1|
    |ap_sig_102          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_167          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_171          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_272          |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_259_p2  |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_247_p2   |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_172_p2  |   icmp   |      0|  0|   4|           9|          10|
    |grp_fu_166_p2       |   icmp   |      0|  0|   1|           2|           1|
    |tmp_85_fu_190_p2    |   icmp   |      0|  0|   3|           8|           8|
    |tmp_86_fu_196_p2    |   icmp   |      0|  0|   3|           8|           8|
    |tmp_89_fu_235_p2    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_90_fu_241_p2    |   icmp   |      0|  0|  11|          32|           1|
    |tmp_91_fu_202_p2    |   icmp   |      0|  0|   3|           8|           8|
    |tmp_92_fu_253_p2    |   icmp   |      0|  0|   1|           2|           2|
    |p_flag_fu_227_p3    |  select  |      0|  0|  32|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  83|          96|          48|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   1|          7|    1|          7|
    |ap_return          |   2|          2|    2|          4|
    |flag_reg_137       |  32|          2|   32|         64|
    |i_1_reg_126        |   9|          2|    9|         18|
    |i_reg_115          |   9|          2|    9|         18|
    |p_0_phi_fu_153_p8  |   2|          3|    2|          6|
    |p_0_reg_149        |   2|          4|    2|          8|
    |state_address0     |   8|          6|    8|         48|
    |state_d0           |   2|          4|    2|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  67|         32|   67|        181|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   6|   0|    6|          0|
    |ap_return_preg  |   2|   0|    2|          0|
    |flag_reg_137    |  32|   0|   32|          0|
    |i_12_reg_268    |   9|   0|    9|          0|
    |i_1_reg_126     |   9|   0|    9|          0|
    |i_2_reg_317     |   9|   0|    9|          0|
    |i_reg_115       |   9|   0|    9|          0|
    |p_0_reg_149     |   2|   0|    2|          0|
    |tmp_21_reg_313  |   1|   0|    1|          0|
    |tmp_reg_309     |   1|   0|    1|          0|
    |tmp_s_reg_273   |   9|   0|   64|         55|
    +----------------+----+----+-----+-----------+
    |Total           |  89|   0|  144|         55|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------+-----+-----+------------+----------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_start    |  in |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_done     | out |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_idle     | out |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_ready    | out |    1| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|ap_return   | out |    2| ap_ctrl_hs | bigint_math_bigint_compare | return value |
|a_address0  | out |    8|  ap_memory |              a             |     array    |
|a_ce0       | out |    1|  ap_memory |              a             |     array    |
|a_q0        |  in |    8|  ap_memory |              a             |     array    |
|b_address0  | out |    8|  ap_memory |              b             |     array    |
|b_ce0       | out |    1|  ap_memory |              b             |     array    |
|b_q0        |  in |    8|  ap_memory |              b             |     array    |
+------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	4  / (exitcond)
3 --> 
	2  / true
4 --> 
	5  / (tmp)
	6  / (!tmp)
5 --> 
	6  / true
6 --> 
	5  / (tmp & !tmp_21 & !or_cond & !or_cond1)
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_1: empty_76 [1/1] 0.00ns
:1  %empty_76 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: state [1/1] 2.39ns
:2  %state = alloca [256 x i2], align 1

ST_1: stg_10 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_12, %9 ]

ST_2: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %i, -256

ST_2: empty_77 [1/1] 0.00ns
:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_12 [1/1] 1.84ns
:3  %i_12 = add i9 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond, label %10, label %2

ST_2: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i9 %i to i64

ST_2: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_s

ST_2: a_load [2/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_2: b_addr [1/1] 0.00ns
:3  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_s

ST_2: b_load [2/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1

ST_2: state_addr [1/1] 0.00ns
:0  %state_addr = getelementptr [256 x i2]* %state, i64 0, i64 0

ST_2: state_load [2/2] 2.39ns
:1  %state_load = load i2* %state_addr, align 1


 <State 3>: 4.39ns
ST_3: a_load [1/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_3: b_load [1/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1

ST_3: tmp_85 [1/1] 2.00ns
:5  %tmp_85 = icmp ugt i8 %a_load, %b_load

ST_3: stg_26 [1/1] 0.00ns
:6  br i1 %tmp_85, label %3, label %4

ST_3: tmp_86 [1/1] 2.00ns
:0  %tmp_86 = icmp ult i8 %a_load, %b_load

ST_3: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_86, label %5, label %6

ST_3: tmp_91 [1/1] 2.00ns
:0  %tmp_91 = icmp eq i8 %a_load, %b_load

ST_3: stg_30 [1/1] 0.00ns
:1  br i1 %tmp_91, label %7, label %._crit_edge

ST_3: state_addr_4 [1/1] 0.00ns
:0  %state_addr_4 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_32 [1/1] 2.39ns
:1  store i2 0, i2* %state_addr_4, align 1

ST_3: stg_33 [1/1] 0.00ns
:2  br label %._crit_edge

ST_3: stg_34 [1/1] 0.00ns
._crit_edge:0  br label %8

ST_3: state_addr_2 [1/1] 0.00ns
:0  %state_addr_2 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_36 [1/1] 2.39ns
:1  store i2 -1, i2* %state_addr_2, align 1

ST_3: stg_37 [1/1] 0.00ns
:2  br label %8

ST_3: stg_38 [1/1] 0.00ns
:0  br label %9

ST_3: state_addr_1 [1/1] 0.00ns
:0  %state_addr_1 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_40 [1/1] 2.39ns
:1  store i2 1, i2* %state_addr_1, align 1

ST_3: stg_41 [1/1] 0.00ns
:2  br label %9

ST_3: stg_42 [1/1] 0.00ns
:0  br label %1


 <State 4>: 5.32ns
ST_4: state_load [1/2] 2.39ns
:1  %state_load = load i2* %state_addr, align 1

ST_4: tmp [1/1] 1.36ns
:2  %tmp = icmp eq i2 %state_load, 0

ST_4: stg_45 [1/1] 1.57ns
:3  br i1 %tmp, label %.preheader, label %.loopexit


 <State 5>: 2.39ns
ST_5: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i9 [ %i_2, %12 ], [ 0, %10 ]

ST_5: flag [1/1] 0.00ns
.preheader:1  %flag = phi i32 [ %p_flag, %12 ], [ 0, %10 ]

ST_5: tmp_21 [1/1] 0.00ns
.preheader:2  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i_1, i32 8)

ST_5: empty_78 [1/1] 0.00ns
.preheader:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)

ST_5: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i9 %i_1, 1

ST_5: stg_51 [1/1] 1.57ns
.preheader:5  br i1 %tmp_21, label %.loopexit, label %11

ST_5: tmp_87 [1/1] 0.00ns
:0  %tmp_87 = zext i9 %i_1 to i64

ST_5: state_addr_3 [1/1] 0.00ns
:1  %state_addr_3 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_87

ST_5: state_load_1 [2/2] 2.39ns
:2  %state_load_1 = load i2* %state_addr_3, align 1


 <State 6>: 10.58ns
ST_6: state_load_1 [1/2] 2.39ns
:2  %state_load_1 = load i2* %state_addr_3, align 1

ST_6: tmp_88 [1/1] 1.36ns
:3  %tmp_88 = icmp eq i2 %state_load_1, 0

ST_6: p_flag [1/1] 1.37ns
:4  %p_flag = select i1 %tmp_88, i32 1, i32 %flag

ST_6: tmp_89 [1/1] 1.36ns
:5  %tmp_89 = icmp eq i2 %state_load_1, 1

ST_6: tmp_90 [1/1] 2.52ns
:6  %tmp_90 = icmp eq i32 %p_flag, 1

ST_6: or_cond [1/1] 1.37ns
:7  %or_cond = and i1 %tmp_89, %tmp_90

ST_6: stg_61 [1/1] 1.57ns
:8  br i1 %or_cond, label %.loopexit, label %12

ST_6: tmp_92 [1/1] 1.36ns
:0  %tmp_92 = icmp eq i2 %state_load_1, -1

ST_6: or_cond1 [1/1] 1.37ns
:1  %or_cond1 = and i1 %tmp_92, %tmp_90

ST_6: stg_64 [1/1] 1.57ns
:2  br i1 %or_cond1, label %.loopexit, label %.preheader

ST_6: p_0 [1/1] 0.00ns
.loopexit:0  %p_0 = phi i2 [ %state_load, %10 ], [ 0, %.preheader ], [ 1, %11 ], [ -1, %12 ]

ST_6: stg_66 [1/1] 0.00ns
.loopexit:1  ret i2 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (specmemcore      ) [ 0000000]
empty_76     (specmemcore      ) [ 0000000]
state        (alloca           ) [ 0011111]
stg_10       (br               ) [ 0111000]
i            (phi              ) [ 0010000]
exitcond     (icmp             ) [ 0011000]
empty_77     (speclooptripcount) [ 0000000]
i_12         (add              ) [ 0111000]
stg_15       (br               ) [ 0000000]
tmp_s        (zext             ) [ 0001000]
a_addr       (getelementptr    ) [ 0001000]
b_addr       (getelementptr    ) [ 0001000]
state_addr   (getelementptr    ) [ 0000100]
a_load       (load             ) [ 0000000]
b_load       (load             ) [ 0000000]
tmp_85       (icmp             ) [ 0011000]
stg_26       (br               ) [ 0000000]
tmp_86       (icmp             ) [ 0011000]
stg_28       (br               ) [ 0000000]
tmp_91       (icmp             ) [ 0011000]
stg_30       (br               ) [ 0000000]
state_addr_4 (getelementptr    ) [ 0000000]
stg_32       (store            ) [ 0000000]
stg_33       (br               ) [ 0000000]
stg_34       (br               ) [ 0000000]
state_addr_2 (getelementptr    ) [ 0000000]
stg_36       (store            ) [ 0000000]
stg_37       (br               ) [ 0000000]
stg_38       (br               ) [ 0000000]
state_addr_1 (getelementptr    ) [ 0000000]
stg_40       (store            ) [ 0000000]
stg_41       (br               ) [ 0000000]
stg_42       (br               ) [ 0111000]
state_load   (load             ) [ 0000111]
tmp          (icmp             ) [ 0000111]
stg_45       (br               ) [ 0000111]
i_1          (phi              ) [ 0000010]
flag         (phi              ) [ 0000011]
tmp_21       (bitselect        ) [ 0000011]
empty_78     (speclooptripcount) [ 0000000]
i_2          (add              ) [ 0000111]
stg_51       (br               ) [ 0000111]
tmp_87       (zext             ) [ 0000000]
state_addr_3 (getelementptr    ) [ 0000001]
state_load_1 (load             ) [ 0000000]
tmp_88       (icmp             ) [ 0000000]
p_flag       (select           ) [ 0000111]
tmp_89       (icmp             ) [ 0000000]
tmp_90       (icmp             ) [ 0000000]
or_cond      (and              ) [ 0000011]
stg_61       (br               ) [ 0000000]
tmp_92       (icmp             ) [ 0000000]
or_cond1     (and              ) [ 0000011]
stg_64       (br               ) [ 0000111]
p_0          (phi              ) [ 0000001]
stg_66       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="state_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="a_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="state_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="2" slack="0"/>
<pin id="82" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="state_load/2 stg_32/3 stg_36/3 stg_40/3 state_load_1/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="state_addr_4_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="1"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="1"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="1"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="state_addr_3_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="1"/>
<pin id="128" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="flag_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flag (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="flag_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="2"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="1" slack="0"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="1" slack="0"/>
<pin id="161" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="8" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 tmp_88/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_12_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_85_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_86_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_91_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_21_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_87_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_flag_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_flag/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_89_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_89/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_90_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_90/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_cond_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_92_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_cond1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_12_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_s_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="280" class="1005" name="a_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="b_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="state_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="state_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="2"/>
<pin id="306" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_21_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="state_addr_3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_flag_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_flag "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="163"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="170"><net_src comp="79" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="119" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="119" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="119" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="194"><net_src comp="55" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="67" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="55" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="67" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="55" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="67" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="130" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="130" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="130" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="232"><net_src comp="166" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="137" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="79" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="227" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="79" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="241" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="178" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="276"><net_src comp="184" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="283"><net_src comp="48" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="288"><net_src comp="60" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="293"><net_src comp="72" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="307"><net_src comp="79" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="312"><net_src comp="166" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="208" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="216" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="325"><net_src comp="108" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="330"><net_src comp="227" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
 - Input state : 
	Port: bigint_math_bigint_compare : a | {2 3 }
	Port: bigint_math_bigint_compare : b | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_12 : 1
		stg_15 : 2
		tmp_s : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		state_load : 1
	State 3
		tmp_85 : 1
		stg_26 : 2
		tmp_86 : 1
		stg_28 : 2
		tmp_91 : 1
		stg_30 : 2
		stg_32 : 1
		stg_36 : 1
		stg_40 : 1
	State 4
		tmp : 1
		stg_45 : 2
	State 5
		tmp_21 : 1
		i_2 : 1
		stg_51 : 2
		tmp_87 : 1
		state_addr_3 : 2
		state_load_1 : 3
	State 6
		tmp_88 : 1
		p_flag : 2
		tmp_89 : 1
		tmp_90 : 3
		or_cond : 4
		stg_61 : 4
		tmp_92 : 1
		or_cond1 : 4
		stg_64 : 4
		p_0 : 5
		stg_66 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|  select  |  p_flag_fu_227  |    0    |    32   |
|----------|-----------------|---------|---------|
|          |    grp_fu_166   |    0    |    1    |
|          | exitcond_fu_172 |    0    |    3    |
|          |  tmp_85_fu_190  |    0    |    3    |
|   icmp   |  tmp_86_fu_196  |    0    |    3    |
|          |  tmp_91_fu_202  |    0    |    3    |
|          |  tmp_89_fu_235  |    0    |    1    |
|          |  tmp_90_fu_241  |    0    |    11   |
|          |  tmp_92_fu_253  |    0    |    1    |
|----------|-----------------|---------|---------|
|    add   |   i_12_fu_178   |    0    |    9    |
|          |    i_2_fu_216   |    0    |    9    |
|----------|-----------------|---------|---------|
|    and   |  or_cond_fu_247 |    0    |    1    |
|          | or_cond1_fu_259 |    0    |    1    |
|----------|-----------------|---------|---------|
|   zext   |   tmp_s_fu_184  |    0    |    0    |
|          |  tmp_87_fu_222  |    0    |    0    |
|----------|-----------------|---------|---------|
| bitselect|  tmp_21_fu_208  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    78   |
|----------|-----------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|state|    0   |    4   |    8   |
+-----+--------+--------+--------+
|Total|    0   |    4   |    8   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_280   |    8   |
|   b_addr_reg_285   |    8   |
|    flag_reg_137    |   32   |
|    i_12_reg_268    |    9   |
|     i_1_reg_126    |    9   |
|     i_2_reg_317    |    9   |
|      i_reg_115     |    9   |
|     p_0_reg_149    |    2   |
|   p_flag_reg_327   |   32   |
|state_addr_3_reg_322|    8   |
| state_addr_reg_290 |    8   |
| state_load_reg_304 |    2   |
|   tmp_21_reg_313   |    1   |
|     tmp_reg_309    |    1   |
|    tmp_s_reg_273   |   64   |
+--------------------+--------+
|        Total       |   202  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_67 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_79 |  p0  |   7  |   8  |   56   ||    8    |
| grp_access_fu_79 |  p1  |   3  |   2  |    6   |
|   flag_reg_137   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   158  ||  8.223  ||    56   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   78   |
|   Memory  |    0   |    -   |    4   |    8   |
|Multiplexer|    -   |    8   |    -   |   56   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   206  |   142  |
+-----------+--------+--------+--------+--------+
