$date
	Mon Apr 17 17:52:05 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc $end
$var wire 9 ! iaddout [8:0] $end
$var reg 1 " clk $end
$var reg 9 # iaddin [8:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 9 & iaddin [8:0] $end
$var wire 1 ' rst $end
$var reg 9 ( iaddout [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
1'
b101 &
0%
1$
b101 #
0"
bx !
$end
#50
b101 (
b101 !
1"
1%
#100
0"
0%
b111 #
b111 &
#150
b111 (
b111 !
1"
1%
#200
0"
0%
b11 #
b11 &
#250
b11 (
b11 !
1"
1%
#300
0"
0%
b10101 #
b10101 &
#350
b10101 (
b10101 !
1"
1%
#400
0"
0%
#450
1"
1%
#500
0"
0%
#550
1"
1%
#600
0"
0%
#650
1"
1%
#700
0"
0%
#750
1"
1%
#800
0"
0%
#850
1"
1%
#900
0"
0%
#950
1"
1%
#960
b0 (
b0 !
0$
0'
#990
1$
1'
#1000
0"
0%
#1050
b10101 (
b10101 !
1"
1%
#1100
0"
0%
#1150
1"
1%
#1200
0"
0%
#1250
1"
1%
#1300
0"
0%
#1350
1"
1%
#1400
0"
0%
#1450
1"
1%
#1500
0"
0%
#1550
1"
1%
#1600
0"
0%
#1650
1"
1%
#1700
0"
0%
#1750
1"
1%
#1790
b0 (
b0 !
0$
0'
#1800
0"
0%
#1830
1$
1'
#1850
b10101 (
b10101 !
1"
1%
#1900
0"
0%
#1950
1"
1%
#2000
