<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>aquila</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_IMEM_PORT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_IMEM_PORT"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_imem_port_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_IMEM_PORT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_IMEM_PORT.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DMEM_PORT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_DMEM_PORT"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dmem_port_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_DMEM_PORT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_DMEM_PORT.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DEVICE_PORT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_DEVICE_PORT"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_device_port_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_DEVICE_PORT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_DEVICE_PORT.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DMEM_PORT_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mem_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DMEM_PORT_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DMEM_PORT_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mem_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DMEM_PORT_CLK.ASSOCIATED_BUSIF">M_DMEM_PORT:M_IMEM_PORT</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DMEM_PORT_CLK.ASSOCIATED_RESET">mem_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_IMEM_PORT_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mem_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_IMEM_PORT_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_IMEM_PORT_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mem_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_IMEM_PORT_CLK.ASSOCIATED_BUSIF">M_IMEM_PORT:M_DMEM_PORT</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_IMEM_PORT_CLK.ASSOCIATED_RESET">mem_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DEVICE_PORT_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>device_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DEVICE_PORT_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_DEVICE_PORT_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>device_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DEVICE_PORT_CLK.ASSOCIATED_RESET">device_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_DEVICE_PORT_CLK.ASSOCIATED_BUSIF">M_DEVICE_PORT</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_DMEM_PORT</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>M_DEVICE_PORT</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>M_IMEM_PORT</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>aquila</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89b824e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>aquila</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89b824e2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8797e03</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3154dd8d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m_dmem_port_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dmem_port_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dmem_port_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>device_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>device_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_device_port_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_IMEM_PORT_AWUSER_WIDTH&apos;)) >0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_IMEM_PORT_WUSER_WIDTH&apos;)) >0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_IMEM_PORT_BUSER_WIDTH&apos;)) >0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_IMEM_PORT_ARUSER_WIDTH&apos;)) >0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_IMEM_PORT_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_imem_port_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M_IMEM_PORT_RUSER_WIDTH&apos;)) >0">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_imem_port_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mem_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mem_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_ID_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_ADDR_WIDTH" spirit:order="10" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH" spirit:order="11" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH&apos;))))" spirit:order="13" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH&apos;))))" spirit:order="14" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH&apos;))))" spirit:order="15" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DMEM_PORT_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M DCACHE PORT BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH&apos;))))" spirit:order="16" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DEVICE_PORT_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M DEVICE PORT ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DEVICE_PORT_ADDR_WIDTH" spirit:order="19" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_DEVICE_PORT_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M DEVICE PORT DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH" spirit:order="20" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_ID_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_IMEM_PORT_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Imem Port Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_IMEM_PORT_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/core_rtl/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_DEVICE_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_DMEM_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_IMEM_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/aquila_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/atomic_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/bcu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/bpu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/clint.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/core_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/csr_file.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/dcache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/distri_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/execute.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/fetch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/forwarding_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/free_circular_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/icache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/memory_management.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/muldiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/newlib_based_allocator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/pipeline_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/program_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/reg_file.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram_dp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram_dual_port.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/writeback.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mem/bootrom.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0bcdfbe8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/core_rtl/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_DEVICE_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_DMEM_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila_M_IMEM_PORT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/aquila_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/atomic_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/bcu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/bpu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/clint.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/core_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/csr_file.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/dcache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/distri_ram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/execute.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/fetch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/forwarding_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/free_circular_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/icache.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/memory_management.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/muldiv.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/newlib_based_allocator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/pipeline_control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/program_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/reg_file.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram_dp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/sram_dual_port.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/core_rtl/writeback.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mem/bootrom.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/aquila.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/aquila/data/aquila.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/aquila/data/aquila.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/aquila/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/aquila/src/aquila.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/aquila/src/aquila.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/aquila/src/aquila_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/aquila_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3154dd8d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A RISC-V Processor Core</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_ID_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_ID_WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_ID_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_ADDR_WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_ADDR_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="10">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_DMEM_PORT_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_DATA_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_DATA_WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="11">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_DMEM_PORT_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_AWUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_AWUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_ARUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_ARUSER_WIDTH" spirit:order="13" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_WUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_WUSER_WIDTH" spirit:order="14" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_RUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_RUSER_WIDTH" spirit:order="15" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DMEM_PORT_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_DMEM_PORT_BUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DMEM_PORT_BUSER_WIDTH" spirit:order="16" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DEVICE_PORT_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M DEVICE PORT ADDR WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DEVICE_PORT_ADDR_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="19">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_DEVICE_PORT_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_DEVICE_PORT_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M DEVICE PORT DATA WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_DEVICE_PORT_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="20">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_DEVICE_PORT_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">aquila</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_ID_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_AWUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_ADDR_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_ADDR_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_DATA_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_DATA_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_AWUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_ARUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_WUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_RUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_IMEM_PORT_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C_M_IMEM_PORT_BUSER_WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_IMEM_PORT_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>aquila</xilinx:displayName>
      <xilinx:coreRevision>270</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-09-18T00:21:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:aquila:1.0_ARCHIVE_LOCATION">r:/aquila_soc/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505a11a9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dab554_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58259542_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a097b2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf97186_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d87ffe5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ba24f9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8503e0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ada268e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7accd68e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13080742_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d45624_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c70bc9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac39593_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77abd67d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c751340_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee0321a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647f2b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e01dfce_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55540f78_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50511643_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4560de0f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e99ec5d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c974ce7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fba7fd4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6753ba_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f34a2ed_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adfae6a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cccd476_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe5f081_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b922ff_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acc2d9f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f04119a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2417c4c7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304f0bdf_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c6cee0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaa7694_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133aa456_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1833e32e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cff4d6d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cc4ea7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afd4247_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dca4ddf_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca4eff1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d6af2d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e18c36_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c759aa3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42084616_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a849ce4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec35dc2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5952bb59_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2906bbb5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc5833d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b2f214_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591c0cf8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664bcc5e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26741a38_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3488a29_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ab82b0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724d66f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6210fa0d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c0ba59_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e602132_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b209ab4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39220423_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f825eb_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6377c5f5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b198de7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6231e2c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569b27f0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b160ad6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52eeaaeb_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15beb10c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31968bff_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358e8e74_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6b83a3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400eac37_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d77d0a3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b102750_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1485200f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb98006_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a89ebf_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620cc6c0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e7433e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9d5934_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e42ef1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d247cd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c21a310_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cbc9c5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1429279_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c11f97_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572f4aa1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540bb44a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f3e992_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba3c12c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe858dc_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd3e53c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e18dc9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740046fd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b58c25f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe821c8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660cb420_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aa1b7c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f502e49_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beb4d01_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3942498d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8c80fe_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e41c21_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae85562_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@958c232_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5320b882_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5ae744_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27836744_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec1fa67_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1d3af6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36565541_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14dc18_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d541a95_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b01f283_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d466d4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185aa9e3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39208af7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1d27ac_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e71f322_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182d4191_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e15afc7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d758590_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e71b91c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a93941c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b27cc1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7bffaa_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3382298_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60da4f2f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cb5458_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6514d19f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a7f3cb_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173abe7a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f8c062_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5372fd22_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e5da39_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2542c39a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8af5f9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a982df_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f44039_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a5f51b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6af52f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec382e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb439f9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8e25c9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d79dc_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c74295_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecc1411_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3149558b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5a38dd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51816df3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac17d46_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b863662_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5686ce94_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571b93c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c31f4d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61608b24_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1c2504_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5444ea90_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bc84a5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@839dcd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed16640_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d63f2b8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363a9204_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5478c5d4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6220c0e9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d00344_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c429ccc_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609d2c1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a85628_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c25883c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37301d8d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef03df1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575b1ae5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1fd56d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d2a303_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d366e8b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3645b4de_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d05ee32_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1720690e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6305e0b5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eb3279_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286109a2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294d05f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778ce380_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b51a8d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706af214_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207a3612_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5c5a86_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa12155_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580d9aec_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efc4b50_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cde7405_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a655c2a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355d36a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c219f69_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f465ea1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb8406b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dbe068_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcd8857_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8c1bf0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183cfd36_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fb62ea_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1252cbe1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f6f778_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222be25a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d20b4e3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271eabca_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a8dba1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669d16f1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f389784_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dde79db_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d214238_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4bdee0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3670d7ba_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15daa129_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ff0ea8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df55fe5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6109f049_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd44256_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119900ed_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aba7bcb_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134f5a9b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e21ac3b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a2dba9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1601548e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655955f3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf9f912_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631179e1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4cbdfd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e7b05f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8504501_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461b9831_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259afa1c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59616cf6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24085b66_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb70b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31582ed_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1b0323_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246c1077_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e18606a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfda0e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67996fa2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47af8946_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43178055_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491b5557_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5344e0af_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dcc143_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca9f60a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b90193_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad5a369_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4790d8ce_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3883bd77_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1921827a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d65cba9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27238278_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc82da9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5d046f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a36274_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbea24c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458b405f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7096e0ac_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4250d4d3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb3ac61_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b71c5be_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540b4454_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6498a50c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708c0c07_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479c28b1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce22ce0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9bbb35_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3d25ae_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551390a9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60257e1e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746b4d39_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0e119c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159e8152_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3a6f5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f579ddc_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29aefb25_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c938ad8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dcc7c9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525fb1f7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddc5b3f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56167e3b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6507ba36_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6408cd11_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71874fd7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220095b0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2181b030_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dd406f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef10c2e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0a7ac_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dbb160_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a28cb2b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f72be1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9c0871_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ec629c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101fcc7a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3f064b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5499957e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2639fccc_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efc6260_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bbf500_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec2e695_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392d13a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5627b83a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23120a71_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b75ef65_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ab1463_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e1d4ee_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e04da0e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdfe9f7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d8686f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa5b67c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c740a2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd9e7f2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2393df9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226ee154_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3dc723_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b59ccd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1173957c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62392a2d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b19958f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570274d2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab31657_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b249b7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da119d2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb43b65_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a752541_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227afabd_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d167e53_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a637935_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4751a690_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae12866_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4a4983_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b04295_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6805f9b4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcf3062_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df5aeba_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266deade_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ee7f27_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b24782a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cb7fac_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1799f09e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561c1ee6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb6068e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9b7e2c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186656ca_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729a3ac9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51287b90_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bd6e8c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d759d0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b546657_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a814d9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55347797_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bde6747_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff22ced_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d690ec_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518dc71b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392012d5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747cf31c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b348329_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2414ad22_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b77e46_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6717017e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768d01c6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d869a8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37007323_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300e895_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd2776_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7373946e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575a3496_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2df34b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c78fdd2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4293f669_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4cfdc0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c9d0c3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a823a0b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57495b45_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a94ee3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae38eac_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d87c6_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6525907e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da1eaa_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e074a97_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c5e6c0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1b7cde_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351f68d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b660a8b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f504fa8_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1f9d6a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb7bb70_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe15f1d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38615b5_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e00050d_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ce5dff_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d08413a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c569213_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101db0e1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27398993_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741af1cf_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e42ed90_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7545bde9_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134a6c81_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22861710_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc7d8db_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9a70aa_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a29645_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d891b1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a46463_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685e90d0_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5548a7b7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a660117_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655d96c1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cc461a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368912eb_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4ce358_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f55a20_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba59fe2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450abd43_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfb303c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8c13b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e002f7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef0a3d2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3167459a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4901ebd2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5cc863_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f4b78c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3611ae8f_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c80e52e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5267a161_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3193fd4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1147a441_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb72e34_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d56624b_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5035e25e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6186708e_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3322784_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f459a7a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4793d3_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c158a2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b587992_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3763bfd2_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5d8055_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea148e4_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af74600_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c39ed4c_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4170a738_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f87ecc7_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5193e86a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a7d71a_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61569a22_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9c95de_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a613bbf_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e62e1_ARCHIVE_LOCATION">/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5cedf788"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="84af0654"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2091fe8f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="effe39bc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7d30fdfa"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d94ff406"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
