#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 30 07:56:29 2021
# Process ID: 6688
# Current directory: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/ddr_synth_1
# Command line: vivado -log ddr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddr.tcl
# Log file: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/ddr_synth_1/ddr.vds
# Journal file: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/ddr_synth_1/vivado.jou
#-----------------------------------------------------------
source ddr.tcl -notrace
