entity InstrSplitter is
	port( instruction opcode : in std_logic_vector(31 downto 0);
opcode : out std_logic_vector(5 downto 0);
rs : out std_logic_vector(4 downto 0);
rt : out std_logic_vector(4 downto 0);
rd : out std_logic_vector(4 downto 0);
shamt : out std_logic_vector(4 downto 0);
funct : out std_logic_vector(5 downto 0);
imm : out std_logic_vector(15 downto 0);
jAddr : out std_logic_vector(25 downto 0));
end InstrSplitter;
architecture Behavioral of InstrSplitter is begin
opcode <=
rs <=
rt <=
rd <= shamt <= funct <= imm <= jAddr <=
instruction(31 downto 26);
instruction(25 downto 21);
instruction(20 downto 16);
instruction(15 downto 11);
instruction(10 downto  6);
instruction( 5 downto  0);
instruction(15 downto  0);
instruction(25 downto  0);
end Behavioral;