#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 10 16:34:20 2020
# Process ID: 1292
# Current directory: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14560 C:\Users\jcoel\Desktop\CR\ProjetoFinalV3\ProjetoFinalV3.xpr
# Log file: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/vivado.log
# Journal file: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Wall3nd/Desktop/Cadeiras/CR/ProjetoFinalV3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0', nor could it be found using path 'C:/Users/Wall3nd/Desktop/Cadeiras/CR/ip_repo/DistanciaEuclidianaV3_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_design_DistanciaEuclidianaV3_0_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 761.547 ; gain = 92.332
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:DistanciaEuclidianaV3:1.0 - DistanciaEuclidianaV3_0
Successfully read diagram <mb_design> from BD file <C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 910.441 ; gain = 118.422
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {c:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0 C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jcoel/Desktop/CR/ip_repo/DistanciaEuclidianaV3_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo'.
set_property  ip_repo_paths  c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo'.
make_wrapper -files [get_files C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd] -top
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\jcoel\Desktop\CR\ProjetoFinalV3\ProjetoFinalV3.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.320 ; gain = 121.469
add_files -norecurse C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
generate_target all [get_files  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\jcoel\Desktop\CR\ProjetoFinalV3\ProjetoFinalV3.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DistanciaEuclidianaV3_0 .
Exporting to file C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.352 ; gain = 12.031
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all mb_design_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all mb_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all mb_design_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_3_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_DistanciaEuclidianaV3_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd]
create_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.176 ; gain = 1.824
launch_runs -jobs 4 {mb_design_microblaze_0_0_synth_1 mb_design_dlmb_v10_0_synth_1 mb_design_ilmb_v10_0_synth_1 mb_design_dlmb_bram_if_cntlr_0_synth_1 mb_design_ilmb_bram_if_cntlr_0_synth_1 mb_design_lmb_bram_0_synth_1 mb_design_xbar_0_synth_1 mb_design_microblaze_0_axi_intc_0_synth_1 mb_design_mdm_1_0_synth_1 mb_design_clk_wiz_1_0_synth_1 mb_design_rst_clk_wiz_1_100M_0_synth_1 mb_design_axi_gpio_0_0_synth_1 mb_design_axi_gpio_1_0_synth_1 mb_design_axi_gpio_2_0_synth_1 mb_design_axi_gpio_3_0_synth_1 mb_design_axi_uartlite_0_0_synth_1 mb_design_axi_timer_0_0_synth_1 mb_design_fit_timer_0_0_synth_1 mb_design_DistanciaEuclidianaV3_0_0_synth_1}
[Fri Jul 10 16:36:56 2020] Launched mb_design_microblaze_0_0_synth_1, mb_design_dlmb_v10_0_synth_1, mb_design_ilmb_v10_0_synth_1, mb_design_dlmb_bram_if_cntlr_0_synth_1, mb_design_ilmb_bram_if_cntlr_0_synth_1, mb_design_lmb_bram_0_synth_1, mb_design_xbar_0_synth_1, mb_design_microblaze_0_axi_intc_0_synth_1, mb_design_mdm_1_0_synth_1, mb_design_clk_wiz_1_0_synth_1, mb_design_rst_clk_wiz_1_100M_0_synth_1, mb_design_axi_gpio_0_0_synth_1, mb_design_axi_gpio_1_0_synth_1, mb_design_axi_gpio_2_0_synth_1, mb_design_axi_gpio_3_0_synth_1, mb_design_axi_uartlite_0_0_synth_1, mb_design_axi_timer_0_0_synth_1, mb_design_fit_timer_0_0_synth_1, mb_design_DistanciaEuclidianaV3_0_0_synth_1...
Run output will be captured here:
mb_design_microblaze_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_microblaze_0_0_synth_1/runme.log
mb_design_dlmb_v10_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_dlmb_v10_0_synth_1/runme.log
mb_design_ilmb_v10_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_ilmb_v10_0_synth_1/runme.log
mb_design_dlmb_bram_if_cntlr_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_ilmb_bram_if_cntlr_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_lmb_bram_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_lmb_bram_0_synth_1/runme.log
mb_design_xbar_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_xbar_0_synth_1/runme.log
mb_design_microblaze_0_axi_intc_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_microblaze_0_axi_intc_0_synth_1/runme.log
mb_design_mdm_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_mdm_1_0_synth_1/runme.log
mb_design_clk_wiz_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_clk_wiz_1_0_synth_1/runme.log
mb_design_rst_clk_wiz_1_100M_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_rst_clk_wiz_1_100M_0_synth_1/runme.log
mb_design_axi_gpio_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_0_0_synth_1/runme.log
mb_design_axi_gpio_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_1_0_synth_1/runme.log
mb_design_axi_gpio_2_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_2_0_synth_1/runme.log
mb_design_axi_gpio_3_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_3_0_synth_1/runme.log
mb_design_axi_uartlite_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_uartlite_0_0_synth_1/runme.log
mb_design_axi_timer_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_timer_0_0_synth_1/runme.log
mb_design_fit_timer_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_fit_timer_0_0_synth_1/runme.log
mb_design_DistanciaEuclidianaV3_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_DistanciaEuclidianaV3_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.191 ; gain = 18.996
export_simulation -of_objects [get_files C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.ip_user_files -ipstatic_source_dir C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.cache/compile_simlib/modelsim} {questa=C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.cache/compile_simlib/questa} {riviera=C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.cache/compile_simlib/riviera} {activehdl=C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Jul 10 16:38:10 2020] Launched mb_design_microblaze_0_0_synth_1, mb_design_dlmb_v10_0_synth_1, mb_design_ilmb_v10_0_synth_1, mb_design_dlmb_bram_if_cntlr_0_synth_1, mb_design_ilmb_bram_if_cntlr_0_synth_1, mb_design_lmb_bram_0_synth_1, mb_design_xbar_0_synth_1, mb_design_microblaze_0_axi_intc_0_synth_1, mb_design_mdm_1_0_synth_1, mb_design_clk_wiz_1_0_synth_1, mb_design_rst_clk_wiz_1_100M_0_synth_1, mb_design_axi_gpio_0_0_synth_1, mb_design_axi_gpio_1_0_synth_1, mb_design_axi_gpio_2_0_synth_1, mb_design_axi_gpio_3_0_synth_1, mb_design_axi_uartlite_0_0_synth_1, mb_design_axi_timer_0_0_synth_1, mb_design_fit_timer_0_0_synth_1, mb_design_DistanciaEuclidianaV3_0_0_synth_1, synth_1...
Run output will be captured here:
mb_design_microblaze_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_microblaze_0_0_synth_1/runme.log
mb_design_dlmb_v10_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_dlmb_v10_0_synth_1/runme.log
mb_design_ilmb_v10_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_ilmb_v10_0_synth_1/runme.log
mb_design_dlmb_bram_if_cntlr_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_ilmb_bram_if_cntlr_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_lmb_bram_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_lmb_bram_0_synth_1/runme.log
mb_design_xbar_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_xbar_0_synth_1/runme.log
mb_design_microblaze_0_axi_intc_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_microblaze_0_axi_intc_0_synth_1/runme.log
mb_design_mdm_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_mdm_1_0_synth_1/runme.log
mb_design_clk_wiz_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_clk_wiz_1_0_synth_1/runme.log
mb_design_rst_clk_wiz_1_100M_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_rst_clk_wiz_1_100M_0_synth_1/runme.log
mb_design_axi_gpio_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_0_0_synth_1/runme.log
mb_design_axi_gpio_1_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_1_0_synth_1/runme.log
mb_design_axi_gpio_2_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_2_0_synth_1/runme.log
mb_design_axi_gpio_3_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_gpio_3_0_synth_1/runme.log
mb_design_axi_uartlite_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_uartlite_0_0_synth_1/runme.log
mb_design_axi_timer_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_axi_timer_0_0_synth_1/runme.log
mb_design_fit_timer_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_fit_timer_0_0_synth_1/runme.log
mb_design_DistanciaEuclidianaV3_0_0_synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/mb_design_DistanciaEuclidianaV3_0_0_synth_1/runme.log
synth_1: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/synth_1/runme.log
[Fri Jul 10 16:38:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.949 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name DistanciaEuclidianaV3_v1_0_project -directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ProjetoFinalV3.tmp/DistanciaEuclidianaV3_v1_0_project c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jcoel/desktop/cr/projetofinalv3/projetofinalv3.tmp/distanciaeuclidianav3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.871 ; gain = 3.461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1199.797 ; gain = 19.387
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/src C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/src/DistanciaEuclidiana.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/src/DistanciaEuclidiana.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/src/DistanciaEuclidiana.vhd
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo/DistanciaEuclidianaV3_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jcoel/Desktop/CR/ProjetoFinalV3/ip_repo'
