Classic Timing Analyzer report for uP_DP
Tue Nov 24 15:17:25 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                      ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.920 ns                         ; Sub                                                                                                       ; n_REG:A_REG|Q[7]  ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.045 ns                        ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[2]      ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.413 ns                        ; Meminst                                                                                                   ; AddOutput[4]      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.873 ns                        ; PCload                                                                                                    ; n_REG:PC_REG|Q[4] ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 138.12 MHz ( period = 7.240 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[7]  ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                           ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                      ; To                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.930 ns                ;
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.930 ns                ;
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.930 ns                ;
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.930 ns                ;
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.930 ns                ;
; N/A   ; 141.34 MHz ( period = 7.075 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.765 ns                ;
; N/A   ; 141.34 MHz ( period = 7.075 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.765 ns                ;
; N/A   ; 141.34 MHz ( period = 7.075 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.765 ns                ;
; N/A   ; 141.34 MHz ( period = 7.075 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.765 ns                ;
; N/A   ; 141.34 MHz ( period = 7.075 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.765 ns                ;
; N/A   ; 144.55 MHz ( period = 6.918 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.608 ns                ;
; N/A   ; 144.55 MHz ( period = 6.918 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.608 ns                ;
; N/A   ; 144.55 MHz ( period = 6.918 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.608 ns                ;
; N/A   ; 144.55 MHz ( period = 6.918 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.608 ns                ;
; N/A   ; 144.55 MHz ( period = 6.918 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.608 ns                ;
; N/A   ; 150.56 MHz ( period = 6.642 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 150.56 MHz ( period = 6.642 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 150.56 MHz ( period = 6.642 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 150.56 MHz ( period = 6.642 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 150.56 MHz ( period = 6.642 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 151.06 MHz ( period = 6.620 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.310 ns                ;
; N/A   ; 151.06 MHz ( period = 6.620 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.310 ns                ;
; N/A   ; 151.06 MHz ( period = 6.620 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.310 ns                ;
; N/A   ; 151.06 MHz ( period = 6.620 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.310 ns                ;
; N/A   ; 151.06 MHz ( period = 6.620 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.310 ns                ;
; N/A   ; 152.72 MHz ( period = 6.548 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.238 ns                ;
; N/A   ; 152.72 MHz ( period = 6.548 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.238 ns                ;
; N/A   ; 152.72 MHz ( period = 6.548 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.238 ns                ;
; N/A   ; 152.72 MHz ( period = 6.548 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.238 ns                ;
; N/A   ; 152.72 MHz ( period = 6.548 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.238 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.164 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.164 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.164 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.164 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.164 ns                ;
; N/A   ; 158.78 MHz ( period = 6.298 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.988 ns                ;
; N/A   ; 158.78 MHz ( period = 6.298 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.988 ns                ;
; N/A   ; 158.78 MHz ( period = 6.298 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.988 ns                ;
; N/A   ; 158.78 MHz ( period = 6.298 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.988 ns                ;
; N/A   ; 158.78 MHz ( period = 6.298 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.988 ns                ;
; N/A   ; 161.94 MHz ( period = 6.175 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.857 ns                ;
; N/A   ; 161.94 MHz ( period = 6.175 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.857 ns                ;
; N/A   ; 161.94 MHz ( period = 6.175 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.857 ns                ;
; N/A   ; 161.94 MHz ( period = 6.175 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.857 ns                ;
; N/A   ; 161.94 MHz ( period = 6.175 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.857 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.831 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.831 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.831 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.831 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.831 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.814 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.814 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.814 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.814 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.814 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.811 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.811 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.811 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.811 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.811 ns                ;
; N/A   ; 164.34 MHz ( period = 6.085 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 164.34 MHz ( period = 6.085 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 164.34 MHz ( period = 6.085 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 164.34 MHz ( period = 6.085 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 164.34 MHz ( period = 6.085 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 209.03 MHz ( period = 4.784 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.474 ns                ;
; N/A   ; 209.03 MHz ( period = 4.784 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.474 ns                ;
; N/A   ; 209.03 MHz ( period = 4.784 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.474 ns                ;
; N/A   ; 209.03 MHz ( period = 4.784 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.474 ns                ;
; N/A   ; 209.03 MHz ( period = 4.784 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.474 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.454 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.454 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.454 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.454 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.454 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns )               ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.450 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[4]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.823 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[4]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.823 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; n_REG:A_REG|Q[3]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.658 ns                ;
; N/A   ; 267.95 MHz ( period = 3.732 ns )               ; n_REG:A_REG|Q[3]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.451 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[2]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.451 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[2]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[3]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.390 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[3]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.390 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns )               ; n_REG:A_REG|Q[3]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; 285.88 MHz ( period = 3.498 ns )               ; n_REG:A_REG|Q[3]                                                                                          ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[4]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[4]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.957 ns                ;
; N/A   ; 314.17 MHz ( period = 3.183 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.944 ns                ;
; N/A   ; 317.06 MHz ( period = 3.154 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.915 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; n_REG:A_REG|Q[3]                                                                                          ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.886 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 328.84 MHz ( period = 3.041 ns )               ; n_REG:A_REG|Q[5]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 331.35 MHz ( period = 3.018 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 334.56 MHz ( period = 2.989 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.723 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[0]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[2]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.704 ns                ;
; N/A   ; 341.06 MHz ( period = 2.932 ns )               ; n_REG:A_REG|Q[6]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[0]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 343.29 MHz ( period = 2.913 ns )               ; n_REG:A_REG|Q[4]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.674 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[3]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[2]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.704 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[3]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.622 ns                ;
; N/A   ; 353.11 MHz ( period = 2.832 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.593 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.523 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 363.90 MHz ( period = 2.748 ns )               ; n_REG:A_REG|Q[4]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 365.90 MHz ( period = 2.733 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.494 ns                ;
; N/A   ; 367.78 MHz ( period = 2.719 ns )               ; n_REG:A_REG|Q[5]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; 375.80 MHz ( period = 2.661 ns )               ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.377 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[1]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[4]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.352 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:IR_REG|Q[1]                                                                                         ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[5]                                                                                          ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.286 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[2]                                                                                          ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[0]                                                                                          ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.197 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[6]                                                                                          ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[1]                                                                                          ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[4]                                                                                          ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:A_REG|Q[7]                                                                                          ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:IR_REG|Q[1]                                                                                         ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[2]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[3]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[2]                                                                                         ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:IR_REG|Q[4]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:IR_REG|Q[3]                                                                                         ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:IR_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:IR_REG|Q[2]                                                                                         ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[2]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[1]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.147 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[3]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[0]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[7]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[5]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[4]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; n_REG:A_REG|Q[6]                                                                                          ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[1]                                                                                         ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[3]                                                                                         ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[0]                                                                                         ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[2]                                                                                         ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n_REG:PC_REG|Q[4]                                                                                         ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.638 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                        ; To Clock ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.920 ns   ; Sub      ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.906 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 6.870 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 6.755 ns   ; Sub      ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.598 ns   ; Sub      ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.521 ns   ; Sub      ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.507 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 6.499 ns   ; Sub      ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.494 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 6.471 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 6.460 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 6.458 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 6.427 ns   ; Sub      ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.424 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 6.353 ns   ; Sub      ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.177 ns   ; Sub      ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 6.165 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 6.129 ns   ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 5.136 ns   ; Input[3] ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 5.058 ns   ; Asel[1]  ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 5.058 ns   ; Asel[1]  ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 5.058 ns   ; Asel[1]  ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 5.058 ns   ; Asel[1]  ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 5.058 ns   ; Asel[1]  ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A   ; None         ; 4.972 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A   ; None         ; 4.971 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A   ; None         ; 4.971 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A   ; None         ; 4.971 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A   ; None         ; 4.971 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A   ; None         ; 4.971 ns   ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A   ; None         ; 4.871 ns   ; IRload   ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.871 ns   ; IRload   ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.871 ns   ; IRload   ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.871 ns   ; IRload   ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.871 ns   ; IRload   ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.861 ns   ; Input[1] ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.838 ns   ; Aload    ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.838 ns   ; Aload    ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.838 ns   ; Aload    ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.836 ns   ; Aload    ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.836 ns   ; Aload    ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.836 ns   ; Aload    ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.836 ns   ; Aload    ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.836 ns   ; Aload    ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.826 ns   ; Input[2] ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.825 ns   ; Asel[0]  ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.824 ns   ; Asel[0]  ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.824 ns   ; Asel[0]  ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.819 ns   ; Input[4] ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.812 ns   ; Asel[0]  ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.812 ns   ; Asel[0]  ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.810 ns   ; Asel[0]  ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.809 ns   ; Asel[0]  ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.805 ns   ; Asel[0]  ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.787 ns   ; Input[0] ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.700 ns   ; Input[5] ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.677 ns   ; Input[7] ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.630 ns   ; Input[6] ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.387 ns   ; Asel[1]  ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.387 ns   ; Asel[1]  ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.387 ns   ; Asel[1]  ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A   ; None         ; 4.333 ns   ; IRload   ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.333 ns   ; IRload   ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.333 ns   ; IRload   ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.296 ns   ; JMPmux   ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.296 ns   ; JMPmux   ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.296 ns   ; JMPmux   ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.296 ns   ; JMPmux   ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.296 ns   ; JMPmux   ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.121 ns   ; PCload   ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.121 ns   ; PCload   ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.121 ns   ; PCload   ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.121 ns   ; PCload   ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A   ; None         ; 4.121 ns   ; PCload   ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK    ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                      ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 13.045 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[2] ; CLOCK      ;
; N/A   ; None         ; 13.045 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[2] ; CLOCK      ;
; N/A   ; None         ; 13.045 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[2] ; CLOCK      ;
; N/A   ; None         ; 13.045 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[2] ; CLOCK      ;
; N/A   ; None         ; 13.045 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[2] ; CLOCK      ;
; N/A   ; None         ; 12.992 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[3] ; CLOCK      ;
; N/A   ; None         ; 12.992 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[3] ; CLOCK      ;
; N/A   ; None         ; 12.992 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[3] ; CLOCK      ;
; N/A   ; None         ; 12.992 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[3] ; CLOCK      ;
; N/A   ; None         ; 12.992 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[3] ; CLOCK      ;
; N/A   ; None         ; 12.395 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[0] ; CLOCK      ;
; N/A   ; None         ; 12.395 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[0] ; CLOCK      ;
; N/A   ; None         ; 12.395 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[0] ; CLOCK      ;
; N/A   ; None         ; 12.395 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[0] ; CLOCK      ;
; N/A   ; None         ; 12.395 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[0] ; CLOCK      ;
; N/A   ; None         ; 12.294 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[4] ; CLOCK      ;
; N/A   ; None         ; 12.294 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[4] ; CLOCK      ;
; N/A   ; None         ; 12.294 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[4] ; CLOCK      ;
; N/A   ; None         ; 12.294 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[4] ; CLOCK      ;
; N/A   ; None         ; 12.294 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[4] ; CLOCK      ;
; N/A   ; None         ; 11.708 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[7] ; CLOCK      ;
; N/A   ; None         ; 11.708 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[7] ; CLOCK      ;
; N/A   ; None         ; 11.708 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[7] ; CLOCK      ;
; N/A   ; None         ; 11.708 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[7] ; CLOCK      ;
; N/A   ; None         ; 11.708 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[7] ; CLOCK      ;
; N/A   ; None         ; 11.626 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[1] ; CLOCK      ;
; N/A   ; None         ; 11.626 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[1] ; CLOCK      ;
; N/A   ; None         ; 11.626 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[1] ; CLOCK      ;
; N/A   ; None         ; 11.626 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[1] ; CLOCK      ;
; N/A   ; None         ; 11.626 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[1] ; CLOCK      ;
; N/A   ; None         ; 11.257 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[5] ; CLOCK      ;
; N/A   ; None         ; 11.257 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[5] ; CLOCK      ;
; N/A   ; None         ; 11.257 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[5] ; CLOCK      ;
; N/A   ; None         ; 11.257 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[5] ; CLOCK      ;
; N/A   ; None         ; 11.257 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[5] ; CLOCK      ;
; N/A   ; None         ; 11.194 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; MemOutput[6] ; CLOCK      ;
; N/A   ; None         ; 11.194 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; MemOutput[6] ; CLOCK      ;
; N/A   ; None         ; 11.194 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; MemOutput[6] ; CLOCK      ;
; N/A   ; None         ; 11.194 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; MemOutput[6] ; CLOCK      ;
; N/A   ; None         ; 11.194 ns  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; MemOutput[6] ; CLOCK      ;
; N/A   ; None         ; 9.587 ns   ; n_REG:A_REG|Q[7]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.567 ns   ; n_REG:PC_REG|Q[4]                                                                                         ; AddOutput[4] ; CLOCK      ;
; N/A   ; None         ; 9.546 ns   ; n_REG:A_REG|Q[6]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.541 ns   ; n_REG:PC_REG|Q[2]                                                                                         ; AddOutput[2] ; CLOCK      ;
; N/A   ; None         ; 9.444 ns   ; n_REG:A_REG|Q[3]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.406 ns   ; n_REG:A_REG|Q[2]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.313 ns   ; n_REG:A_REG|Q[5]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.199 ns   ; n_REG:A_REG|Q[0]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.164 ns   ; n_REG:A_REG|Q[1]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 9.108 ns   ; n_REG:PC_REG|Q[3]                                                                                         ; AddOutput[3] ; CLOCK      ;
; N/A   ; None         ; 9.055 ns   ; n_REG:A_REG|Q[4]                                                                                          ; Aeq0         ; CLOCK      ;
; N/A   ; None         ; 8.869 ns   ; n_REG:PC_REG|Q[0]                                                                                         ; AddOutput[0] ; CLOCK      ;
; N/A   ; None         ; 8.850 ns   ; n_REG:IR_REG|Q[4]                                                                                         ; AddOutput[4] ; CLOCK      ;
; N/A   ; None         ; 8.811 ns   ; n_REG:IR_REG|Q[2]                                                                                         ; AddOutput[2] ; CLOCK      ;
; N/A   ; None         ; 8.749 ns   ; n_REG:IR_REG|Q[7]                                                                                         ; IR[7]        ; CLOCK      ;
; N/A   ; None         ; 8.701 ns   ; n_REG:PC_REG|Q[1]                                                                                         ; AddOutput[1] ; CLOCK      ;
; N/A   ; None         ; 8.616 ns   ; n_REG:A_REG|Q[6]                                                                                          ; Output[6]    ; CLOCK      ;
; N/A   ; None         ; 8.553 ns   ; n_REG:A_REG|Q[1]                                                                                          ; Output[1]    ; CLOCK      ;
; N/A   ; None         ; 8.393 ns   ; n_REG:A_REG|Q[7]                                                                                          ; Output[7]    ; CLOCK      ;
; N/A   ; None         ; 8.383 ns   ; n_REG:IR_REG|Q[3]                                                                                         ; AddOutput[3] ; CLOCK      ;
; N/A   ; None         ; 8.373 ns   ; n_REG:A_REG|Q[7]                                                                                          ; Apos         ; CLOCK      ;
; N/A   ; None         ; 8.307 ns   ; n_REG:A_REG|Q[0]                                                                                          ; Output[0]    ; CLOCK      ;
; N/A   ; None         ; 8.300 ns   ; n_REG:A_REG|Q[4]                                                                                          ; Output[4]    ; CLOCK      ;
; N/A   ; None         ; 8.132 ns   ; n_REG:IR_REG|Q[0]                                                                                         ; AddOutput[0] ; CLOCK      ;
; N/A   ; None         ; 8.025 ns   ; n_REG:A_REG|Q[2]                                                                                          ; Output[2]    ; CLOCK      ;
; N/A   ; None         ; 7.974 ns   ; n_REG:IR_REG|Q[1]                                                                                         ; AddOutput[1] ; CLOCK      ;
; N/A   ; None         ; 7.916 ns   ; n_REG:IR_REG|Q[5]                                                                                         ; IR[5]        ; CLOCK      ;
; N/A   ; None         ; 7.365 ns   ; n_REG:A_REG|Q[3]                                                                                          ; Output[3]    ; CLOCK      ;
; N/A   ; None         ; 7.344 ns   ; n_REG:A_REG|Q[5]                                                                                          ; Output[5]    ; CLOCK      ;
; N/A   ; None         ; 7.268 ns   ; n_REG:IR_REG|Q[6]                                                                                         ; IR[6]        ; CLOCK      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+---------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To           ;
+-------+-------------------+-----------------+---------+--------------+
; N/A   ; None              ; 12.413 ns       ; Meminst ; AddOutput[4] ;
; N/A   ; None              ; 12.370 ns       ; Meminst ; AddOutput[2] ;
; N/A   ; None              ; 11.941 ns       ; Meminst ; AddOutput[3] ;
; N/A   ; None              ; 11.688 ns       ; Meminst ; AddOutput[0] ;
; N/A   ; None              ; 11.536 ns       ; Meminst ; AddOutput[1] ;
+-------+-------------------+-----------------+---------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                        ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.873 ns ; PCload   ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -3.873 ns ; PCload   ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -3.873 ns ; PCload   ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -3.873 ns ; PCload   ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -3.873 ns ; PCload   ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.048 ns ; JMPmux   ; n_REG:PC_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.048 ns ; JMPmux   ; n_REG:PC_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.048 ns ; JMPmux   ; n_REG:PC_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.048 ns ; JMPmux   ; n_REG:PC_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.048 ns ; JMPmux   ; n_REG:PC_REG|Q[4]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.085 ns ; IRload   ; n_REG:IR_REG|Q[5]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.085 ns ; IRload   ; n_REG:IR_REG|Q[6]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.085 ns ; IRload   ; n_REG:IR_REG|Q[7]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.139 ns ; Asel[1]  ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.139 ns ; Asel[1]  ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.139 ns ; Asel[1]  ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.321 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK    ;
; N/A           ; None        ; -4.382 ns ; Input[6] ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.429 ns ; Input[7] ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.452 ns ; Input[5] ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.539 ns ; Input[0] ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.557 ns ; Asel[0]  ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.561 ns ; Asel[0]  ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.562 ns ; Asel[0]  ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.564 ns ; Asel[0]  ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.564 ns ; Asel[0]  ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.571 ns ; Input[4] ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.576 ns ; Asel[0]  ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.576 ns ; Asel[0]  ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.577 ns ; Asel[0]  ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.578 ns ; Input[2] ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.588 ns ; Aload    ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.588 ns ; Aload    ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.588 ns ; Aload    ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.588 ns ; Aload    ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.588 ns ; Aload    ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.590 ns ; Aload    ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.590 ns ; Aload    ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.590 ns ; Aload    ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.613 ns ; Input[1] ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.623 ns ; IRload   ; n_REG:IR_REG|Q[0]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.623 ns ; IRload   ; n_REG:IR_REG|Q[1]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.623 ns ; IRload   ; n_REG:IR_REG|Q[2]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.623 ns ; IRload   ; n_REG:IR_REG|Q[3]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.623 ns ; IRload   ; n_REG:IR_REG|Q[4]                                                                                         ; CLOCK    ;
; N/A           ; None        ; -4.681 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.681 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.681 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -4.681 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -4.681 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK    ;
; N/A           ; None        ; -4.682 ns ; MemWr    ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK    ;
; N/A           ; None        ; -4.810 ns ; Asel[1]  ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.810 ns ; Asel[1]  ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.810 ns ; Asel[1]  ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.810 ns ; Asel[1]  ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.810 ns ; Asel[1]  ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -4.888 ns ; Input[3] ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.328 ns ; Sub      ; n_REG:A_REG|Q[1]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.402 ns ; Sub      ; n_REG:A_REG|Q[2]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.461 ns ; Sub      ; n_REG:A_REG|Q[7]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.474 ns ; Sub      ; n_REG:A_REG|Q[3]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.496 ns ; Sub      ; n_REG:A_REG|Q[4]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.505 ns ; Sub      ; n_REG:A_REG|Q[0]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.573 ns ; Sub      ; n_REG:A_REG|Q[6]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.730 ns ; Sub      ; n_REG:A_REG|Q[5]                                                                                          ; CLOCK    ;
; N/A           ; None        ; -5.839 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -5.875 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK    ;
; N/A           ; None        ; -6.134 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -6.168 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -6.170 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK    ;
; N/A           ; None        ; -6.181 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -6.204 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK    ;
; N/A           ; None        ; -6.217 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK    ;
; N/A           ; None        ; -6.580 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK    ;
; N/A           ; None        ; -6.616 ns ; Meminst  ; mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK    ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 24 15:17:25 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP_DP -c uP_DP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" has Internal fmax of 138.12 MHz between source memory "mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "n_REG:A_REG|Q[7]" (period= 7.24 ns)
    Info: + Longest memory to register delay is 6.930 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y8; Fanout = 4; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.821 ns) + CELL(0.178 ns) = 4.373 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~9'
        Info: 4: + IC(0.533 ns) + CELL(0.596 ns) = 5.502 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~20'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.582 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~22'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.662 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~24'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.120 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~25'
        Info: 8: + IC(0.536 ns) + CELL(0.178 ns) = 6.834 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'n_REG:A_REG|Q[7]~1'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.930 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG|Q[7]'
        Info: Total cell delay = 5.040 ns ( 72.73 % )
        Info: Total interconnect delay = 1.890 ns ( 27.27 % )
    Info: - Smallest clock skew is -0.114 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG|Q[7]'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: - Longest clock path from clock "CLOCK" to source memory is 2.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.16 % )
            Info: Total interconnect delay = 1.149 ns ( 38.84 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "n_REG:A_REG|Q[7]" (data pin = "Sub", clock pin = "CLOCK") is 6.920 ns
    Info: + Longest pin to register delay is 9.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R6; Fanout = 9; PIN Node = 'Sub'
        Info: 2: + IC(5.744 ns) + CELL(0.545 ns) = 7.133 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~1'
        Info: 3: + IC(0.310 ns) + CELL(0.517 ns) = 7.960 ns; Loc. = LCCOMB_X18_Y8_N6; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.040 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~14'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.120 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.200 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 8.374 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~20'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.454 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~22'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.534 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~24'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 8.992 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB|Add0~25'
        Info: 11: + IC(0.536 ns) + CELL(0.178 ns) = 9.706 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'n_REG:A_REG|Q[7]~1'
        Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.802 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG|Q[7]'
        Info: Total cell delay = 3.212 ns ( 32.77 % )
        Info: Total interconnect delay = 6.590 ns ( 67.23 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG|Q[7]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
Info: tco from clock "CLOCK" to destination pin "MemOutput[2]" through memory "mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 13.045 ns
    Info: + Longest clock path from clock "CLOCK" to source memory is 2.958 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 61.16 % )
        Info: Total interconnect delay = 1.149 ns ( 38.84 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 9.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y8; Fanout = 4; MEM Node = 'mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2'
        Info: 3: + IC(3.659 ns) + CELL(2.820 ns) = 9.853 ns; Loc. = PIN_N4; Fanout = 0; PIN Node = 'MemOutput[2]'
        Info: Total cell delay = 6.194 ns ( 62.86 % )
        Info: Total interconnect delay = 3.659 ns ( 37.14 % )
Info: Longest tpd from source pin "Meminst" to destination pin "AddOutput[4]" is 12.413 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W15; Fanout = 5; PIN Node = 'Meminst'
    Info: 2: + IC(5.646 ns) + CELL(0.545 ns) = 7.034 ns; Loc. = LCCOMB_X40_Y7_N0; Fanout = 3; COMB Node = 'Mux1_to_RAM[4]~4'
    Info: 3: + IC(2.539 ns) + CELL(2.840 ns) = 12.413 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'AddOutput[4]'
    Info: Total cell delay = 4.228 ns ( 34.06 % )
    Info: Total interconnect delay = 8.185 ns ( 65.94 % )
Info: th for register "n_REG:PC_REG|Q[0]" (data pin = "PCload", clock pin = "CLOCK") is -3.873 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.976 ns) + CELL(0.602 ns) = 2.842 ns; Loc. = LCFF_X42_Y7_N5; Fanout = 3; REG Node = 'n_REG:PC_REG|Q[0]'
        Info: Total cell delay = 1.628 ns ( 57.28 % )
        Info: Total interconnect delay = 1.214 ns ( 42.72 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_V22; Fanout = 5; PIN Node = 'PCload'
        Info: 2: + IC(5.369 ns) + CELL(0.758 ns) = 7.001 ns; Loc. = LCFF_X42_Y7_N5; Fanout = 3; REG Node = 'n_REG:PC_REG|Q[0]'
        Info: Total cell delay = 1.632 ns ( 23.31 % )
        Info: Total interconnect delay = 5.369 ns ( 76.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Nov 24 15:17:26 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


