Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Sep 24 11:23:37 2023
| Host         : 15ach6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                      Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX          | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx__i_2_n_0    | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/SR[0]          |                1 |              1 |         1.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX          |                                                         |                                                         |                2 |              3 |         1.50 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_RX          |                                                         |                                                         |                1 |              4 |         4.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX          | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt[3]_i_2_n_0 | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        | design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt                 | design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt[3]_i_1_n_0      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        |                                                         | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        | design_1_i/arcade_check_0/inst/BUTTONS[3]_i_2_n_0       | design_1_i/arcade_check_0/inst/BUTTONS[3]_i_1_n_0       |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        | design_1_i/mul_cheat_detect_0/inst/p_0_in               |                                                         |                2 |              8 |         4.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX          | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data        |                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                         |                                                         |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        | design_1_i/led_walk_0/inst/sel                          | design_1_i/led_walk_0/inst/position_0                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_10MHz        |                                                         |                                                         |               10 |             34 |         3.40 |
+-------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


