// Seed: 3342302319
module module_0;
  id_1(
      1'b0
  );
  wire id_2;
  always id_2 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output logic id_4,
    output supply0 id_5,
    input logic id_6,
    input wand id_7,
    output tri1 id_8,
    input tri1 id_9
);
  assign id_5 = id_2;
  wire id_11;
  always id_4 <= id_6;
  module_0 modCall_1 ();
  id_12(
      ~id_5
  );
  wor  id_13;
  wire id_14, id_15 = id_14;
  assign id_13 = 1;
  wire id_16;
  id_17(
      .id_0(id_6), .id_1(1), .id_2(id_16)
  );
endmodule
