--
--  Copyright (c) 2016, German Rivera
--  All rights reserved.
--
--  Redistribution and use in source and binary forms, with or without
--  modification, are permitted provided that the following conditions are met:
--
--  * Redistributions of source code must retain the above copyright notice,
--    this list of conditions and the following disclaimer.
--
--  * Redistributions in binary form must reproduce the above copyright notice,
--    this list of conditions and the following disclaimer in the documentation
--    and/or other materials provided with the distribution.
--
--  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
--  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
--  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
--  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
--  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
--  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
--  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
--  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
--  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
--  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
--  POSSIBILITY OF SUCH DAMAGE.
--

pragma Restrictions (No_Elaboration_Code);

with System; use System;

package Microcontroller.Cortex_M4 is
   pragma Preelaborate;

    --  CPUID base register
   type CPUID_Type is record
      Revision : Four_Bits;
      Part_Number: UInt12;
      Architecture : Uint4;
      Variant : Uint4;
      Implementer : Byte;
   end record with Size => Word'Size, Bit_Order => Low_Order_First;

   for CPUID_Type use
      record
         Revision at 0 range 0 .. 3;
         Part_Number at 0 range 4 .. 15;
         Architecture at 0 range 16 .. 19;
         Variant at 0 range 20 .. 23;
         Implementer at 0 range 24 .. 31;
      end record;

   --  ICSR - Interrupt Control and State Register
   type ICSR_Type is record
      VECTACTIVE : Nine_Bits;
      VECTPENDING : Nine_Bits;
      ISRPENDING : Bit;
      ISRPREEMPT : Bit;
      PENDSTCLR : Bit;
      PENDSTSET : Bit;
      PENDSVCLR : Bit;
      PENDSVSET: Bit;
      NMIPENDSET : Bit;
   end record with Size => Word'Size, Bit_Order => Low_Order_First;

   for ICSR_Type use
      record
         VECTACTIVE at 0 range 0 .. 8;
         VECTPENDING at 0 range 12 .. 21;
         ISRPENDING at 0 range 22 .. 22;
         ISRPREEMPT at 0 range 23 .. 23;
         PENDSTCLR at 0 range 25 .. 25;
         PENDSTSET at 0 range 26 .. 26;
         PENDSVCLR at 0 range 27 .. 27;
         PENDSVSET at 0 range 28 .. 28;
         NMIPENDSET at 0 range 31 .. 31;
      end record;

   --  AIRCR - Application Interrupt and Reset Control Register
   type AIRCR_Type is record
      VECTCLRACTIVE : Bit;
      SYSRESETREQ : Bit;
      ENDIANESS : Bit;
      PRIGROUP : Three_Bits;
      VECTKEY : Half_Word;
   end record with Size => Word'Size, Bit_Order => Low_Order_First;

   for AIRCR_Type use
      record
         VECTCLRACTIVE at 0 range 1 .. 1;
         SYSRESETREQ at 0 range 2 .. 2;
         PRIGROUP at 0 range 8 .. 10;
         ENDIANESS at 0 range 15 .. 15;
         VECTKEY at 0 range 16 .. 31;
      end record;

   --
   --  SCB registers
   --
   type SCB_Type is record
      CPUID : CPUID_Type;
      ICSR : ICSR_Type;
      VTOR : Word;
      AIRCR : AIRCR_Type;
      SCR : Word;
      CCR : Word;
      SHP : Bytes_Array (1 .. 12);
      SHCSR : Word;
      CFSR : Word;
      HFSR : Word;
      DFSR : Word;
      MMFAR : Word;
      BFAR : Word;
      AFSR : Word;
      PFR : Words_Array (1 .. 2);
      DFR : Word;
      ADR : Word;
      MMFR : Words_Array (1 .. 4);
      ISAR : Words_Array (1 .. 5);
      Reserved : Words_Array (1 .. 5);
      CPACR : Word;
   end record with Volatile, Size => 16#8c# * Byte'Size;

   SCB : aliased SCB_Type with
     Import, Address => System'To_Address (16#E000ED00#);

end Microcontroller.Cortex_M4;
