// Seed: 3079419919
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10
);
  assign id_6 = -id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_17,
    input tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15
);
  tri0 id_18 = 1;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_8,
      id_3,
      id_2,
      id_13,
      id_4,
      id_7,
      id_11,
      id_5,
      id_5
  );
  logic id_19, id_20, id_21, id_22 = (id_7), id_23, id_24;
  assign id_6 = id_24;
endmodule
