# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\ryanl\OneDrive\Documents\GitHub\CWRU_Transceiver\CWRU_Transceiver_TX\output_files\CWRU_Transceiver_TX.csv
# Generated on: Fri Apr 05 21:32:57 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
CLOCK_50,Input,PIN_AF14,3B,B3B_N0,,,,,,,,,,,,,,
GPIO_1[35],Output,PIN_AC22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[34],Output,PIN_AA20,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[33],Output,PIN_AD21,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[32],Output,PIN_AE22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[31],Output,PIN_AF23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[30],Output,PIN_AF24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[29],Output,PIN_AG22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[28],Output,PIN_AH22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[27],Output,PIN_AJ22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[26],Output,PIN_AK22,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[25],Output,PIN_AH23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[24],Output,PIN_AK23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[23],Output,PIN_AG23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[22],Output,PIN_AK24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[21],Output,PIN_AJ24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[20],Output,PIN_AJ25,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[19],Output,PIN_AH25,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[18],Output,PIN_AK26,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[17],Output,PIN_AJ26,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[16],Output,PIN_AK27,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[15],Output,PIN_AK28,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[14],Output,PIN_AK29,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[13],Output,PIN_AJ27,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[12],Output,PIN_AH27,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[11],Output,PIN_AH24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[10],Output,PIN_AG26,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[9],Output,PIN_AG25,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[8],Output,PIN_AF26,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[7],Output,PIN_AF25,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[6],Output,PIN_AE24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[5],Output,PIN_AE23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[4],Output,PIN_AD24,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[3],Output,PIN_AC23,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[2],Output,PIN_AB21,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[1],Output,PIN_AA21,4A,B4A_N0,,,,,,,,,,,,,,
GPIO_1[0],Output,PIN_AB17,4A,B4A_N0,,,,,,,,,,,,,,
HEX0[6],Output,PIN_AH28,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[5],Output,PIN_AG28,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[4],Output,PIN_AF28,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[3],Output,PIN_AG27,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[2],Output,PIN_AE28,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[1],Output,PIN_AE27,5A,B5A_N0,,,,,,,,,,,,,,
HEX0[0],Output,PIN_AE26,5A,B5A_N0,,,,,,,,,,,,,,
KEY[3],Input,PIN_Y16,3B,B3B_N0,,,,,,,,,,,,,,
KEY[2],Input,PIN_W15,3B,B3B_N0,,,,,,,,,,,,,,
KEY[1],Input,PIN_AA15,3B,B3B_N0,,,,,,,,,,,,,,
KEY[0],Input,PIN_AA14,3B,B3B_N0,,,,,,,,,,,,,,
clk_4_out,Output,,,,,,,,,,,,,,,,,
code_MSB_out,Output,,,,,,,,,,,,,,,,,
code_reg[7],Output,,,,,,,,,,,,,,,,,
code_reg[6],Output,,,,,,,,,,,,,,,,,
code_reg[5],Output,,,,,,,,,,,,,,,,,
code_reg[4],Output,,,,,,,,,,,,,,,,,
code_reg[3],Output,,,,,,,,,,,,,,,,,
code_reg[2],Output,,,,,,,,,,,,,,,,,
code_reg[1],Output,,,,,,,,,,,,,,,,,
code_reg[0],Output,,,,,,,,,,,,,,,,,
counter[2],Output,,,,,,,,,,,,,,,,,
counter[1],Output,,,,,,,,,,,,,,,,,
counter[0],Output,,,,,,,,,,,,,,,,,
shift_flag,Output,,,,,,,,,,,,,,,,,
