Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 11 03:36:56 2023
| Host         : Anusha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.533        0.000                      0                 1889        0.099        0.000                      0                 1889        4.500        0.000                       0                  1472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1                                                                                                                                                        8.408        0.000                       0                     1  
tio_clkin           4.137        0.000                      0                  619        0.105        0.000                      0                  619        4.500        0.000                       0                   747  
usb_clk             3.226        0.000                      0                  876        0.130        0.000                      0                  876        4.500        0.000                       0                   724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
usb_clk       tio_clkin           0.533        0.000                      0                  264        0.124        0.000                      0                  264  
tio_clkin     usb_clk             7.418        0.000                      0                  130        0.099        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I0



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        4.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg0_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.747ns (13.517%)  route 4.779ns (86.483%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.398     5.056 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/Q
                         net (fo=9, routed)           0.709     5.765    ascon_aead1/asconcont1/cstate[3]
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.235     6.000 r  ascon_aead1/asconcont1/consttq[3]_i_3/O
                         net (fo=321, routed)         3.797     9.797    ascon_aead1/ascondatapath1/asconRC1/Xreg0_reg[52]
    SLICE_X67Y110        LUT3 (Prop_lut3_I2_O)        0.114     9.911 r  ascon_aead1/ascondatapath1/asconRC1/Xreg0[50]_i_1/O
                         net (fo=1, routed)           0.274    10.185    ascon_aead1/ascondatapath1/Xi0[50]
    SLICE_X68Y110        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.251    14.328    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X68Y110        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[50]/C
                         clock pessimism              0.225    14.553    
                         clock uncertainty           -0.035    14.518    
    SLICE_X68Y110        FDRE (Setup_fdre_C_D)       -0.196    14.322    ascon_aead1/ascondatapath1/Xreg0_reg[50]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.589ns (10.669%)  route 4.932ns (89.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           0.881     5.918    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y123        LUT4 (Prop_lut4_I0_O)        0.105     6.023 r  ascon_aead1/asconcont1/consttq[3]_i_4/O
                         net (fo=267, routed)         4.050    10.074    ascon_aead1/ascondatapath1/asconRC1/Xreg2_reg[63]
    SLICE_X77Y110        LUT6 (Prop_lut6_I1_O)        0.105    10.179 r  ascon_aead1/ascondatapath1/asconRC1/Xreg1[7]_i_1/O
                         net (fo=1, routed)           0.000    10.179    ascon_aead1/ascondatapath1/Xi1[7]
    SLICE_X77Y110        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.322    14.399    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X77Y110        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg1_reg[7]/C
                         clock pessimism              0.225    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X77Y110        FDRE (Setup_fdre_C_D)        0.033    14.622    ascon_aead1/ascondatapath1/Xreg1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg0_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.752ns (14.440%)  route 4.456ns (85.560%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.398     5.056 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/Q
                         net (fo=9, routed)           0.709     5.765    ascon_aead1/asconcont1/cstate[3]
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.235     6.000 r  ascon_aead1/asconcont1/consttq[3]_i_3/O
                         net (fo=321, routed)         3.356     9.356    ascon_aead1/ascondatapath1/asconRC1/Xreg0_reg[52]
    SLICE_X65Y111        LUT3 (Prop_lut3_I2_O)        0.119     9.475 r  ascon_aead1/ascondatapath1/asconRC1/Xreg0[51]_i_1/O
                         net (fo=1, routed)           0.391     9.866    ascon_aead1/ascondatapath1/Xi0[51]
    SLICE_X66Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.247    14.324    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X66Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[51]/C
                         clock pessimism              0.225    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X66Y111        FDRE (Setup_fdre_C_D)       -0.174    14.340    ascon_aead1/ascondatapath1/Xreg0_reg[51]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.484ns (9.283%)  route 4.730ns (90.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           1.176     6.213    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y124        LUT5 (Prop_lut5_I3_O)        0.105     6.318 r  ascon_aead1/asconcont1/reg_crypt_cipherout[127]_i_1/O
                         net (fo=128, routed)         3.554     9.872    U_reg_aes/reg_crypt_cipherout_reg[127]_0[0]
    SLICE_X79Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.326    14.403    U_reg_aes/crypt_clk
    SLICE_X79Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[124]/C
                         clock pessimism              0.225    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X79Y109        FDRE (Setup_fdre_C_CE)      -0.168    14.425    U_reg_aes/reg_crypt_cipherout_reg[124]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.738ns (13.730%)  route 4.637ns (86.270%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.398     5.056 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/Q
                         net (fo=9, routed)           0.709     5.765    ascon_aead1/asconcont1/cstate[3]
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.235     6.000 r  ascon_aead1/asconcont1/consttq[3]_i_3/O
                         net (fo=321, routed)         3.929     9.929    ascon_aead1/ascondatapath1/Xreg0_reg[52]_0
    SLICE_X70Y111        LUT4 (Prop_lut4_I3_O)        0.105    10.034 r  ascon_aead1/ascondatapath1/Xreg0[16]_i_1/O
                         net (fo=1, routed)           0.000    10.034    ascon_aead1/ascondatapath1/Xi0[16]
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.250    14.327    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[16]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)        0.072    14.589    ascon_aead1/ascondatapath1/Xreg0_reg[16]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg3_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.738ns (13.745%)  route 4.631ns (86.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.398     5.056 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/Q
                         net (fo=9, routed)           0.709     5.765    ascon_aead1/asconcont1/cstate[3]
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.235     6.000 r  ascon_aead1/asconcont1/consttq[3]_i_3/O
                         net (fo=321, routed)         3.923     9.923    ascon_aead1/ascondatapath1/Xreg0_reg[52]_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I5_O)        0.105    10.028 r  ascon_aead1/ascondatapath1/Xreg3[36]_i_1/O
                         net (fo=1, routed)           0.000    10.028    ascon_aead1/ascondatapath1/Xi3[36]
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg3_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.250    14.327    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg3_reg[36]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)        0.076    14.593    ascon_aead1/ascondatapath1/Xreg3_reg[36]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg0_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.748ns (13.890%)  route 4.637ns (86.110%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.398     5.056 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[3]/Q
                         net (fo=9, routed)           0.709     5.765    ascon_aead1/asconcont1/cstate[3]
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.235     6.000 r  ascon_aead1/asconcont1/consttq[3]_i_3/O
                         net (fo=321, routed)         3.929     9.929    ascon_aead1/ascondatapath1/Xreg0_reg[52]_0
    SLICE_X70Y111        LUT3 (Prop_lut3_I1_O)        0.115    10.044 r  ascon_aead1/ascondatapath1/Xreg0[35]_i_1/O
                         net (fo=1, routed)           0.000    10.044    ascon_aead1/ascondatapath1/Xi0[35]
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.250    14.327    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg0_reg[35]/C
                         clock pessimism              0.225    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)        0.106    14.623    ascon_aead1/ascondatapath1/Xreg0_reg[35]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.589ns (10.889%)  route 4.820ns (89.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 f  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           0.881     5.918    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y123        LUT4 (Prop_lut4_I0_O)        0.105     6.023 r  ascon_aead1/asconcont1/consttq[3]_i_4/O
                         net (fo=267, routed)         3.939     9.962    ascon_aead1/ascondatapath1/Xreg2_reg[63]_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.067 r  ascon_aead1/ascondatapath1/Xreg2[24]_i_1/O
                         net (fo=1, routed)           0.000    10.067    ascon_aead1/ascondatapath1/Xi2[24]
    SLICE_X74Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.321    14.398    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X74Y111        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[24]/C
                         clock pessimism              0.225    14.623    
                         clock uncertainty           -0.035    14.588    
    SLICE_X74Y111        FDRE (Setup_fdre_C_D)        0.076    14.664    ascon_aead1/ascondatapath1/Xreg2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.484ns (9.535%)  route 4.592ns (90.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           1.176     6.213    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y124        LUT5 (Prop_lut5_I3_O)        0.105     6.318 r  ascon_aead1/asconcont1/reg_crypt_cipherout[127]_i_1/O
                         net (fo=128, routed)         3.416     9.735    U_reg_aes/reg_crypt_cipherout_reg[127]_0[0]
    SLICE_X63Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.249    14.326    U_reg_aes/crypt_clk
    SLICE_X63Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[70]/C
                         clock pessimism              0.225    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X63Y109        FDRE (Setup_fdre_C_CE)      -0.168    14.348    U_reg_aes/reg_crypt_cipherout_reg[70]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_reg[79]/CE
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.484ns (9.535%)  route 4.592ns (90.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           1.176     6.213    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y124        LUT5 (Prop_lut5_I3_O)        0.105     6.318 r  ascon_aead1/asconcont1/reg_crypt_cipherout[127]_i_1/O
                         net (fo=128, routed)         3.416     9.735    U_reg_aes/reg_crypt_cipherout_reg[127]_0[0]
    SLICE_X63Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.249    14.326    U_reg_aes/crypt_clk
    SLICE_X63Y109        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[79]/C
                         clock pessimism              0.225    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X63Y109        FDRE (Setup_fdre_C_CE)      -0.168    14.348    U_reg_aes/reg_crypt_cipherout_reg[79]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.558     1.506    U_reg_aes/crypt_clk
    SLICE_X71Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_reg_aes/reg_crypt_textin_crypt_reg[2]/Q
                         net (fo=1, routed)           0.053     1.701    ascon_aead1/ascondatapath1/Xreg3_reg[63]_0[2]
    SLICE_X70Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  ascon_aead1/ascondatapath1/Xreg4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    ascon_aead1/ascondatapath1/Xi4[2]
    SLICE_X70Y117        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.827     2.022    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y117        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[2]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.121     1.640    ascon_aead1/ascondatapath1/Xreg4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_aes/go_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.599     1.547    U_reg_aes/crypt_clk
    SLICE_X86Y135        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U_reg_aes/go_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.752    U_reg_aes/go_pipe[0]
    SLICE_X86Y135        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.869     2.064    U_reg_aes/crypt_clk
    SLICE_X86Y135        FDRE                                         r  U_reg_aes/go_pipe_reg[1]/C
                         clock pessimism             -0.517     1.547    
    SLICE_X86Y135        FDRE (Hold_fdre_C_D)         0.075     1.622    U_reg_aes/go_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.586     1.534    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X81Y123        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.141     1.675 f  U_reg_aes/U_go_pulse/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.762    U_reg_aes/U_go_pulse/dst_req_r
    SLICE_X80Y123        LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  U_reg_aes/U_go_pulse/dst_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_reg_aes/U_go_pulse/dst_pulse0
    SLICE_X80Y123        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.854     2.049    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X80Y123        FDRE                                         r  U_reg_aes/U_go_pulse/dst_pulse_reg/C
                         clock pessimism             -0.502     1.547    
    SLICE_X80Y123        FDRE (Hold_fdre_C_D)         0.120     1.667    U_reg_aes/U_go_pulse/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/asconcont1/FSM_sequential_cstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.585     1.533    U_reg_aes/crypt_clk
    SLICE_X81Y124        FDRE                                         r  U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141     1.674 f  U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.086     1.761    U_reg_aes/U_go_pulse/go_r
    SLICE_X80Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  U_reg_aes/U_go_pulse/FSM_sequential_cstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ascon_aead1/asconcont1/FSM_sequential_cstate_reg[0]_0[0]
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.853     2.048    ascon_aead1/asconcont1/crypt_clk
    SLICE_X80Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[0]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X80Y124        FDRE (Hold_fdre_C_D)         0.120     1.666    ascon_aead1/asconcont1/FSM_sequential_cstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.588     1.536    U_reg_aes/crypt_clk
    SLICE_X75Y116        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  U_reg_aes/reg_crypt_textin_crypt_reg[13]/Q
                         net (fo=1, routed)           0.086     1.764    ascon_aead1/ascondatapath1/Xreg3_reg[63]_0[13]
    SLICE_X74Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  ascon_aead1/ascondatapath1/Xreg4[13]_i_1/O
                         net (fo=1, routed)           0.000     1.809    ascon_aead1/ascondatapath1/Xi4[13]
    SLICE_X74Y116        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.859     2.053    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X74Y116        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[13]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X74Y116        FDRE (Hold_fdre_C_D)         0.120     1.669    ascon_aead1/ascondatapath1/Xreg4_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg4_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.558     1.506    U_reg_aes/crypt_clk
    SLICE_X71Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_reg_aes/reg_crypt_textin_crypt_reg[52]/Q
                         net (fo=1, routed)           0.088     1.736    ascon_aead1/ascondatapath1/Xreg3_reg[63]_0[52]
    SLICE_X70Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  ascon_aead1/ascondatapath1/Xreg4[52]_i_1/O
                         net (fo=1, routed)           0.000     1.781    ascon_aead1/ascondatapath1/Xi4[52]
    SLICE_X70Y117        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.827     2.022    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y117        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg4_reg[52]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.121     1.640    ascon_aead1/ascondatapath1/Xreg4_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.519%)  route 0.102ns (35.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.560     1.508    U_reg_aes/crypt_clk
    SLICE_X64Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  U_reg_aes/reg_crypt_key_crypt_reg[75]/Q
                         net (fo=1, routed)           0.102     1.752    ascon_aead1/ascondatapath1/out[75]
    SLICE_X66Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  ascon_aead1/ascondatapath1/Xreg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ascon_aead1/ascondatapath1/Xi1[11]
    SLICE_X66Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.830     2.024    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X66Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg1_reg[11]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X66Y115        FDRE (Hold_fdre_C_D)         0.120     1.642    ascon_aead1/ascondatapath1/Xreg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.246ns (82.193%)  route 0.053ns (17.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.560     1.508    U_reg_aes/crypt_clk
    SLICE_X66Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.148     1.656 r  U_reg_aes/reg_crypt_key_crypt_reg[5]/Q
                         net (fo=1, routed)           0.053     1.710    ascon_aead1/ascondatapath1/asconRC1/out[5]
    SLICE_X66Y115        LUT6 (Prop_lut6_I0_O)        0.098     1.808 r  ascon_aead1/ascondatapath1/asconRC1/Xreg2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    ascon_aead1/ascondatapath1/Xi2[5]
    SLICE_X66Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.830     2.024    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X66Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[5]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X66Y115        FDRE (Hold_fdre_C_D)         0.121     1.629    ascon_aead1/ascondatapath1/Xreg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_crypt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.698%)  route 0.055ns (18.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.590     1.538    U_reg_aes/crypt_clk
    SLICE_X76Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.148     1.686 r  U_reg_aes/reg_crypt_key_crypt_reg[16]/Q
                         net (fo=1, routed)           0.055     1.742    ascon_aead1/ascondatapath1/out[16]
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.098     1.840 r  ascon_aead1/ascondatapath1/Xreg2[16]_i_1/O
                         net (fo=1, routed)           0.000     1.840    ascon_aead1/ascondatapath1/Xi2[16]
    SLICE_X76Y112        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.862     2.056    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X76Y112        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg2_reg[16]/C
                         clock pessimism             -0.518     1.538    
    SLICE_X76Y112        FDRE (Hold_fdre_C_D)         0.121     1.659    ascon_aead1/ascondatapath1/Xreg2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_crypt_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascon_aead1/ascondatapath1/Xreg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.648%)  route 0.055ns (18.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.560     1.508    U_reg_aes/crypt_clk
    SLICE_X70Y115        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.148     1.656 r  U_reg_aes/reg_crypt_textin_crypt_reg[91]/Q
                         net (fo=1, routed)           0.055     1.712    ascon_aead1/ascondatapath1/Xreg3_reg[63]_0[91]
    SLICE_X70Y115        LUT6 (Prop_lut6_I0_O)        0.098     1.810 r  ascon_aead1/ascondatapath1/Xreg3[27]_i_1/O
                         net (fo=1, routed)           0.000     1.810    ascon_aead1/ascondatapath1/Xi3[27]
    SLICE_X70Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.830     2.024    ascon_aead1/ascondatapath1/crypt_clk
    SLICE_X70Y115        FDRE                                         r  ascon_aead1/ascondatapath1/Xreg3_reg[27]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X70Y115        FDRE (Hold_fdre_C_D)         0.121     1.629    ascon_aead1/ascondatapath1/Xreg3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  U_clocks/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   U_clocks/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X67Y107  U_reg_aes/reg_crypt_cipherout_reg[97]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y109  U_reg_aes/reg_crypt_cipherout_reg[98]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X70Y107  U_reg_aes/reg_crypt_cipherout_reg[99]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y106  U_reg_aes/reg_crypt_cipherout_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X76Y114  U_reg_aes/reg_crypt_key_crypt_reg[127]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y115  U_reg_aes/reg_crypt_key_crypt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y114  U_reg_aes/reg_crypt_key_crypt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y113  U_reg_aes/reg_crypt_key_crypt_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y112  ascon_aead1/ascondatapath1/Xreg3_reg[26]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y112  U_reg_aes/reg_crypt_key_crypt_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y112  U_reg_aes/reg_crypt_key_crypt_reg[41]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X66Y112  ascon_aead1/ascondatapath1/Xreg3_reg[33]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y112  ascon_aead1/ascondatapath1/Xreg3_reg[43]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X66Y112  U_reg_aes/reg_crypt_key_crypt_reg[51]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X66Y112  U_reg_aes/reg_crypt_key_crypt_reg[52]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X67Y112  ascon_aead1/ascondatapath1/Xreg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y111  U_reg_aes/reg_crypt_cipherout_reg[115]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X67Y112  U_reg_aes/reg_crypt_key_crypt_reg[67]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X67Y107  U_reg_aes/reg_crypt_cipherout_reg[97]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X67Y107  U_reg_aes/reg_crypt_cipherout_reg[97]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y109  U_reg_aes/reg_crypt_cipherout_reg[98]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y109  U_reg_aes/reg_crypt_cipherout_reg[98]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y107  U_reg_aes/reg_crypt_cipherout_reg[99]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X70Y107  U_reg_aes/reg_crypt_cipherout_reg[99]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.694ns (10.321%)  route 6.030ns (89.679%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          3.078     8.082    U_reg_aes/Q[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.187 r  U_reg_aes/read_data[6]_i_10/O
                         net (fo=1, routed)           2.473    10.660    U_usb_reg_fe/read_data_reg[6]_0
    SLICE_X85Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.765 r  U_usb_reg_fe/read_data[6]_i_3/O
                         net (fo=1, routed)           0.479    11.244    U_usb_reg_fe/read_data[6]_i_3_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I2_O)        0.105    11.349 r  U_usb_reg_fe/read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.349    U_reg_aes/read_data_reg[7]_2[6]
    SLICE_X85Y119        FDRE                                         r  U_reg_aes/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.325    14.357    U_reg_aes/usb_clk_buf
    SLICE_X85Y119        FDRE                                         r  U_reg_aes/read_data_reg[6]/C
                         clock pessimism              0.224    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.030    14.575    U_reg_aes/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 0.694ns (10.560%)  route 5.878ns (89.440%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.430     4.620    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y122        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.379     4.999 r  U_usb_reg_fe/usb_addr_r_reg[0]/Q
                         net (fo=56, routed)          3.136     8.135    U_reg_aes/Q[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.105     8.240 r  U_reg_aes/read_data[7]_i_9/O
                         net (fo=1, routed)           2.337    10.577    U_usb_reg_fe/read_data_reg[7]_2
    SLICE_X83Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.682 r  U_usb_reg_fe/read_data[7]_i_4/O
                         net (fo=1, routed)           0.405    11.087    U_usb_reg_fe/read_data[7]_i_4_n_0
    SLICE_X84Y119        LUT6 (Prop_lut6_I2_O)        0.105    11.192 r  U_usb_reg_fe/read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    11.192    U_reg_aes/read_data_reg[7]_2[7]
    SLICE_X84Y119        FDRE                                         r  U_reg_aes/read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.325    14.357    U_reg_aes/usb_clk_buf
    SLICE_X84Y119        FDRE                                         r  U_reg_aes/read_data_reg[7]/C
                         clock pessimism              0.224    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X84Y119        FDRE (Setup_fdre_C_D)        0.072    14.617    U_reg_aes/read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 0.694ns (10.658%)  route 5.818ns (89.342%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          3.062     8.066    U_reg_aes/Q[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.171 r  U_reg_aes/read_data[3]_i_6/O
                         net (fo=1, routed)           2.275    10.447    U_usb_reg_fe/read_data_reg[3]_2
    SLICE_X78Y117        LUT6 (Prop_lut6_I5_O)        0.105    10.552 r  U_usb_reg_fe/read_data[3]_i_2/O
                         net (fo=1, routed)           0.480    11.032    U_usb_reg_fe/read_data[3]_i_2_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I3_O)        0.105    11.137 r  U_usb_reg_fe/read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.137    U_reg_aes/read_data_reg[7]_2[3]
    SLICE_X83Y120        FDRE                                         r  U_reg_aes/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.324    14.356    U_reg_aes/usb_clk_buf
    SLICE_X83Y120        FDRE                                         r  U_reg_aes/read_data_reg[3]/C
                         clock pessimism              0.224    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X83Y120        FDRE (Setup_fdre_C_D)        0.032    14.576    U_reg_aes/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.694ns (10.752%)  route 5.761ns (89.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          2.979     7.983    U_reg_aes/Q[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.088 r  U_reg_aes/read_data[1]_i_9/O
                         net (fo=1, routed)           2.226    10.315    U_usb_reg_fe/read_data_reg[1]_2
    SLICE_X78Y117        LUT6 (Prop_lut6_I5_O)        0.105    10.420 r  U_usb_reg_fe/read_data[1]_i_4/O
                         net (fo=1, routed)           0.555    10.975    U_usb_reg_fe/read_data[1]_i_4_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.105    11.080 r  U_usb_reg_fe/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.080    U_reg_aes/read_data_reg[7]_2[1]
    SLICE_X83Y119        FDRE                                         r  U_reg_aes/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.325    14.357    U_reg_aes/usb_clk_buf
    SLICE_X83Y119        FDRE                                         r  U_reg_aes/read_data_reg[1]/C
                         clock pessimism              0.224    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X83Y119        FDRE (Setup_fdre_C_D)        0.030    14.575    U_reg_aes/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.694ns (10.812%)  route 5.725ns (89.188%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          3.087     8.091    U_reg_aes/Q[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.196 r  U_reg_aes/read_data[5]_i_8/O
                         net (fo=1, routed)           2.015    10.211    U_usb_reg_fe/read_data_reg[5]_2
    SLICE_X78Y114        LUT6 (Prop_lut6_I5_O)        0.105    10.316 r  U_usb_reg_fe/read_data[5]_i_3/O
                         net (fo=1, routed)           0.623    10.939    U_usb_reg_fe/read_data[5]_i_3_n_0
    SLICE_X83Y121        LUT6 (Prop_lut6_I4_O)        0.105    11.044 r  U_usb_reg_fe/read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.044    U_reg_aes/read_data_reg[7]_2[5]
    SLICE_X83Y121        FDRE                                         r  U_reg_aes/read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X83Y121        FDRE                                         r  U_reg_aes/read_data_reg[5]/C
                         clock pessimism              0.224    14.577    
                         clock uncertainty           -0.035    14.542    
    SLICE_X83Y121        FDRE (Setup_fdre_C_D)        0.030    14.572    U_reg_aes/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.694ns (10.845%)  route 5.705ns (89.155%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          3.058     8.062    U_reg_aes/Q[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.167 r  U_reg_aes/read_data[2]_i_9/O
                         net (fo=1, routed)           1.964    10.131    U_usb_reg_fe/read_data_reg[2]_2
    SLICE_X78Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.236 r  U_usb_reg_fe/read_data[2]_i_4/O
                         net (fo=1, routed)           0.683    10.919    U_usb_reg_fe/read_data[2]_i_4_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.105    11.024 r  U_usb_reg_fe/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.024    U_reg_aes/read_data_reg[7]_2[2]
    SLICE_X83Y119        FDRE                                         r  U_reg_aes/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.325    14.357    U_reg_aes/usb_clk_buf
    SLICE_X83Y119        FDRE                                         r  U_reg_aes/read_data_reg[2]/C
                         clock pessimism              0.224    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X83Y119        FDRE (Setup_fdre_C_D)        0.032    14.577    U_reg_aes/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.694ns (11.038%)  route 5.594ns (88.962%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          2.960     7.964    U_reg_aes/Q[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.069 r  U_reg_aes/read_data[0]_i_8/O
                         net (fo=1, routed)           2.048    10.116    U_usb_reg_fe/read_data_reg[0]_1
    SLICE_X81Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.221 r  U_usb_reg_fe/read_data[0]_i_3/O
                         net (fo=1, routed)           0.586    10.808    U_usb_reg_fe/read_data[0]_i_3_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I3_O)        0.105    10.913 r  U_usb_reg_fe/read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.913    U_reg_aes/read_data_reg[7]_2[0]
    SLICE_X83Y120        FDRE                                         r  U_reg_aes/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.324    14.356    U_reg_aes/usb_clk_buf
    SLICE_X83Y120        FDRE                                         r  U_reg_aes/read_data_reg[0]/C
                         clock pessimism              0.224    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X83Y120        FDRE (Setup_fdre_C_D)        0.030    14.574    U_reg_aes/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.694ns (11.027%)  route 5.600ns (88.973%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y118        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_usb_reg_fe/usb_addr_r_reg[1]/Q
                         net (fo=89, routed)          2.979     7.983    U_reg_aes/Q[1]
    SLICE_X28Y80         LUT6 (Prop_lut6_I4_O)        0.105     8.088 r  U_reg_aes/read_data[4]_i_15/O
                         net (fo=1, routed)           2.000    10.088    U_usb_reg_fe/read_data_reg[4]_2
    SLICE_X79Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.193 r  U_usb_reg_fe/read_data[4]_i_4/O
                         net (fo=1, routed)           0.621    10.814    U_usb_reg_fe/read_data[4]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.105    10.919 r  U_usb_reg_fe/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.919    U_reg_aes/read_data_reg[7]_2[4]
    SLICE_X84Y120        FDRE                                         r  U_reg_aes/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.324    14.356    U_reg_aes/usb_clk_buf
    SLICE_X84Y120        FDRE                                         r  U_reg_aes/read_data_reg[4]/C
                         clock pessimism              0.224    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X84Y120        FDRE (Setup_fdre_C_D)        0.072    14.616    U_reg_aes/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.875ns (15.413%)  route 4.802ns (84.587%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.446     4.636    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y105        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.379     5.015 r  U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=176, routed)         1.653     6.668    U_usb_reg_fe/Q[2]
    SLICE_X82Y114        LUT6 (Prop_lut6_I5_O)        0.105     6.773 f  U_usb_reg_fe/reg_crypt_key[111]_i_3/O
                         net (fo=2, routed)           0.513     7.286    U_usb_reg_fe/reg_crypt_key[111]_i_3_n_0
    SLICE_X82Y114        LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  U_usb_reg_fe/reg_crypt_key[47]_i_2/O
                         net (fo=17, routed)          2.636    10.046    U_usb_reg_fe/reg_crypt_key[47]_i_2_n_0
    SLICE_X62Y111        LUT5 (Prop_lut5_I4_O)        0.267    10.313 r  U_usb_reg_fe/reg_crypt_key[42]_i_1/O
                         net (fo=1, routed)           0.000    10.313    U_reg_aes/reg_crypt_key_reg[127]_0[42]
    SLICE_X62Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.245    14.277    U_reg_aes/usb_clk_buf
    SLICE_X62Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[42]/C
                         clock pessimism              0.224    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X62Y111        FDRE (Setup_fdre_C_D)        0.074    14.539    U_reg_aes/reg_crypt_key_reg[42]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/usb_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.761ns (13.542%)  route 4.859ns (86.458%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.444     4.634    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y109        FDRE                                         r  U_usb_reg_fe/usb_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.379     5.013 r  U_usb_reg_fe/usb_addr_r_reg[3]/Q
                         net (fo=176, routed)         2.090     7.103    U_usb_reg_fe/Q[3]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.118     7.221 r  U_usb_reg_fe/reg_crypt_key[87]_i_2/O
                         net (fo=17, routed)          2.769     9.990    U_usb_reg_fe/reg_crypt_key[87]_i_2_n_0
    SLICE_X63Y110        LUT5 (Prop_lut5_I4_O)        0.264    10.254 r  U_usb_reg_fe/reg_crypt_key[82]_i_1/O
                         net (fo=1, routed)           0.000    10.254    U_reg_aes/reg_crypt_key_reg[127]_0[82]
    SLICE_X63Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.246    14.278    U_reg_aes/usb_clk_buf
    SLICE_X63Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[82]/C
                         clock pessimism              0.224    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X63Y110        FDRE (Setup_fdre_C_D)        0.033    14.499    U_reg_aes/reg_crypt_key_reg[82]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X82Y122        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.694    U_reg_aes/U_go_pulse/ack_pipe[0]
    SLICE_X82Y122        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.003    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X82Y122        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X82Y122        FDRE (Hold_fdre_C_D)         0.075     1.564    U_reg_aes/U_go_pulse/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_aes/busy_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.587     1.486    U_reg_aes/usb_clk_buf
    SLICE_X80Y120        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U_reg_aes/busy_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.705    U_reg_aes/busy_pipe[0]
    SLICE_X80Y120        FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.856     2.001    U_reg_aes/usb_clk_buf
    SLICE_X80Y120        FDRE                                         r  U_reg_aes/busy_pipe_reg[1]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X80Y120        FDRE (Hold_fdre_C_D)         0.060     1.546    U_reg_aes/busy_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.450ns (33.600%)  route 2.865ns (66.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.366     1.866 r  pushbutton_IBUF_inst/O
                         net (fo=21, routed)          1.970     3.836    U_usb_reg_fe/pushbutton_IBUF
    SLICE_X85Y120        LUT6 (Prop_lut6_I5_O)        0.084     3.920 r  U_usb_reg_fe/reg_crypt_cipherin[87]_i_1/O
                         net (fo=8, routed)           0.896     4.815    U_reg_aes/reg_crypt_cipherin_reg[120]_0[10]
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.427     4.617    U_reg_aes/usb_clk_buf
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[81]/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X84Y123        FDRE (Hold_fdre_C_CE)        0.000     4.653    U_reg_aes/reg_crypt_cipherin_reg[81]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.815    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.450ns (33.600%)  route 2.865ns (66.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.366     1.866 r  pushbutton_IBUF_inst/O
                         net (fo=21, routed)          1.970     3.836    U_usb_reg_fe/pushbutton_IBUF
    SLICE_X85Y120        LUT6 (Prop_lut6_I5_O)        0.084     3.920 r  U_usb_reg_fe/reg_crypt_cipherin[87]_i_1/O
                         net (fo=8, routed)           0.896     4.815    U_reg_aes/reg_crypt_cipherin_reg[120]_0[10]
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.427     4.617    U_reg_aes/usb_clk_buf
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[82]/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X84Y123        FDRE (Hold_fdre_C_CE)        0.000     4.653    U_reg_aes/reg_crypt_cipherin_reg[82]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.815    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.450ns (33.600%)  route 2.865ns (66.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.366     1.866 r  pushbutton_IBUF_inst/O
                         net (fo=21, routed)          1.970     3.836    U_usb_reg_fe/pushbutton_IBUF
    SLICE_X85Y120        LUT6 (Prop_lut6_I5_O)        0.084     3.920 r  U_usb_reg_fe/reg_crypt_cipherin[87]_i_1/O
                         net (fo=8, routed)           0.896     4.815    U_reg_aes/reg_crypt_cipherin_reg[120]_0[10]
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.427     4.617    U_reg_aes/usb_clk_buf
    SLICE_X84Y123        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[86]/C
                         clock pessimism              0.000     4.617    
                         clock uncertainty            0.035     4.653    
    SLICE_X84Y123        FDRE (Hold_fdre_C_CE)        0.000     4.653    U_reg_aes/reg_crypt_cipherin_reg[86]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.815    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.341%)  route 0.118ns (45.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_usb_reg_fe/reg_datao_reg[5]/Q
                         net (fo=48, routed)          0.118     1.749    U_reg_aes/reg_crypt_cipherin_reg[127]_0[5]
    SLICE_X87Y127        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.004    U_reg_aes/usb_clk_buf
    SLICE_X87Y127        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[5]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.066     1.569    U_reg_aes/reg_crypt_cipherin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_usb_reg_fe/usb_clk_buf
    SLICE_X87Y128        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.124     1.755    U_usb_reg_fe/isoutreg[0]
    SLICE_X87Y128        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.860     2.005    U_usb_reg_fe/usb_clk_buf
    SLICE_X87Y128        FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.066     1.556    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.476%)  route 0.133ns (48.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y128        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_usb_reg_fe/reg_datao_reg[3]/Q
                         net (fo=49, routed)          0.133     1.764    U_reg_aes/reg_crypt_cipherin_reg[127]_0[3]
    SLICE_X88Y126        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.857     2.002    U_reg_aes/usb_clk_buf
    SLICE_X88Y126        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[83]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.059     1.560    U_reg_aes/reg_crypt_cipherin_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y121        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_usb_reg_fe/reg_datao_reg[4]/Q
                         net (fo=49, routed)          0.140     1.771    U_reg_aes/reg_crypt_cipherin_reg[127]_0[4]
    SLICE_X88Y122        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.004    U_reg_aes/usb_clk_buf
    SLICE_X88Y122        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[4]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X88Y122        FDRE (Hold_fdre_C_D)         0.059     1.562    U_reg_aes/reg_crypt_cipherin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherin_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.296%)  route 0.164ns (53.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.591     1.490    U_usb_reg_fe/usb_clk_buf
    SLICE_X89Y121        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_usb_reg_fe/reg_datao_reg[4]/Q
                         net (fo=49, routed)          0.164     1.794    U_reg_aes/reg_crypt_cipherin_reg[127]_0[4]
    SLICE_X85Y122        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.859     2.003    U_reg_aes/usb_clk_buf
    SLICE_X85Y122        FDRE                                         r  U_reg_aes/reg_crypt_cipherin_reg[60]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X85Y122        FDRE (Hold_fdre_C_D)         0.047     1.571    U_reg_aes/reg_crypt_cipherin_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  U_clocks/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   U_reg_aes/O_clksettings_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   U_reg_aes/O_clksettings_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   U_reg_aes/O_clksettings_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   U_reg_aes/O_clksettings_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   U_reg_aes/O_clksettings_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y120   U_reg_aes/O_user_led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   U_reg_aes/reg_crypt_cipherin_reg[65]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   U_reg_aes/reg_crypt_cipherin_reg[66]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y124   U_reg_aes/reg_crypt_cipherin_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   U_reg_aes/reg_crypt_cipherout_usb_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y109   U_reg_aes/reg_crypt_cipherout_usb_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y105   U_reg_aes/reg_crypt_cipherout_usb_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y113   U_reg_aes/reg_crypt_key_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   U_reg_aes/reg_crypt_key_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y103   U_reg_aes/reg_crypt_textout_usb_reg[112]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y103   U_reg_aes/reg_crypt_textout_usb_reg[120]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y105   U_reg_aes/reg_crypt_cipherout_usb_reg[114]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   U_reg_aes/reg_crypt_cipherout_usb_reg[120]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y105   U_reg_aes/reg_crypt_cipherout_usb_reg[121]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y124   U_reg_aes/reg_crypt_cipherin_reg[67]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y124   U_reg_aes/reg_crypt_cipherin_reg[68]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y124   U_reg_aes/reg_crypt_cipherin_reg[70]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y124   U_reg_aes/reg_crypt_cipherin_reg[71]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y126   U_reg_aes/reg_crypt_cipherin_reg[72]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y126   U_reg_aes/reg_crypt_cipherin_reg[73]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126   U_reg_aes/reg_crypt_cipherin_reg[74]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126   U_reg_aes/reg_crypt_cipherin_reg[75]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126   U_reg_aes/reg_crypt_cipherin_reg[76]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126   U_reg_aes/reg_crypt_cipherin_reg[77]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 U_reg_aes/O_clksettings_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clocks/CWOUT_ODDR/CE
                            (falling edge-triggered cell ODDR clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin fall@5.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.484ns (12.878%)  route 3.274ns (87.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 9.403 - 5.000 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.433     4.623    U_reg_aes/usb_clk_buf
    SLICE_X82Y119        FDRE                                         r  U_reg_aes/O_clksettings_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDRE (Prop_fdre_C_Q)         0.379     5.002 r  U_reg_aes/O_clksettings_reg[3]/Q
                         net (fo=2, routed)           0.795     5.797    U_clocks/Q[1]
    SLICE_X80Y118        LUT4 (Prop_lut4_I1_O)        0.105     5.902 r  U_clocks//i_/O
                         net (fo=1, routed)           2.479     8.381    U_clocks/cclk_output_ext
    OLOGIC_X0Y86         ODDR                                         r  U_clocks/CWOUT_ODDR/CE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000     5.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.077 f  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.326     9.403    U_clocks/crypt_clk
    OLOGIC_X0Y86         ODDR                                         f  U_clocks/CWOUT_ODDR/C
                         clock pessimism              0.000     9.403    
                         clock uncertainty           -0.035     9.367    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_CE)      -0.453     8.914    U_clocks/CWOUT_ODDR
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.379ns (18.002%)  route 1.726ns (81.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.435     4.625    U_reg_aes/usb_clk_buf
    SLICE_X85Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U_reg_aes/reg_crypt_textin_reg[118]/Q
                         net (fo=3, routed)           1.726     6.730    U_reg_aes/reg_crypt_textin[118]
    SLICE_X82Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.329    14.406    U_reg_aes/crypt_clk
    SLICE_X82Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[118]/C
                         clock pessimism              0.000    14.406    
                         clock uncertainty           -0.035    14.371    
    SLICE_X82Y117        FDRE (Setup_fdre_C_D)       -0.047    14.324    U_reg_aes/reg_crypt_textin_crypt_reg[118]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.433ns (20.490%)  route 1.680ns (79.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.353     4.543    U_reg_aes/usb_clk_buf
    SLICE_X66Y114        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.433     4.976 r  U_reg_aes/reg_crypt_key_reg[13]/Q
                         net (fo=3, routed)           1.680     6.656    U_reg_aes/reg_crypt_key[13]
    SLICE_X71Y114        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.248    14.325    U_reg_aes/crypt_clk
    SLICE_X71Y114        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[13]/C
                         clock pessimism              0.000    14.325    
                         clock uncertainty           -0.035    14.290    
    SLICE_X71Y114        FDRE (Setup_fdre_C_D)       -0.032    14.258    U_reg_aes/reg_crypt_key_crypt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.379ns (18.123%)  route 1.712ns (81.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.349     4.539    U_reg_aes/usb_clk_buf
    SLICE_X71Y119        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.379     4.918 r  U_reg_aes/reg_crypt_textin_reg[123]/Q
                         net (fo=3, routed)           1.712     6.630    U_reg_aes/reg_crypt_textin[123]
    SLICE_X71Y118        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.245    14.322    U_reg_aes/crypt_clk
    SLICE_X71Y118        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[123]/C
                         clock pessimism              0.000    14.322    
                         clock uncertainty           -0.035    14.287    
    SLICE_X71Y118        FDRE (Setup_fdre_C_D)       -0.032    14.255    U_reg_aes/reg_crypt_textin_crypt_reg[123]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.379ns (18.523%)  route 1.667ns (81.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.355     4.545    U_reg_aes/usb_clk_buf
    SLICE_X64Y113        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.379     4.924 r  U_reg_aes/reg_crypt_key_reg[93]/Q
                         net (fo=3, routed)           1.667     6.591    U_reg_aes/reg_crypt_key[93]
    SLICE_X65Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.248    14.325    U_reg_aes/crypt_clk
    SLICE_X65Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[93]/C
                         clock pessimism              0.000    14.325    
                         clock uncertainty           -0.035    14.290    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)       -0.059    14.231    U_reg_aes/reg_crypt_key_crypt_reg[93]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.433ns (20.901%)  route 1.639ns (79.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.353     4.543    U_reg_aes/usb_clk_buf
    SLICE_X66Y114        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.433     4.976 r  U_reg_aes/reg_crypt_key_reg[77]/Q
                         net (fo=3, routed)           1.639     6.615    U_reg_aes/reg_crypt_key[77]
    SLICE_X67Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.247    14.324    U_reg_aes/crypt_clk
    SLICE_X67Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[77]/C
                         clock pessimism              0.000    14.324    
                         clock uncertainty           -0.035    14.289    
    SLICE_X67Y112        FDRE (Setup_fdre_C_D)       -0.027    14.262    U_reg_aes/reg_crypt_key_crypt_reg[77]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.379ns (18.156%)  route 1.709ns (81.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.427     4.617    U_reg_aes/usb_clk_buf
    SLICE_X79Y116        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.379     4.996 r  U_reg_aes/reg_crypt_key_reg[0]/Q
                         net (fo=3, routed)           1.709     6.705    U_reg_aes/reg_crypt_key[0]
    SLICE_X76Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.318    14.395    U_reg_aes/crypt_clk
    SLICE_X76Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[0]/C
                         clock pessimism              0.000    14.395    
                         clock uncertainty           -0.035    14.360    
    SLICE_X76Y115        FDRE (Setup_fdre_C_D)       -0.004    14.356    U_reg_aes/reg_crypt_key_crypt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.433ns (20.951%)  route 1.634ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.349     4.539    U_reg_aes/usb_clk_buf
    SLICE_X70Y119        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.433     4.972 r  U_reg_aes/reg_crypt_textin_reg[19]/Q
                         net (fo=3, routed)           1.634     6.606    U_reg_aes/reg_crypt_textin[19]
    SLICE_X70Y115        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.247    14.324    U_reg_aes/crypt_clk
    SLICE_X70Y115        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[19]/C
                         clock pessimism              0.000    14.324    
                         clock uncertainty           -0.035    14.289    
    SLICE_X70Y115        FDRE (Setup_fdre_C_D)       -0.017    14.272    U_reg_aes/reg_crypt_textin_crypt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 usb_trigger
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/go_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.443ns (24.600%)  route 1.359ns (75.400%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A5                                                0.000     2.000 r  usb_trigger (IN)
                         net (fo=0)                   0.000     2.000    usb_trigger
    A5                   IBUF (Prop_ibuf_I_O)         0.443     2.443 r  usb_trigger_IBUF_inst/O
                         net (fo=1, routed)           1.359     3.802    U_reg_aes/go_pipe_reg[0]_0[0]
    SLICE_X86Y135        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.599    11.547    U_reg_aes/crypt_clk
    SLICE_X86Y135        FDRE                                         r  U_reg_aes/go_pipe_reg[0]/C
                         clock pessimism              0.000    11.547    
                         clock uncertainty           -0.035    11.512    
    SLICE_X86Y135        FDRE (Setup_fdre_C_D)       -0.043    11.469    U_reg_aes/go_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.469    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_key_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.379ns (18.652%)  route 1.653ns (81.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.352     4.542    U_reg_aes/usb_clk_buf
    SLICE_X63Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.379     4.921 r  U_reg_aes/reg_crypt_key_reg[59]/Q
                         net (fo=3, routed)           1.653     6.574    U_reg_aes/reg_crypt_key[59]
    SLICE_X69Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.247    14.324    U_reg_aes/crypt_clk
    SLICE_X69Y115        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[59]/C
                         clock pessimism              0.000    14.324    
                         clock uncertainty           -0.035    14.289    
    SLICE_X69Y115        FDRE (Setup_fdre_C_D)       -0.047    14.242    U_reg_aes/reg_crypt_key_crypt_reg[59]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  7.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.177%)  route 0.635ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.597     1.496    U_reg_aes/usb_clk_buf
    SLICE_X82Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  U_reg_aes/reg_crypt_key_reg[47]/Q
                         net (fo=3, routed)           0.635     2.272    U_reg_aes/reg_crypt_key[47]
    SLICE_X80Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.865     2.060    U_reg_aes/crypt_clk
    SLICE_X80Y112        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[47]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.035     2.095    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.052     2.147    U_reg_aes/reg_crypt_key_crypt_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.500%)  route 0.665ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.598     1.497    U_reg_aes/usb_clk_buf
    SLICE_X85Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U_reg_aes/reg_crypt_key_reg[30]/Q
                         net (fo=3, routed)           0.665     2.303    U_reg_aes/reg_crypt_key[30]
    SLICE_X82Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.871     2.066    U_reg_aes/crypt_clk
    SLICE_X82Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[30]/C
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.035     2.101    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.066     2.167    U_reg_aes/reg_crypt_key_crypt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.742%)  route 0.654ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.558     1.457    U_reg_aes/usb_clk_buf
    SLICE_X65Y113        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141     1.598 r  U_reg_aes/reg_crypt_key_reg[117]/Q
                         net (fo=3, routed)           0.654     2.252    U_reg_aes/reg_crypt_key[117]
    SLICE_X66Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.834     2.028    U_reg_aes/crypt_clk
    SLICE_X66Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[117]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X66Y111        FDRE (Hold_fdre_C_D)         0.052     2.115    U_reg_aes/reg_crypt_key_crypt_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.674%)  route 0.657ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.592     1.491    U_reg_aes/usb_clk_buf
    SLICE_X81Y113        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U_reg_aes/reg_crypt_key_reg[120]/Q
                         net (fo=3, routed)           0.657     2.289    U_reg_aes/reg_crypt_key[120]
    SLICE_X80Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.867     2.062    U_reg_aes/crypt_clk
    SLICE_X80Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[120]/C
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.035     2.097    
    SLICE_X80Y110        FDRE (Hold_fdre_C_D)         0.053     2.150    U_reg_aes/reg_crypt_key_crypt_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.807%)  route 0.624ns (79.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.585     1.484    U_reg_aes/usb_clk_buf
    SLICE_X74Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y117        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  U_reg_aes/reg_crypt_textin_reg[121]/Q
                         net (fo=3, routed)           0.624     2.272    U_reg_aes/reg_crypt_textin[121]
    SLICE_X71Y116        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.829     2.023    U_reg_aes/crypt_clk
    SLICE_X71Y116        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[121]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X71Y116        FDRE (Hold_fdre_C_D)         0.075     2.133    U_reg_aes/reg_crypt_textin_crypt_reg[121]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.224%)  route 0.678ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.590     1.489    U_reg_aes/usb_clk_buf
    SLICE_X81Y117        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_reg_aes/reg_crypt_textin_reg[120]/Q
                         net (fo=3, routed)           0.678     2.308    U_reg_aes/reg_crypt_textin[120]
    SLICE_X79Y112        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.863     2.058    U_reg_aes/crypt_clk
    SLICE_X79Y112        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[120]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.035     2.093    
    SLICE_X79Y112        FDRE (Hold_fdre_C_D)         0.075     2.168    U_reg_aes/reg_crypt_textin_crypt_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.169%)  route 0.680ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.558     1.457    U_reg_aes/usb_clk_buf
    SLICE_X64Y113        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.141     1.598 r  U_reg_aes/reg_crypt_key_reg[50]/Q
                         net (fo=3, routed)           0.680     2.278    U_reg_aes/reg_crypt_key[50]
    SLICE_X69Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.834     2.028    U_reg_aes/crypt_clk
    SLICE_X69Y111        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[50]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.071     2.134    U_reg_aes/reg_crypt_key_crypt_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.284%)  route 0.675ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.596     1.495    U_reg_aes/usb_clk_buf
    SLICE_X83Y114        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_reg_aes/reg_crypt_textin_reg[111]/Q
                         net (fo=3, routed)           0.675     2.311    U_reg_aes/reg_crypt_textin[111]
    SLICE_X80Y112        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.865     2.060    U_reg_aes/crypt_clk
    SLICE_X80Y112        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[111]/C
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.035     2.095    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.064     2.159    U_reg_aes/reg_crypt_textin_crypt_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_key_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_key_crypt_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.960%)  route 0.690ns (83.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.560     1.459    U_reg_aes/usb_clk_buf
    SLICE_X63Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  U_reg_aes/reg_crypt_key_reg[82]/Q
                         net (fo=3, routed)           0.690     2.290    U_reg_aes/reg_crypt_key[82]
    SLICE_X68Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.834     2.028    U_reg_aes/crypt_clk
    SLICE_X68Y110        FDRE                                         r  U_reg_aes/reg_crypt_key_crypt_reg[82]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X68Y110        FDRE (Hold_fdre_C_D)         0.075     2.138    U_reg_aes/reg_crypt_key_crypt_reg[82]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_textin_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_textin_crypt_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.867%)  route 0.648ns (82.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.581     1.480    U_reg_aes/usb_clk_buf
    SLICE_X72Y119        FDRE                                         r  U_reg_aes/reg_crypt_textin_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  U_reg_aes/reg_crypt_textin_reg[100]/Q
                         net (fo=3, routed)           0.648     2.269    U_reg_aes/reg_crypt_textin[100]
    SLICE_X70Y111        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.834     2.028    U_reg_aes/crypt_clk
    SLICE_X70Y111        FDRE                                         r  U_reg_aes/reg_crypt_textin_crypt_reg[100]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.053     2.116    U_reg_aes/reg_crypt_textin_crypt_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/busy_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.506ns (24.767%)  route 1.537ns (75.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.422     4.658    ascon_aead1/asconcont1/crypt_clk
    SLICE_X81Y124        FDRE                                         r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     5.037 r  ascon_aead1/asconcont1/FSM_sequential_cstate_reg[1]/Q
                         net (fo=9, routed)           0.881     5.918    ascon_aead1/asconcont1/Q[1]
    SLICE_X80Y123        LUT4 (Prop_lut4_I0_O)        0.127     6.045 r  ascon_aead1/asconcont1/tio_trigger_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.656     6.701    U_reg_aes/busy_pipe_reg[0]_0[0]
    SLICE_X80Y120        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.319    14.351    U_reg_aes/usb_clk_buf
    SLICE_X80Y120        FDRE                                         r  U_reg_aes/busy_pipe_reg[0]/C
                         clock pessimism              0.000    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X80Y120        FDRE (Setup_fdre_C_D)       -0.196    14.119    U_reg_aes/busy_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.348ns (19.408%)  route 1.445ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.438     4.674    U_reg_aes/crypt_clk
    SLICE_X79Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.348     5.022 r  U_reg_aes/reg_crypt_cipherout_reg[47]/Q
                         net (fo=1, routed)           1.445     6.467    U_reg_aes/reg_crypt_cipherout[47]
    SLICE_X82Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.334    14.366    U_reg_aes/usb_clk_buf
    SLICE_X82Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[47]/C
                         clock pessimism              0.000    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X82Y107        FDRE (Setup_fdre_C_D)       -0.176    14.154    U_reg_aes/reg_crypt_cipherout_usb_reg[47]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.379ns (20.064%)  route 1.510ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.363     4.599    U_reg_aes/crypt_clk
    SLICE_X71Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.379     4.978 r  U_reg_aes/reg_crypt_cipherout_reg[0]/Q
                         net (fo=1, routed)           1.510     6.488    U_reg_aes/reg_crypt_cipherout[0]
    SLICE_X77Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X77Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[0]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X77Y104        FDRE (Setup_fdre_C_D)       -0.047    14.271    U_reg_aes/reg_crypt_cipherout_usb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.433ns (22.869%)  route 1.460ns (77.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 14.366 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.362     4.598    U_reg_aes/crypt_clk
    SLICE_X70Y108        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108        FDRE (Prop_fdre_C_Q)         0.433     5.031 r  U_reg_aes/reg_crypt_cipherout_reg[127]/Q
                         net (fo=1, routed)           1.460     6.492    U_reg_aes/reg_crypt_cipherout[127]
    SLICE_X83Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.334    14.366    U_reg_aes/usb_clk_buf
    SLICE_X83Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[127]/C
                         clock pessimism              0.000    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)       -0.047    14.283    U_reg_aes/reg_crypt_cipherout_usb_reg[127]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 U_reg_aes/U_go_pulse/dst_req_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/U_go_pulse/ack_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.433ns (24.269%)  route 1.351ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.423     4.659    U_reg_aes/U_go_pulse/crypt_clk
    SLICE_X80Y123        FDRE                                         r  U_reg_aes/U_go_pulse/dst_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.433     5.092 r  U_reg_aes/U_go_pulse/dst_req_reg/Q
                         net (fo=3, routed)           1.351     6.443    U_reg_aes/U_go_pulse/dst_req
    SLICE_X82Y122        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/U_go_pulse/usb_clk_buf
    SLICE_X82Y122        FDRE                                         r  U_reg_aes/U_go_pulse/ack_pipe_reg[0]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)       -0.079    14.239    U_reg_aes/U_go_pulse/ack_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.379ns (20.212%)  route 1.496ns (79.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.362     4.598    U_reg_aes/crypt_clk
    SLICE_X69Y108        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.379     4.977 r  U_reg_aes/reg_crypt_cipherout_reg[116]/Q
                         net (fo=1, routed)           1.496     6.473    U_reg_aes/reg_crypt_cipherout[116]
    SLICE_X76Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X76Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[116]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X76Y106        FDRE (Setup_fdre_C_D)       -0.033    14.285    U_reg_aes/reg_crypt_cipherout_usb_reg[116]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.379ns (21.112%)  route 1.416ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.432     4.668    U_reg_aes/crypt_clk
    SLICE_X73Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.379     5.047 r  U_reg_aes/reg_crypt_cipherout_reg[29]/Q
                         net (fo=1, routed)           1.416     6.464    U_reg_aes/reg_crypt_cipherout[29]
    SLICE_X74Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.322    14.354    U_reg_aes/usb_clk_buf
    SLICE_X74Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[29]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.318    
    SLICE_X74Y107        FDRE (Setup_fdre_C_D)       -0.033    14.285    U_reg_aes/reg_crypt_cipherout_usb_reg[29]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.398ns (24.539%)  route 1.224ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.363     4.599    U_reg_aes/crypt_clk
    SLICE_X70Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDRE (Prop_fdre_C_Q)         0.398     4.997 r  U_reg_aes/reg_crypt_cipherout_reg[37]/Q
                         net (fo=1, routed)           1.224     6.221    U_reg_aes/reg_crypt_cipherout[37]
    SLICE_X69Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.251    14.283    U_reg_aes/usb_clk_buf
    SLICE_X69Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[37]/C
                         clock pessimism              0.000    14.283    
                         clock uncertainty           -0.035    14.247    
    SLICE_X69Y106        FDRE (Setup_fdre_C_D)       -0.203    14.044    U_reg_aes/reg_crypt_cipherout_usb_reg[37]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.379ns (21.825%)  route 1.358ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.438     4.674    U_reg_aes/crypt_clk
    SLICE_X79Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.379     5.053 r  U_reg_aes/reg_crypt_cipherout_reg[44]/Q
                         net (fo=1, routed)           1.358     6.411    U_reg_aes/reg_crypt_cipherout[44]
    SLICE_X79Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.325    14.357    U_reg_aes/usb_clk_buf
    SLICE_X79Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[44]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.321    
    SLICE_X79Y106        FDRE (Setup_fdre_C_D)       -0.073    14.248    U_reg_aes/reg_crypt_cipherout_usb_reg[44]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.433ns (25.348%)  route 1.275ns (74.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         1.427     4.663    U_reg_aes/crypt_clk
    SLICE_X74Y115        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433     5.096 r  U_reg_aes/reg_crypt_cipherout_reg[122]/Q
                         net (fo=1, routed)           1.275     6.371    U_reg_aes/reg_crypt_cipherout[122]
    SLICE_X70Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         1.251    14.283    U_reg_aes/usb_clk_buf
    SLICE_X70Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[122]/C
                         clock pessimism              0.000    14.283    
                         clock uncertainty           -0.035    14.247    
    SLICE_X70Y105        FDRE (Setup_fdre_C_D)       -0.031    14.216    U_reg_aes/reg_crypt_cipherout_usb_reg[122]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  7.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.148ns (23.745%)  route 0.475ns (76.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.564     1.512    U_reg_aes/crypt_clk
    SLICE_X70Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  U_reg_aes/reg_crypt_cipherout_reg[26]/Q
                         net (fo=1, routed)           0.475     2.136    U_reg_aes/reg_crypt_cipherout[26]
    SLICE_X70Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X70Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[26]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.023     2.036    U_reg_aes/reg_crypt_cipherout_usb_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.148ns (22.455%)  route 0.511ns (77.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X70Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  U_reg_aes/reg_crypt_cipherout_reg[43]/Q
                         net (fo=1, routed)           0.511     2.171    U_reg_aes/reg_crypt_cipherout[43]
    SLICE_X74Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.863     2.007    U_reg_aes/usb_clk_buf
    SLICE_X74Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[43]/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.035     2.042    
    SLICE_X74Y107        FDRE (Hold_fdre_C_D)         0.023     2.065    U_reg_aes/reg_crypt_cipherout_usb_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.559%)  route 0.545ns (79.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.564     1.512    U_reg_aes/crypt_clk
    SLICE_X67Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_reg_aes/reg_crypt_cipherout_reg[8]/Q
                         net (fo=1, routed)           0.545     2.198    U_reg_aes/reg_crypt_cipherout[8]
    SLICE_X68Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X68Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[8]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X68Y106        FDRE (Hold_fdre_C_D)         0.078     2.091    U_reg_aes/reg_crypt_cipherout_usb_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.433%)  route 0.517ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X71Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_reg_aes/reg_crypt_cipherout_reg[57]/Q
                         net (fo=1, routed)           0.517     2.169    U_reg_aes/reg_crypt_cipherout[57]
    SLICE_X71Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X71Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[57]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.047     2.060    U_reg_aes/reg_crypt_cipherout_usb_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.401%)  route 0.550ns (79.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X71Y108        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_reg_aes/reg_crypt_cipherout_reg[90]/Q
                         net (fo=1, routed)           0.550     2.203    U_reg_aes/reg_crypt_cipherout[90]
    SLICE_X69Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X69Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[90]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X69Y105        FDRE (Hold_fdre_C_D)         0.078     2.091    U_reg_aes/reg_crypt_cipherout_usb_reg[90]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.495%)  route 0.547ns (79.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.592     1.540    U_reg_aes/crypt_clk
    SLICE_X75Y108        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141     1.681 r  U_reg_aes/reg_crypt_cipherout_reg[85]/Q
                         net (fo=1, routed)           0.547     2.228    U_reg_aes/reg_crypt_cipherout[85]
    SLICE_X72Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.860     2.004    U_reg_aes/usb_clk_buf
    SLICE_X72Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[85]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.035     2.039    
    SLICE_X72Y107        FDRE (Hold_fdre_C_D)         0.072     2.111    U_reg_aes/reg_crypt_cipherout_usb_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.564     1.512    U_reg_aes/crypt_clk
    SLICE_X71Y106        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.128     1.640 r  U_reg_aes/reg_crypt_cipherout_reg[25]/Q
                         net (fo=1, routed)           0.502     2.143    U_reg_aes/reg_crypt_cipherout[25]
    SLICE_X71Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X71Y105        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[25]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.012     2.025    U_reg_aes/reg_crypt_cipherout_usb_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.148ns (23.196%)  route 0.490ns (76.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.592     1.540    U_reg_aes/crypt_clk
    SLICE_X74Y108        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.148     1.688 r  U_reg_aes/reg_crypt_cipherout_reg[49]/Q
                         net (fo=1, routed)           0.490     2.179    U_reg_aes/reg_crypt_cipherout[49]
    SLICE_X72Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.860     2.004    U_reg_aes/usb_clk_buf
    SLICE_X72Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[49]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.035     2.039    
    SLICE_X72Y107        FDRE (Hold_fdre_C_D)         0.017     2.056    U_reg_aes/reg_crypt_cipherout_usb_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.966%)  route 0.513ns (80.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X71Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.128     1.639 r  U_reg_aes/reg_crypt_cipherout_reg[35]/Q
                         net (fo=1, routed)           0.513     2.153    U_reg_aes/reg_crypt_cipherout[35]
    SLICE_X71Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X71Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[35]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.013     2.026    U_reg_aes/reg_crypt_cipherout_usb_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_reg_aes/reg_crypt_cipherout_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_aes/reg_crypt_cipherout_usb_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.105%)  route 0.546ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    U_clocks/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  U_clocks/CCLK_MUX/O
                         net (fo=746, routed)         0.563     1.511    U_reg_aes/crypt_clk
    SLICE_X70Y107        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  U_reg_aes/reg_crypt_cipherout_reg[99]/Q
                         net (fo=1, routed)           0.546     2.221    U_reg_aes/reg_crypt_cipherout[99]
    SLICE_X71Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    U_clocks/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  U_clocks/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  U_clocks/clkbuf/O
                         net (fo=723, routed)         0.834     1.978    U_reg_aes/usb_clk_buf
    SLICE_X71Y104        FDRE                                         r  U_reg_aes/reg_crypt_cipherout_usb_reg[99]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.076     2.089    U_reg_aes/reg_crypt_cipherout_usb_reg[99]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.132    





