CORE buechi
../../verilog/SVA/empty_sequence1.sv
--buechi --bdd
^\[main\.p0\] 1 \[\*0\]: REFUTED$
^\[main\.p1\] \(1 \[\*0\]\) ##1 main\.x == 0: PROVED$
^\[main\.p2\] main\.x == 0 ##1 \(1 \[\*0\]\): PROVED$
^\[main\.p3\] \(1 \[\*0\]\) ##0 1: REFUTED$
^\[main\.p4\] 1 ##0 \(1 \[\*0\]\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
