{"vcs1":{"timestamp_begin":1684328715.701773176, "rt":1.46, "ut":0.40, "st":0.22}}
{"vcselab":{"timestamp_begin":1684328717.253923787, "rt":1.22, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684328718.547705620, "rt":0.50, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328715.068695592}
{"VCS_COMP_START_TIME": 1684328715.068695592}
{"VCS_COMP_END_TIME": 1684328721.593002109}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330832}}
{"stitch_vcselab": {"peak_mem": 211880}}
