// Seed: 1264958312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial $display;
  assign module_1.id_3 = 0;
  assign id_8 = id_4 ? id_8 : id_8;
  assign id_1 = id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  wire id_2;
  reg  id_3;
  wire id_4, id_5;
  wire id_6;
  wor  id_7;
  genvar id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7
  );
  wire id_9;
  assign id_7 = id_6;
  always #id_10 id_3 <= "";
  wire id_11;
  assign id_3 = id_3;
  wire id_12;
  wire id_13;
  assign id_7 = id_1;
endmodule
