{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 21:25:44 2020 " "Info: Processing started: Thu Jul 09 21:25:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Info: Found entity 1: lab4_1" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rom_char " "Info: Found entity 2: rom_char" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 idx_gen " "Info: Found entity 3: idx_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 row_gen " "Info: Found entity 4: row_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_idx lab4_1.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(13): created implicit net for \"clk_idx\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_row lab4_1.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(15): created implicit net for \"clk_row\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_1 " "Info: Elaborating entity \"lab4_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M1\"" {  } { { "lab4_1.v" "M1" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(182) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(182): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M2\"" {  } { { "lab4_1.v" "M2" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(182) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(182): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_gen idx_gen:M3 " "Info: Elaborating entity \"idx_gen\" for hierarchy \"idx_gen:M3\"" {  } { { "lab4_1.v" "M3" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_gen row_gen:M4 " "Info: Elaborating entity \"row_gen\" for hierarchy \"row_gen:M4\"" {  } { { "lab4_1.v" "M4" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_char rom_char:M5 " "Info: Elaborating entity \"rom_char\" for hierarchy \"rom_char:M5\"" {  } { { "lab4_1.v" "M5" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_1.v(28) " "Warning (10270): Verilog HDL Case Statement warning at lab4_1.v(28): incomplete case statement has no default case item" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data lab4_1.v(26) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(26): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[0\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[1\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[2\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[3\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[4\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[5\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[6\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] lab4_1.v(26) " "Info (10041): Inferred latch for \"data\[7\]\" at lab4_1.v(26)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[1\] " "Warning: Latch rom_char:M5\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[2\] " "Warning: Latch rom_char:M5\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[3\] " "Warning: Latch rom_char:M5\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[4\] " "Warning: Latch rom_char:M5\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[5\] " "Warning: Latch rom_char:M5\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[6\] " "Warning: Latch rom_char:M5\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[0\] GND " "Warning (13410): Pin \"column_green\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[7\] GND " "Warning (13410): Pin \"column_green\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[0\] GND " "Warning (13410): Pin \"column_red\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[7\] GND " "Warning (13410): Pin \"column_red\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/qts/lab4_1.v" 165 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 21:25:46 2020 " "Info: Processing ended: Thu Jul 09 21:25:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
