-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynq_filters_AXIvideo2Mat is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_data_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_data_TVALID : IN STD_LOGIC;
    in_data_TREADY : OUT STD_LOGIC;
    in_data_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_data_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_data_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_data_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    img_rows_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    img_rows_V_empty_n : IN STD_LOGIC;
    img_rows_V_read : OUT STD_LOGIC;
    img_cols_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    img_cols_V_empty_n : IN STD_LOGIC;
    img_cols_V_read : OUT STD_LOGIC;
    img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_0_V_full_n : IN STD_LOGIC;
    img_data_stream_0_V_write : OUT STD_LOGIC;
    img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_1_V_full_n : IN STD_LOGIC;
    img_data_stream_1_V_write : OUT STD_LOGIC;
    img_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_2_V_full_n : IN STD_LOGIC;
    img_data_stream_2_V_write : OUT STD_LOGIC;
    img_rows_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_rows_V_out_full_n : IN STD_LOGIC;
    img_rows_V_out_write : OUT STD_LOGIC;
    img_cols_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    img_cols_V_out_full_n : IN STD_LOGIC;
    img_cols_V_out_write : OUT STD_LOGIC );
end;


architecture behav of pynq_filters_AXIvideo2Mat is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_pp1_stg0_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_pp2_stg0_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st9_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_25 : BOOLEAN;
    signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal AXI_video_strm_V_data_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_data_V_0_vld_out : STD_LOGIC;
    signal AXI_video_strm_V_data_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_data_V_0_data_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal AXI_video_strm_V_data_V_0_areset_d : STD_LOGIC;
    signal AXI_video_strm_V_data_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_data_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_data_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_keep_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_keep_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_keep_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_strb_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_strb_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_strb_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_user_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_user_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_user_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_user_V_0_data_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_user_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_user_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_user_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_last_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_last_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_last_V_0_data_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal AXI_video_strm_V_last_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_last_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_last_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_id_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_id_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_id_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_id_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_id_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal AXI_video_strm_V_dest_V_0_vld_in : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_0_ack_out : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_0_in_rdy : STD_LOGIC := '0';
    signal AXI_video_strm_V_dest_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal AXI_video_strm_V_dest_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal in_data_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_292 : BOOLEAN;
    signal ap_sig_cseq_ST_pp1_stg0_fsm_4 : STD_LOGIC;
    signal ap_sig_299 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal exitcond9_i_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_319 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp2_it1 : STD_LOGIC := '0';
    signal eol_2_i_phi_fu_281_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_rows_V_blk_n : STD_LOGIC;
    signal img_cols_V_blk_n : STD_LOGIC;
    signal img_data_stream_0_V_blk_n : STD_LOGIC;
    signal exitcond9_i_reg_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_data_stream_1_V_blk_n : STD_LOGIC;
    signal img_data_stream_2_V_blk_n : STD_LOGIC;
    signal img_rows_V_out_blk_n : STD_LOGIC;
    signal img_cols_V_out_blk_n : STD_LOGIC;
    signal p_7_i_reg_208 : STD_LOGIC_VECTOR (9 downto 0);
    signal eol_i_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal eol_reg_231 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_1_i_reg_242 : STD_LOGIC_VECTOR (23 downto 0);
    signal eol_2_i_reg_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V_3_i_reg_289 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_data_V_3_i_reg_301 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_313_0 : STD_LOGIC_VECTOR (23 downto 0);
    signal reg_313_4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_382 : BOOLEAN;
    signal ap_sig_392 : BOOLEAN;
    signal ap_sig_399 : BOOLEAN;
    signal img_rows_V_read_reg_415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_416 : BOOLEAN;
    signal img_cols_V_read_reg_420 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_data_V_reg_425 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_last_V_reg_433 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond8_i_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_434 : BOOLEAN;
    signal i_V_fu_353_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_449 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_V_fu_368_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal brmerge_i_reg_463 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V1_i_reg_177 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_6 : STD_LOGIC;
    signal ap_sig_468 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_475 : BOOLEAN;
    signal axi_data_V1_i_reg_187 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_i_reg_197 : STD_LOGIC_VECTOR (8 downto 0);
    signal eol_i_phi_fu_223_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_V_2_i_phi_fu_258_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_phi_fu_270_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sof_1_i_fu_106 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast_cast_i_fu_344_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_7_cast_cast_i_fu_359_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_user_V_fu_331_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_342 : BOOLEAN;


begin




    AXI_video_strm_V_data_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_data_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_data_V_0_has_vld_data_reg <= AXI_video_strm_V_data_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_data_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_data_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_data_V_0_in_rdy <= (AXI_video_strm_V_data_V_0_ack_out or not(AXI_video_strm_V_data_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_dest_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_dest_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_dest_V_0_has_vld_data_reg <= AXI_video_strm_V_dest_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_dest_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_dest_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_dest_V_0_in_rdy <= (AXI_video_strm_V_dest_V_0_ack_out or not(AXI_video_strm_V_dest_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_id_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_id_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_id_V_0_has_vld_data_reg <= AXI_video_strm_V_id_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_id_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_id_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_id_V_0_in_rdy <= (AXI_video_strm_V_id_V_0_ack_out or not(AXI_video_strm_V_id_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_keep_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_keep_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_keep_V_0_has_vld_data_reg <= AXI_video_strm_V_keep_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_keep_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_keep_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_keep_V_0_in_rdy <= (AXI_video_strm_V_keep_V_0_ack_out or not(AXI_video_strm_V_keep_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_last_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_last_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_last_V_0_has_vld_data_reg <= AXI_video_strm_V_last_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_last_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_last_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_last_V_0_in_rdy <= (AXI_video_strm_V_last_V_0_ack_out or not(AXI_video_strm_V_last_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_strb_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_strb_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_strb_V_0_has_vld_data_reg <= AXI_video_strm_V_strb_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_strb_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_strb_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_strb_V_0_in_rdy <= (AXI_video_strm_V_strb_V_0_ack_out or not(AXI_video_strm_V_strb_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    AXI_video_strm_V_user_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_user_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                AXI_video_strm_V_user_V_0_has_vld_data_reg <= AXI_video_strm_V_user_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    AXI_video_strm_V_user_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                AXI_video_strm_V_user_V_0_in_rdy <= ap_const_logic_0;
            else
                AXI_video_strm_V_user_V_0_in_rdy <= (AXI_video_strm_V_user_V_0_ack_out or not(AXI_video_strm_V_user_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond8_i_fu_348_p2)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((exitcond9_i_fu_363_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_reg_ppiten_pp1_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and not((ap_const_lv1_0 = eol_2_i_phi_fu_281_p4)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_lv1_0 = exitcond9_i_reg_454)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_reg_ppiten_pp2_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_lv1_0 = exitcond9_i_reg_454)))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_V1_i_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_data_V1_i_reg_187 <= tmp_data_V_reg_425;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
                axi_data_V1_i_reg_187 <= axi_data_V_3_i_reg_301;
            end if; 
        end if;
    end process;

    axi_data_V_1_i_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                axi_data_V_1_i_reg_242 <= p_Val2_s_phi_fu_270_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                axi_data_V_1_i_reg_242 <= axi_data_V1_i_reg_187;
            end if; 
        end if;
    end process;

    axi_data_V_3_i_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_lv1_0 = exitcond9_i_reg_454)))) then 
                axi_data_V_3_i_reg_301 <= axi_data_V_1_i_reg_242;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and (ap_const_lv1_0 = eol_2_i_reg_278))) then 
                axi_data_V_3_i_reg_301 <= reg_313_0;
            end if; 
        end if;
    end process;

    axi_last_V1_i_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                axi_last_V1_i_reg_177 <= tmp_last_V_reg_433;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
                axi_last_V1_i_reg_177 <= axi_last_V_3_i_reg_289;
            end if; 
        end if;
    end process;

    axi_last_V_3_i_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_lv1_0 = exitcond9_i_reg_454)))) then 
                axi_last_V_3_i_reg_289 <= eol_reg_231;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and (ap_const_lv1_0 = eol_2_i_reg_278))) then 
                axi_last_V_3_i_reg_289 <= reg_313_4;
            end if; 
        end if;
    end process;

    eol_2_i_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_lv1_0 = exitcond9_i_reg_454)))) then 
                eol_2_i_reg_278 <= eol_i_reg_219;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and (ap_const_lv1_0 = eol_2_i_reg_278))) then 
                eol_2_i_reg_278 <= reg_313_4;
            end if; 
        end if;
    end process;

    eol_i_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                eol_i_reg_219 <= axi_last_V_2_i_phi_fu_258_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                eol_i_reg_219 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    eol_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                eol_reg_231 <= axi_last_V_2_i_phi_fu_258_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                eol_reg_231 <= axi_last_V1_i_reg_177;
            end if; 
        end if;
    end process;

    p_7_i_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                p_7_i_reg_208 <= j_V_fu_368_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then 
                p_7_i_reg_208 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_i_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                p_i_reg_197 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
                p_i_reg_197 <= i_V_reg_449;
            end if; 
        end if;
    end process;

    sof_1_i_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
                sof_1_i_fu_106 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                sof_1_i_fu_106 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                AXI_video_strm_V_data_V_0_areset_d <= ap_rst;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = AXI_video_strm_V_data_V_0_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_data_V_0_in_rdy))) then
                AXI_video_strm_V_data_V_0_data_reg <= in_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = AXI_video_strm_V_last_V_0_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_last_V_0_in_rdy))) then
                AXI_video_strm_V_last_V_0_data_reg <= in_data_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = AXI_video_strm_V_user_V_0_vld_in) and (ap_const_logic_1 = AXI_video_strm_V_user_V_0_in_rdy))) then
                AXI_video_strm_V_user_V_0_data_reg <= in_data_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then
                brmerge_i_reg_463 <= brmerge_i_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then
                exitcond9_i_reg_454 <= exitcond9_i_fu_363_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                i_V_reg_449 <= i_V_fu_353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_416))) then
                img_cols_V_read_reg_420 <= img_cols_V_dout;
                img_rows_V_read_reg_415 <= img_rows_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))))) then
                reg_313_0 <= AXI_video_strm_V_data_V_0_data_out;
                reg_313_4 <= AXI_video_strm_V_last_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0)))) then
                tmp_data_V_reg_425 <= AXI_video_strm_V_data_V_0_data_out;
                tmp_last_V_reg_433 <= AXI_video_strm_V_last_V_0_data_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, ap_reg_ppiten_pp2_it1, ap_sig_382, ap_sig_392, ap_sig_399, ap_sig_416, exitcond8_i_fu_348_p2, tmp_user_V_fu_331_p1)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_416)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0)) and (ap_const_lv1_0 = tmp_user_V_fu_331_p1))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                elsif ((not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_user_V_fu_331_p1)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond8_i_fu_348_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_pp1_stg0_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it0))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it0)))) then
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_pp2_stg0_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and not((ap_const_logic_1 = ap_reg_ppiten_pp2_it0))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399)) and not((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_5;
                end if;
            when ap_ST_st9_fsm_6 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    AXI_video_strm_V_data_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_data_V_0_data_out_assign_proc : process(in_data_TDATA, AXI_video_strm_V_data_V_0_data_reg, AXI_video_strm_V_data_V_0_has_vld_data_reg)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_data_V_0_has_vld_data_reg)) then 
            AXI_video_strm_V_data_V_0_data_out <= AXI_video_strm_V_data_V_0_data_reg;
        else 
            AXI_video_strm_V_data_V_0_data_out <= in_data_TDATA;
        end if; 
    end process;


    AXI_video_strm_V_data_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_data_V_0_vld_in, AXI_video_strm_V_data_V_0_ack_out, AXI_video_strm_V_data_V_0_in_rdy, AXI_video_strm_V_data_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_data_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_data_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_data_V_0_in_rdy))) then 
            AXI_video_strm_V_data_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_data_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_data_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_data_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_data_V_0_in_rdy)))) then 
            AXI_video_strm_V_data_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_data_V_0_has_vld_data_reg_i <= AXI_video_strm_V_data_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_data_V_0_vld_in <= in_data_TVALID;
    AXI_video_strm_V_data_V_0_vld_out <= ((in_data_TVALID or AXI_video_strm_V_data_V_0_has_vld_data_reg) and not(AXI_video_strm_V_data_V_0_areset_d));

    AXI_video_strm_V_dest_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_dest_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_dest_V_0_vld_in, AXI_video_strm_V_dest_V_0_ack_out, AXI_video_strm_V_dest_V_0_in_rdy, AXI_video_strm_V_dest_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_dest_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_dest_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_0_in_rdy))) then 
            AXI_video_strm_V_dest_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_dest_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_dest_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_dest_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_dest_V_0_in_rdy)))) then 
            AXI_video_strm_V_dest_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_dest_V_0_has_vld_data_reg_i <= AXI_video_strm_V_dest_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_dest_V_0_vld_in <= in_data_TVALID;

    AXI_video_strm_V_id_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_id_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_id_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_id_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_id_V_0_vld_in, AXI_video_strm_V_id_V_0_ack_out, AXI_video_strm_V_id_V_0_in_rdy, AXI_video_strm_V_id_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_id_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_id_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_id_V_0_in_rdy))) then 
            AXI_video_strm_V_id_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_id_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_id_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_id_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_id_V_0_in_rdy)))) then 
            AXI_video_strm_V_id_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_id_V_0_has_vld_data_reg_i <= AXI_video_strm_V_id_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_id_V_0_vld_in <= in_data_TVALID;

    AXI_video_strm_V_keep_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_keep_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_keep_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_keep_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_keep_V_0_vld_in, AXI_video_strm_V_keep_V_0_ack_out, AXI_video_strm_V_keep_V_0_in_rdy, AXI_video_strm_V_keep_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_keep_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_keep_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_0_in_rdy))) then 
            AXI_video_strm_V_keep_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_keep_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_keep_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_keep_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_keep_V_0_in_rdy)))) then 
            AXI_video_strm_V_keep_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_keep_V_0_has_vld_data_reg_i <= AXI_video_strm_V_keep_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_keep_V_0_vld_in <= in_data_TVALID;

    AXI_video_strm_V_last_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_last_V_0_data_out_assign_proc : process(in_data_TLAST, AXI_video_strm_V_last_V_0_data_reg, AXI_video_strm_V_last_V_0_has_vld_data_reg)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_last_V_0_has_vld_data_reg)) then 
            AXI_video_strm_V_last_V_0_data_out <= AXI_video_strm_V_last_V_0_data_reg;
        else 
            AXI_video_strm_V_last_V_0_data_out <= in_data_TLAST;
        end if; 
    end process;


    AXI_video_strm_V_last_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_last_V_0_vld_in, AXI_video_strm_V_last_V_0_ack_out, AXI_video_strm_V_last_V_0_in_rdy, AXI_video_strm_V_last_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_last_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_last_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_last_V_0_in_rdy))) then 
            AXI_video_strm_V_last_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_last_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_last_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_last_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_last_V_0_in_rdy)))) then 
            AXI_video_strm_V_last_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_last_V_0_has_vld_data_reg_i <= AXI_video_strm_V_last_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_last_V_0_vld_in <= in_data_TVALID;

    AXI_video_strm_V_strb_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_strb_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_strb_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_strb_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_strb_V_0_vld_in, AXI_video_strm_V_strb_V_0_ack_out, AXI_video_strm_V_strb_V_0_in_rdy, AXI_video_strm_V_strb_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_strb_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_strb_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_0_in_rdy))) then 
            AXI_video_strm_V_strb_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_strb_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_strb_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_strb_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_strb_V_0_in_rdy)))) then 
            AXI_video_strm_V_strb_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_strb_V_0_has_vld_data_reg_i <= AXI_video_strm_V_strb_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_strb_V_0_vld_in <= in_data_TVALID;

    AXI_video_strm_V_user_V_0_ack_out_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4, ap_sig_382, ap_sig_392, ap_sig_399)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and ap_sig_399))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0))))) then 
            AXI_video_strm_V_user_V_0_ack_out <= ap_const_logic_1;
        else 
            AXI_video_strm_V_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    AXI_video_strm_V_user_V_0_data_out_assign_proc : process(in_data_TUSER, AXI_video_strm_V_user_V_0_data_reg, AXI_video_strm_V_user_V_0_has_vld_data_reg)
    begin
        if ((ap_const_logic_1 = AXI_video_strm_V_user_V_0_has_vld_data_reg)) then 
            AXI_video_strm_V_user_V_0_data_out <= AXI_video_strm_V_user_V_0_data_reg;
        else 
            AXI_video_strm_V_user_V_0_data_out <= in_data_TUSER;
        end if; 
    end process;


    AXI_video_strm_V_user_V_0_has_vld_data_reg_i_assign_proc : process(AXI_video_strm_V_user_V_0_vld_in, AXI_video_strm_V_user_V_0_ack_out, AXI_video_strm_V_user_V_0_in_rdy, AXI_video_strm_V_user_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = AXI_video_strm_V_user_V_0_vld_in) and (ap_const_logic_0 = AXI_video_strm_V_user_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_user_V_0_in_rdy))) then 
            AXI_video_strm_V_user_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = AXI_video_strm_V_user_V_0_ack_out) and (ap_const_logic_1 = AXI_video_strm_V_user_V_0_has_vld_data_reg) and ((ap_const_logic_0 = AXI_video_strm_V_user_V_0_vld_in) or (ap_const_logic_0 = AXI_video_strm_V_user_V_0_in_rdy)))) then 
            AXI_video_strm_V_user_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            AXI_video_strm_V_user_V_0_has_vld_data_reg_i <= AXI_video_strm_V_user_V_0_has_vld_data_reg;
        end if; 
    end process;

    AXI_video_strm_V_user_V_0_vld_in <= in_data_TVALID;

    ap_done_assign_proc : process(ap_done_reg, exitcond8_i_fu_348_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond8_i_fu_348_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond8_i_fu_348_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond8_i_fu_348_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1 <= "X";
    ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_sig_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_292_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_292 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_299_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_299 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_319_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_319 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_342_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454)
    begin
                ap_sig_342 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454));
    end process;


    ap_sig_382_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2)
    begin
                ap_sig_382 <= ((exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2) and (AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_sig_392_assign_proc : process(img_data_stream_0_V_full_n, img_data_stream_1_V_full_n, img_data_stream_2_V_full_n, exitcond9_i_reg_454)
    begin
                ap_sig_392 <= (((ap_const_lv1_0 = exitcond9_i_reg_454) and (img_data_stream_0_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond9_i_reg_454) and (img_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = exitcond9_i_reg_454) and (img_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_399_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, eol_2_i_phi_fu_281_p4)
    begin
                ap_sig_399 <= ((ap_const_lv1_0 = eol_2_i_phi_fu_281_p4) and (AXI_video_strm_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_sig_416_assign_proc : process(ap_start, ap_done_reg, img_rows_V_empty_n, img_cols_V_empty_n, img_rows_V_out_full_n, img_cols_V_out_full_n)
    begin
                ap_sig_416 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (img_rows_V_empty_n = ap_const_logic_0) or (img_cols_V_empty_n = ap_const_logic_0) or (img_rows_V_out_full_n = ap_const_logic_0) or (img_cols_V_out_full_n = ap_const_logic_0));
    end process;


    ap_sig_434_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_434 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_468_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_468 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_475_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_475 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_4_assign_proc : process(ap_sig_299)
    begin
        if (ap_sig_299) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg0_fsm_5_assign_proc : process(ap_sig_319)
    begin
        if (ap_sig_319) then 
            ap_sig_cseq_ST_pp2_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_25)
    begin
        if (ap_sig_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_292)
    begin
        if (ap_sig_292) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_475)
    begin
        if (ap_sig_475) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_434)
    begin
        if (ap_sig_434) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_6_assign_proc : process(ap_sig_468)
    begin
        if (ap_sig_468) then 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    axi_last_V_2_i_phi_fu_258_p4_assign_proc : process(eol_reg_231, reg_313_4, brmerge_i_reg_463, ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1, ap_sig_342)
    begin
        if (ap_sig_342) then
            if (not((ap_const_lv1_0 = brmerge_i_reg_463))) then 
                axi_last_V_2_i_phi_fu_258_p4 <= eol_reg_231;
            elsif ((ap_const_lv1_0 = brmerge_i_reg_463)) then 
                axi_last_V_2_i_phi_fu_258_p4 <= reg_313_4;
            else 
                axi_last_V_2_i_phi_fu_258_p4 <= ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1;
            end if;
        else 
            axi_last_V_2_i_phi_fu_258_p4 <= ap_reg_phiprechg_axi_last_V_2_i_reg_253pp1_it1;
        end if; 
    end process;

    brmerge_i_fu_377_p2 <= (sof_1_i_fu_106 or eol_i_phi_fu_223_p4);

    eol_2_i_phi_fu_281_p4_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it1, eol_2_i_reg_278, reg_313_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = eol_2_i_reg_278))) then 
            eol_2_i_phi_fu_281_p4 <= reg_313_4;
        else 
            eol_2_i_phi_fu_281_p4 <= eol_2_i_reg_278;
        end if; 
    end process;


    eol_i_phi_fu_223_p4_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454, eol_i_reg_219, axi_last_V_2_i_phi_fu_258_p4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454))) then 
            eol_i_phi_fu_223_p4 <= axi_last_V_2_i_phi_fu_258_p4;
        else 
            eol_i_phi_fu_223_p4 <= eol_i_reg_219;
        end if; 
    end process;

    exitcond8_i_fu_348_p2 <= "1" when (p_cast_cast_i_fu_344_p1 = img_rows_V_read_reg_415) else "0";
    exitcond9_i_fu_363_p2 <= "1" when (p_7_cast_cast_i_fu_359_p1 = img_cols_V_read_reg_420) else "0";
    i_V_fu_353_p2 <= std_logic_vector(unsigned(p_i_reg_197) + unsigned(ap_const_lv9_1));

    img_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_cols_V_empty_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_cols_V_blk_n <= img_cols_V_empty_n;
        else 
            img_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_cols_V_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_cols_V_out_full_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_cols_V_out_blk_n <= img_cols_V_out_full_n;
        else 
            img_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_cols_V_out_din <= img_cols_V_dout;

    img_cols_V_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_416)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_416))) then 
            img_cols_V_out_write <= ap_const_logic_1;
        else 
            img_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_cols_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_416)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_416))) then 
            img_cols_V_read <= ap_const_logic_1;
        else 
            img_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_0_V_blk_n_assign_proc : process(img_data_stream_0_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454))) then 
            img_data_stream_0_V_blk_n <= img_data_stream_0_V_full_n;
        else 
            img_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_0_V_din <= p_Val2_s_phi_fu_270_p4(8 - 1 downto 0);

    img_data_stream_0_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454, ap_sig_382, ap_sig_392)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
            img_data_stream_0_V_write <= ap_const_logic_1;
        else 
            img_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_1_V_blk_n_assign_proc : process(img_data_stream_1_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454))) then 
            img_data_stream_1_V_blk_n <= img_data_stream_1_V_full_n;
        else 
            img_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_1_V_din <= p_Val2_s_phi_fu_270_p4(15 downto 8);

    img_data_stream_1_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454, ap_sig_382, ap_sig_392)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
            img_data_stream_1_V_write <= ap_const_logic_1;
        else 
            img_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_data_stream_2_V_blk_n_assign_proc : process(img_data_stream_2_V_full_n, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454))) then 
            img_data_stream_2_V_blk_n <= img_data_stream_2_V_full_n;
        else 
            img_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_data_stream_2_V_din <= p_Val2_s_phi_fu_270_p4(23 downto 16);

    img_data_stream_2_V_write_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond9_i_reg_454, ap_sig_382, ap_sig_392)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond9_i_reg_454) and not((((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_382) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and ap_sig_392))))) then 
            img_data_stream_2_V_write <= ap_const_logic_1;
        else 
            img_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_rows_V_empty_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_rows_V_blk_n <= img_rows_V_empty_n;
        else 
            img_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_rows_V_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_sig_cseq_ST_st1_fsm_0, img_rows_V_out_full_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            img_rows_V_out_blk_n <= img_rows_V_out_full_n;
        else 
            img_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_rows_V_out_din <= img_rows_V_dout;

    img_rows_V_out_write_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_416)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_416))) then 
            img_rows_V_out_write <= ap_const_logic_1;
        else 
            img_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    img_rows_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_416)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_416))) then 
            img_rows_V_read <= ap_const_logic_1;
        else 
            img_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;


    in_data_TDATA_blk_n_assign_proc : process(AXI_video_strm_V_data_V_0_vld_out, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_pp1_stg0_fsm_4, ap_reg_ppiten_pp1_it0, exitcond9_i_fu_363_p2, brmerge_i_fu_377_p2, ap_sig_cseq_ST_pp2_stg0_fsm_5, ap_reg_ppiten_pp2_it0, eol_2_i_phi_fu_281_p4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_4) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond9_i_fu_363_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = brmerge_i_fu_377_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = eol_2_i_phi_fu_281_p4)))) then 
            in_data_TDATA_blk_n <= AXI_video_strm_V_data_V_0_vld_out;
        else 
            in_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_data_TREADY <= AXI_video_strm_V_dest_V_0_in_rdy;
    j_V_fu_368_p2 <= std_logic_vector(unsigned(p_7_i_reg_208) + unsigned(ap_const_lv10_1));
    p_7_cast_cast_i_fu_359_p1 <= std_logic_vector(resize(unsigned(p_7_i_reg_208),11));

    p_Val2_s_phi_fu_270_p4_assign_proc : process(axi_data_V_1_i_reg_242, reg_313_0, brmerge_i_reg_463, ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1, ap_sig_342)
    begin
        if (ap_sig_342) then
            if (not((ap_const_lv1_0 = brmerge_i_reg_463))) then 
                p_Val2_s_phi_fu_270_p4 <= axi_data_V_1_i_reg_242;
            elsif ((ap_const_lv1_0 = brmerge_i_reg_463)) then 
                p_Val2_s_phi_fu_270_p4 <= reg_313_0;
            else 
                p_Val2_s_phi_fu_270_p4 <= ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1;
            end if;
        else 
            p_Val2_s_phi_fu_270_p4 <= ap_reg_phiprechg_p_Val2_s_reg_266pp1_it1;
        end if; 
    end process;

    p_cast_cast_i_fu_344_p1 <= std_logic_vector(resize(unsigned(p_i_reg_197),10));
    tmp_user_V_fu_331_p1 <= AXI_video_strm_V_user_V_0_data_out;
end behav;
