{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710854219617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710854219626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 07:16:59 2024 " "Processing started: Tue Mar 19 07:16:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710854219626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854219626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX_test -c DLX_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX_test -c DLX_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854219627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710854220452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710854220452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/divider.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231444 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX_test-rtl " "Found design unit 1: DLX_test-rtl" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231450 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX_test " "Found entity 1: DLX_test" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back_stage-rtl " "Found design unit 1: write_back_stage-rtl" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/write_back_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231464 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back_stage " "Found entity 1: write_back_stage" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/write_back_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231471 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pll-SYN " "Found design unit 1: uart_pll-SYN" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_pll " "Found entity 1: uart_pll" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/tx_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231510 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack-rtl " "Found design unit 1: stack-rtl" {  } { { "stack.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/stack.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231519 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/stack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_RAM-rtl " "Found design unit 1: register_RAM-rtl" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/register_RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231526 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_RAM " "Found entity 1: register_RAM" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/register_RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_stage-rtl " "Found design unit 1: memory_stage-rtl" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/memory_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231534 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/memory_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructions_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_rom-SYN " "Found design unit 1: instructions_rom-SYN" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/instructions_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231550 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_ROM " "Found entity 1: instructions_ROM" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/instructions_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_stage-rtl " "Found design unit 1: Fetch_stage-rtl" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/Fetch_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/Fetch_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-rtl " "Found design unit 1: execute_stage-rtl" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/execute_stage.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231587 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/execute_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dlx_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlx_pkg " "Found design unit 1: dlx_pkg" {  } { { "dlx_pkg.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/dlx_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-rtl " "Found design unit 1: decode_stage-rtl" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/decode_stage.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231620 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/decode_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231633 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854231633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854231633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX_test " "Elaborating entity \"DLX_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710854233323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_clk DLX_test.vhd(238) " "Verilog HDL or VHDL warning at DLX_test.vhd(238): object \"rx_clk\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710854233343 "|DLX_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll uart_pll:pll_for_uart " "Elaborating entity \"uart_pll\" for hierarchy \"uart_pll:pll_for_uart\"" {  } { { "DLX_test.vhd" "pll_for_uart" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "altpll_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborated megafunction instantiation \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_pll:pll_for_uart\|altpll:altpll_component " "Instantiated megafunction \"uart_pll:pll_for_uart\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 288 " "Parameter \"clk0_multiply_by\" = \"288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2304 " "Parameter \"clk1_multiply_by\" = \"2304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=uart_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=uart_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233436 ""}  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854233436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pll_altpll " "Found entity 1: uart_pll_altpll" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/uart_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854233503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854233503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll_altpll uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated " "Elaborating entity \"uart_pll_altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:fifo_tx " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:fifo_tx\"" {  } { { "DLX_test.vhd" "fifo_tx" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "dcfifo_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/tx_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/tx_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854233890 ""}  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/tx_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854233890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7jj1 " "Found entity 1: dcfifo_7jj1" {  } { { "db/dcfifo_7jj1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854233954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854233954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7jj1 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated " "Elaborating entity \"dcfifo_7jj1\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854233956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_gray2bin_kra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7jj1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "rdptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "wrptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e761 " "Found entity 1: altsyncram_e761" {  } { { "db/altsyncram_e761.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/altsyncram_e761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e761 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram " "Elaborating entity \"altsyncram_e761\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram\"" {  } { { "db/dcfifo_7jj1.tdf" "fifo_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_7jj1.tdf" "rs_brp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_7jj1.tdf" "rs_dgwp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_7jj1.tdf" "ws_dgrp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_7jj1.tdf" "rdempty_eq_comp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/dcfifo_7jj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:tx_side " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:tx_side\"" {  } { { "DLX_test.vhd" "tx_side" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage Fetch_stage:fetcher " "Elaborating entity \"Fetch_stage\" for hierarchy \"Fetch_stage:fetcher\"" {  } { { "DLX_test.vhd" "fetcher" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_ROM Fetch_stage:fetcher\|instructions_ROM:instruct " "Elaborating entity \"instructions_ROM\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\"" {  } { { "Fetch_stage.vhd" "instruct" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/Fetch_stage.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/instructions_ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/instructions_ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854234847 ""}  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/instructions_ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854234847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4r3 " "Found entity 1: altsyncram_p4r3" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/altsyncram_p4r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854234918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854234918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4r3 Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated " "Elaborating entity \"altsyncram_p4r3\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854234921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decoder " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decoder\"" {  } { { "DLX_test.vhd" "decoder" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_RAM decode_stage:decoder\|register_RAM:registers_content " "Elaborating entity \"register_RAM\" for hierarchy \"decode_stage:decoder\|register_RAM:registers_content\"" {  } { { "decode_stage.vhd" "registers_content" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/decode_stage.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_order_66 " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_order_66\"" {  } { { "DLX_test.vhd" "execute_order_66" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:us_div " "Elaborating entity \"divider\" for hierarchy \"divider:us_div\"" {  } { { "DLX_test.vhd" "us_div" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/divider.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/divider.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 4 " "Parameter \"lpm_pipeline\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235182 ""}  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/divider.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854235182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7ts.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7ts.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7ts " "Found entity 1: lpm_divide_7ts" {  } { { "db/lpm_divide_7ts.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/lpm_divide_7ts.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_7ts divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated " "Elaborating entity \"lpm_divide_7ts\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_97i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_97i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_97i " "Found entity 1: sign_div_unsign_97i" {  } { { "db/sign_div_unsign_97i.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/sign_div_unsign_97i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_97i divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider " "Elaborating entity \"sign_div_unsign_97i\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\"" {  } { { "db/lpm_divide_7ts.tdf" "divider" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/lpm_divide_7ts.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b3f " "Found entity 1: alt_u_div_b3f" {  } { { "db/alt_u_div_b3f.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_u_div_b3f.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_b3f divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider " "Elaborating entity \"alt_u_div_b3f\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider\"" {  } { { "db/sign_div_unsign_97i.tdf" "divider" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/sign_div_unsign_97i.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_b3f.tdf" "add_sub_0" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_u_div_b3f.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_7ts:auto_generated\|sign_div_unsign_97i:divider\|alt_u_div_b3f:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_b3f.tdf" "add_sub_1" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/alt_u_div_b3f.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:Stacked " "Elaborating entity \"stack\" for hierarchy \"stack:Stacked\"" {  } { { "DLX_test.vhd" "Stacked" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:remember " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:remember\"" {  } { { "DLX_test.vhd" "remember" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem memory_stage:remember\|data_mem:data_mem_inst " "Elaborating entity \"data_mem\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\"" {  } { { "memory_stage.vhd" "data_mem_inst" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/memory_stage.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854235768 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854235768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8r3 " "Found entity 1: altsyncram_e8r3" {  } { { "db/altsyncram_e8r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/altsyncram_e8r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854235844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854235844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8r3 memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_e8r3:auto_generated " "Elaborating entity \"altsyncram_e8r3\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_e8r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854235848 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "980 1024 0 1 1 " "980 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "44 1023 " "Addresses ranging from 44 to 1023 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710854235852 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1710854235852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_stage write_back_stage:writer " "Elaborating entity \"write_back_stage\" for hierarchy \"write_back_stage:writer\"" {  } { { "DLX_test.vhd" "writer" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854236035 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "5 16 0 1 1 " "5 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 15 " "Addresses ranging from 11 to 15 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/DLX_test.ram0_stack_775b040.hdl.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/DLX_test.ram0_stack_775b040.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710854236840 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/DLX_test.ram0_stack_775b040.hdl.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/DLX_test.ram0_stack_775b040.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1710854236840 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "stack:Stacked\|stack_mem_rtl_0 " "Inferred RAM node \"stack:Stacked\|stack_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1710854236840 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decode_stage:decoder\|register_RAM:registers_content\|reg_ram " "RAM logic \"decode_stage:decoder\|register_RAM:registers_content\|reg_ram\" is uninferred due to asynchronous read logic" {  } { { "register_RAM.vhd" "reg_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/register_RAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1710854236840 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1710854236840 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stack:Stacked\|stack_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stack:Stacked\|stack_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DLX_test.ram0_stack_775b040.hdl.mif " "Parameter INIT_FILE set to db/DLX_test.ram0_stack_775b040.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710854239233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710854239233 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710854239233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack:Stacked\|altsyncram:stack_mem_rtl_0 " "Elaborated megafunction instantiation \"stack:Stacked\|altsyncram:stack_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854239282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack:Stacked\|altsyncram:stack_mem_rtl_0 " "Instantiated megafunction \"stack:Stacked\|altsyncram:stack_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DLX_test.ram0_stack_775b040.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DLX_test.ram0_stack_775b040.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710854239282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710854239282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgk1 " "Found entity 1: altsyncram_dgk1" {  } { { "db/altsyncram_dgk1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/altsyncram_dgk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710854239347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854239347 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_jg6.tdf" 32 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_jg6.tdf" 44 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/a_graycounter_fub.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710854240619 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710854240619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710854244188 "|DLX_test|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710854244188 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854244373 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854244377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710854244386 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854244790 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854244795 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854245617 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1710854245621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710854249372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710854249372 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/uart_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_pll.vhd" 148 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 289 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1710854249503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710854249729 "|DLX_test|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710854249729 "|DLX_test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710854249729 "|DLX_test|RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710854249729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5210 " "Implemented 5210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710854249729 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710854249729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5074 " "Implemented 5074 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710854249729 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710854249729 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1710854249729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710854249729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710854249769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 07:17:29 2024 " "Processing ended: Tue Mar 19 07:17:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710854249769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710854249769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710854249769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710854249769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710854251321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710854251329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 07:17:30 2024 " "Processing started: Tue Mar 19 07:17:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710854251329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710854251329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DLX_test -c DLX_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DLX_test -c DLX_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710854251330 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710854251524 ""}
{ "Info" "0" "" "Project  = DLX_test" {  } {  } 0 0 "Project  = DLX_test" 0 0 "Fitter" 0 0 1710854251525 ""}
{ "Info" "0" "" "Revision = DLX_test" {  } {  } 0 0 "Revision = DLX_test" 0 0 "Fitter" 0 0 1710854251525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710854251695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710854251695 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DLX_test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DLX_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710854251724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710854251777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710854251777 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 47 510 0 0 " "Implementing clock multiplication of 47, clock division of 510, and phase shift of 0 degrees (0 ps) for uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/uart_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710854251854 ""}  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/uart_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710854251854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710854252179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710854252191 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710854252647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710854252647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710854252655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710854252655 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710854252656 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710854252656 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710854252656 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710854252656 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710854252660 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710854253016 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7jj1 " "Entity dcfifo_7jj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710854254259 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710854254259 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710854254259 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710854254259 ""}
{ "Info" "ISTA_SDC_FOUND" "DLX_test.SDC " "Reading SDC File: 'DLX_test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710854254273 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 510 -multiply_by 47 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 510 -multiply_by 47 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710854254275 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1710854254275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1710854254275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710854254316 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710854254317 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1085.106 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1085.106 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710854254317 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710854254317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710854254678 ""}  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/db/uart_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710854254678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710854254678 ""}  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 8264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710854254678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_tx:tx_side\|tx_state~14  " "Automatically promoted node uart_tx:tx_side\|tx_state~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[3\] " "Destination node uart_tx:tx_side\|iter_cnt\[3\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[0\] " "Destination node uart_tx:tx_side\|iter_cnt\[0\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[1\] " "Destination node uart_tx:tx_side\|iter_cnt\[1\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[2\] " "Destination node uart_tx:tx_side\|iter_cnt\[2\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[4\] " "Destination node uart_tx:tx_side\|iter_cnt\[4\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[5\] " "Destination node uart_tx:tx_side\|iter_cnt\[5\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[6\] " "Destination node uart_tx:tx_side\|iter_cnt\[6\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[7\] " "Destination node uart_tx:tx_side\|iter_cnt\[7\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[8\] " "Destination node uart_tx:tx_side\|iter_cnt\[8\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:tx_side\|iter_cnt\[9\] " "Destination node uart_tx:tx_side\|iter_cnt\[9\]" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710854254679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1710854254679 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710854254679 ""}  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/uart_tx.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 3145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710854254679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710854255407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710854255412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710854255413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710854255420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710854255430 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710854255441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710854255441 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710854255446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710854255618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710854255624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710854255624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710854256003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710854256012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710854257911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710854258876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710854258928 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710854266211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710854266211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710854267301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710854271780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710854271780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710854279921 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1710854279921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710854279921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710854279931 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710854280498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710854280549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710854284234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710854284237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710854288598 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710854290689 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710854291870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710854291870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710854291870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710854291870 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710854291870 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1710854291870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.fit.smsg " "Generated suppressed messages file C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_test/DLX_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710854292364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5687 " "Peak virtual memory: 5687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710854294164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 07:18:14 2024 " "Processing ended: Tue Mar 19 07:18:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710854294164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710854294164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710854294164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710854294164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710854295886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710854295900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 07:18:15 2024 " "Processing started: Tue Mar 19 07:18:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710854295900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710854295900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DLX_test -c DLX_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DLX_test -c DLX_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710854295900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710854296496 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710854298923 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710854299116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710854300481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 07:18:20 2024 " "Processing ended: Tue Mar 19 07:18:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710854300481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710854300481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710854300481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710854300481 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710854301215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710854302414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710854302423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 07:18:21 2024 " "Processing started: Tue Mar 19 07:18:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710854302423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710854302423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DLX_test -c DLX_test " "Command: quartus_sta DLX_test -c DLX_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710854302424 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710854302718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710854303397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710854303397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854303473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854303474 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7jj1 " "Entity dcfifo_7jj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710854304137 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710854304137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710854304137 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1710854304137 ""}
{ "Info" "ISTA_SDC_FOUND" "DLX_test.SDC " "Reading SDC File: 'DLX_test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1710854304151 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 510 -multiply_by 47 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 510 -multiply_by 47 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710854304153 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854304153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1710854304154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854304196 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710854304198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710854304232 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1710854304287 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854304311 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854304313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.719 " "Worst-case setup slack is 0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 MAX10_CLK1_50  " "    0.719               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1077.369               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1077.369               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854304320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 MAX10_CLK1_50  " "    0.244               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.302               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854304351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854304359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854304368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.501 " "Worst-case minimum pulse width slack is 9.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.501               0.000 MAX10_CLK1_50  " "    9.501               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.829               0.000 ADC_CLK_10  " "   49.829               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.261               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  542.261               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854304377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854304377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.697 ns " "Worst Case Available Settling Time: 33.697 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854304395 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854304395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710854304406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710854304464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710854308541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854308900 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854308986 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854308987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.470 " "Worst-case setup slack is 2.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854308992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854308992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.470               0.000 MAX10_CLK1_50  " "    2.470               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854308992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1077.979               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1077.979               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854308992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854308992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 MAX10_CLK1_50  " "    0.243               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854309034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854309046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854309052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.514 " "Worst-case minimum pulse width slack is 9.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.514               0.000 MAX10_CLK1_50  " "    9.514               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.767               0.000 ADC_CLK_10  " "   49.767               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.241               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  542.241               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854309062 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.162 ns " "Worst Case Available Settling Time: 34.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309079 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854309079 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710854309083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854309423 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854309438 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1710854309439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.905 " "Worst-case setup slack is 11.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.905               0.000 MAX10_CLK1_50  " "   11.905               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1081.829               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1081.829               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854309443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 MAX10_CLK1_50  " "    0.097               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.116               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854309484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854309489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710854309506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 MAX10_CLK1_50  " "    9.266               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528               0.000 ADC_CLK_10  " "   49.528               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.276               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  542.276               0.000 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710854309512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710854309512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.251 ns " "Worst Case Available Settling Time: 37.251 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710854309527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710854309527 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710854310827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710854310829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710854311024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 07:18:31 2024 " "Processing ended: Tue Mar 19 07:18:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710854311024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710854311024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710854311024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710854311024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710854311888 ""}
