// Seed: 1575273042
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1,
    input id_2
);
  always @(posedge id_0) begin
    if (1 || (1)) {1, id_0} <= 1;
    else id_1 <= 1'd0;
  end
endmodule
