// Seed: 1913335271
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    output supply1 id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_3 = 32'd64
) (
    input wor _id_0,
    output uwire id_1,
    output wire id_2,
    input uwire _id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    output wand id_8,
    input wor id_9
);
  logic [id_3 : id_0  +  -1] id_11;
  ;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_1
  );
endmodule
