Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-08-31 03:18:38

----SYNTHESIS----
WARNING: [Synth 8-3848] Net vga_out\.rgb in module/entity vga_timing does not have driver. [rtl/vga_timing.sv:16]
WARNING: [Synth 8-6014] Unused sequential element vsync_reg was removed.  [rtl/ship/draw_ship.sv:44]
WARNING: [Synth 8-6014] Unused sequential element vblnk_reg was removed.  [rtl/ship/draw_ship.sv:45]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [rtl/ship/draw_ship.sv:46]
WARNING: [Synth 8-6014] Unused sequential element hsync_reg was removed.  [rtl/ship/draw_ship.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hblnk_reg was removed.  [rtl/ship/draw_ship.sv:48]
WARNING: [Synth 8-6014] Unused sequential element rgb_reg was removed.  [rtl/ship/draw_ship.sv:49]
WARNING: [Synth 8-87] always_comb on 'pick_ship_reg' did not result in combinational logic [rtl/game_control/logic_ctl.sv:91]
WARNING: [Synth 8-87] always_comb on 'pick_place_reg' did not result in combinational logic [rtl/game_control/logic_ctl.sv:106]
WARNING: [Synth 8-87] always_comb on 'addres4check_reg' did not result in combinational logic [rtl/game_control/logic_ctl.sv:108]
WARNING: [Synth 8-87] always_comb on 'your_turn_nxt_reg' did not result in combinational logic [rtl/game_control/logic_ctl.sv:109]
WARNING: [Synth 8-87] always_comb on 'check_out_reg' did not result in combinational logic [rtl/game_control/logic_ctl.sv:116]
WARNING: [Synth 8-5856] 3D RAM board_host_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM board_guest_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [rtl/Mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [rtl/Mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [rtl/Mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [rtl/Mouse/MouseCtl.vhd:520]
WARNING: [Synth 8-3848] Net vga_out\.hblnk in module/entity draw_mouse does not have driver. [rtl/Mouse/draw_mouse.sv:7]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [rtl/ship/ship_rom.sv:39]
WARNING: [Synth 8-87] always_comb on 'data_guest_reg' did not result in combinational logic [rtl/ship/ship_rom.sv:119]
WARNING: [Synth 8-7129] Port vga_out\.hblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.vsync in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.vblnk in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.hsync in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.hblnk in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_button in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-327] inferring latch for variable 'check_out_reg' [rtl/game_control/logic_ctl.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'addres4check_reg' [rtl/game_control/logic_ctl.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'pick_place_reg' [rtl/game_control/logic_ctl.sv:106]
WARNING: [Synth 8-327] inferring latch for variable 'pick_ship_reg' [rtl/game_control/logic_ctl.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'your_turn_nxt_reg' [rtl/game_control/logic_ctl.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [rtl/ship/ship_rom.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'data_guest_reg' [rtl/ship/ship_rom.sv:119]
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port vga_out\.hblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.vsync in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.vblnk in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.hsync in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.hblnk in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_button in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_reg[12]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[11]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[10]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[9]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[8]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[12]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[11]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[10]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[9]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[8]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[7]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[6]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[5]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[4]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[3]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[2]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[1]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[0]) is unused and will be removed from module ship_rom.

----IMPLEMENTATION----
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_game_board/E[0] is a gated clock net sourced by a combinational pin u_top_vga/u_game_board/addres4check_reg[7]_i_1/O, cell u_top_vga/u_game_board/addres4check_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_logic_ctl/check_out_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin u_top_vga/u_logic_ctl/check_out_reg[7]_i_1/O, cell u_top_vga/u_logic_ctl/check_out_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_logic_ctl/pick_place_reg_i_2_n_0 is a gated clock net sourced by a combinational pin u_top_vga/u_logic_ctl/pick_place_reg_i_2/O, cell u_top_vga/u_logic_ctl/pick_place_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_logic_ctl/pick_ship_reg_i_2_n_0 is a gated clock net sourced by a combinational pin u_top_vga/u_logic_ctl/pick_ship_reg_i_2/O, cell u_top_vga/u_logic_ctl/pick_ship_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_logic_ctl/your_turn_nxt__0 is a gated clock net sourced by a combinational pin u_top_vga/u_logic_ctl/your_turn_nxt_reg_i_2/O, cell u_top_vga/u_logic_ctl/your_turn_nxt_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
