
*** Running vivado
    with args -log project_top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_top_module.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source project_top_module.tcl -notrace
Command: synth_design -top project_top_module -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16170 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1057.566 ; gain = 127.098 ; free physical = 135 ; free virtual = 8703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_top_module' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:25]
INFO: [Synth 8-3491] module 'display' declared at '/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:362' bound to instance 'display_map' of component 'display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:64]
INFO: [Synth 8-638] synthesizing module 'display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:377]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:436' bound to instance 'lat' of component 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:405]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:450]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:460]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:464]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:468]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:472]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (1#1) [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:450]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:436' bound to instance 'long' of component 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:408]
INFO: [Synth 8-3491] module 'digit_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:535' bound to instance 'digit' of component 'digit_display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:411]
INFO: [Synth 8-638] synthesizing module 'digit_display' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'digit_display' (2#1) [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:377]
INFO: [Synth 8-3491] module 'project' declared at '/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:101' bound to instance 'proj' of component 'project' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:76]
INFO: [Synth 8-638] synthesizing module 'project' [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:120]
WARNING: [Synth 8-614] signal 'done_inst' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'project' (4#1) [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'project_top_module' (5#1) [/media/ad/Area51/workspace/col215_prac_lab/project/final_project.vhd:25]
WARNING: [Synth 8-3331] design display has unconnected port show_digit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1121.035 ; gain = 190.566 ; free physical = 134 ; free virtual = 8672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1121.035 ; gain = 190.566 ; free physical = 128 ; free virtual = 8672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/project/project.xdc]
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/project/project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ad/Area51/workspace/col215_prac_lab/project/project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.676 ; gain = 0.000 ; free physical = 131 ; free virtual = 8500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.676 ; gain = 487.207 ; free physical = 144 ; free virtual = 8503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.676 ; gain = 487.207 ; free physical = 144 ; free virtual = 8503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1417.676 ; gain = 487.207 ; free physical = 144 ; free virtual = 8503
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_state_indicator" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "latitude_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "latitude_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_dist_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1417.676 ; gain = 487.207 ; free physical = 127 ; free virtual = 8489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 155   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 259   
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 343   
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module digit_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module project 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 155   
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 259   
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 343   
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design display has unconnected port show_digit
INFO: [Synth 8-3886] merging instance 'proj/sig1_reg[4]' (FDRE) to 'proj/sig2_reg[3]'
INFO: [Synth 8-3886] merging instance 'proj/sig1_reg[5]' (FDRE) to 'proj/sig2_reg[3]'
INFO: [Synth 8-3886] merging instance 'proj/sig2_reg[5]' (FDRE) to 'proj/sig2_reg[3]'
INFO: [Synth 8-3886] merging instance 'proj/sig2_reg[4]' (FDRE) to 'proj/sig2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proj/\sig2_reg[3] )
INFO: [Synth 8-3886] merging instance 'seven_segment_display:/cath_reg[0]' (FDE) to 'seven_segment_display:/cath_reg[1]'
WARNING: [Synth 8-3332] Sequential element (show_digit_reg) is unused and will be removed from module project.
WARNING: [Synth 8-3332] Sequential element (sig2_reg[3]) is unused and will be removed from module project.
INFO: [Synth 8-3886] merging instance 'display_map/long/cath_reg[2]' (FDE) to 'display_map/long/cath_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_map/lat/cath_reg[4]' (FDE) to 'display_map/lat/cath_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1417.676 ; gain = 487.207 ; free physical = 133 ; free virtual = 8439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1418.676 ; gain = 488.207 ; free physical = 136 ; free virtual = 8405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1536.270 ; gain = 605.801 ; free physical = 140 ; free virtual = 8192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1591.285 ; gain = 660.816 ; free physical = 138 ; free virtual = 8168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop cath_reg[1] is being inverted and renamed to cath_reg[1]_inv.
INFO: [Synth 8-5365] Flop cath_reg[2] is being inverted and renamed to cath_reg[2]_inv.
INFO: [Synth 8-5365] Flop cath_reg[3] is being inverted and renamed to cath_reg[3]_inv.
INFO: [Synth 8-5365] Flop cath_reg[5] is being inverted and renamed to cath_reg[5]_inv.
INFO: [Synth 8-5365] Flop cath_reg[6] is being inverted and renamed to cath_reg[6]_inv.
INFO: [Synth 8-5365] Flop cath_reg[1] is being inverted and renamed to cath_reg[1]_inv.
INFO: [Synth 8-5365] Flop cath_reg[3] is being inverted and renamed to cath_reg[3]_inv.
INFO: [Synth 8-5365] Flop cath_reg[4] is being inverted and renamed to cath_reg[4]_inv.
INFO: [Synth 8-5365] Flop cath_reg[5] is being inverted and renamed to cath_reg[5]_inv.
INFO: [Synth 8-5365] Flop cath_reg[6] is being inverted and renamed to cath_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1591.285 ; gain = 660.816 ; free physical = 138 ; free virtual = 8168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1591.285 ; gain = 660.816 ; free physical = 138 ; free virtual = 8168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1591.285 ; gain = 660.816 ; free physical = 138 ; free virtual = 8168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   164|
|3     |LUT1   |   155|
|4     |LUT2   |   132|
|5     |LUT3   |    70|
|6     |LUT4   |   443|
|7     |LUT5   |    99|
|8     |LUT6   |  1700|
|9     |MUXF7  |    14|
|10    |MUXF8  |     7|
|11    |FDCE   |  1025|
|12    |FDPE   |   438|
|13    |FDRE   |   915|
|14    |FDSE   |     2|
|15    |IBUF   |    22|
|16    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------------+------+
|      |Instance      |Module                   |Cells |
+------+--------------+-------------------------+------+
|1     |top           |                         |  5201|
|2     |  display_map |display                  |   306|
|3     |    lat       |seven_segment_display__1 |    77|
|4     |    long      |seven_segment_display    |    76|
|5     |    digit     |digit_display            |   131|
|6     |  proj        |project                  |  4858|
+------+--------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1591.285 ; gain = 660.816 ; free physical = 138 ; free virtual = 8168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1591.285 ; gain = 282.074 ; free physical = 138 ; free virtual = 8168
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1591.293 ; gain = 660.824 ; free physical = 138 ; free virtual = 8168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_top_module' is not ideal for floorplanning, since the cellview 'project' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1591.293 ; gain = 591.309 ; free physical = 136 ; free virtual = 8171
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/vivado/project_1/project_1.runs/synth_1/project_top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:01 . Memory (MB): peak = 1615.297 ; gain = 0.000 ; free physical = 154 ; free virtual = 8182
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 20:27:51 2017...
