set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
set_global_assignment -name IP_TOOL_VERSION "13.0"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "ram_t1_proj.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ram_t1_proj.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ram_t1_proj_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ram_t1_proj_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ram_t1_proj.inc"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "ram_t1_proj.cmp"]
