# Task 1 

Setup base classes like `placeInterface`, `place` which inherit **publicly**!

Add the transition channel class `transition`.

Add a simple testbench based on `SC_THREAD`.

# Task 2 

Add support for Multiports.

# Task 3

Add support for templated channels and weights of arcs. 

# Task 4 

Modell a single memory bank by creating a new toplevel module with the petri net shown in the task. 

# Task 5 

Implement inhibitor arcs. 

`Insert more information when doing the task here`**!**

# Task 6

Modell two memory banks in a hierarchical petri net shown in the task description. 

