// SPDX-License-Identifier: GPL-2.0
/*
 * Edge TPU IOMMU interface.
 *
 * Copyright (C) 2019 Google, Inc.
 */

#include <linux/device.h>
#include <linux/dma-mapping.h>
#include <linux/iommu.h>
#include <linux/scatterlist.h>
#include <linux/slab.h>
#include <linux/types.h>

#include "edgetpu-internal.h"
#include "edgetpu-mapping.h"
#include "edgetpu-mmu.h"

/* TODO(b/153947157): remove this */
#if IS_ENABLED(CONFIG_EDGETPU_TEST)
#include <linux/iommu-ext.h>
#endif


struct edgetpu_iommu_domain {
	struct iommu_domain *iommu_domain;
	uint pasid;
};

struct edgetpu_iommu {
	struct iommu_group *iommu_group;
	struct edgetpu_iommu_domain domain[EDGETPU_NCONTEXTS];
	bool context_0_default;		/* is context 0 domain the default? */
};

struct edgetpu_iommu_map_params {
	int prot;
	size_t size;
	struct iommu_domain *domain;
};

static int edgetpu_iommu_fault_handler(struct iommu_domain *domain,
				       struct device *dev, unsigned long iova,
				       int flags, void *token)
{
	struct edgetpu_iommu_domain *etdomain =
		(struct edgetpu_iommu_domain *)token;

	dev_err(dev, "IOMMU fault on address %08lX. PASID = %u flags = %08X",
		iova, etdomain->pasid, flags);
	// Tell the IOMMU driver we are OK with this fault
	return 0;
}

static void edgetpu_init_etdomain(struct edgetpu_dev *etdev,
				  struct edgetpu_iommu_domain *etdomain,
				  struct iommu_domain *domain,
				  unsigned int pasid)
{
	etdomain->iommu_domain = domain;
	etdomain->pasid = pasid;
	iommu_set_fault_handler(domain, edgetpu_iommu_fault_handler, etdomain);
}

/* mmu_info is unused and NULL for IOMMU version, let IOMMU API supply info */
int edgetpu_mmu_attach(struct edgetpu_dev *etdev, void *mmu_info)
{
	struct edgetpu_iommu *etiommu;
	struct iommu_domain *domain;
	int i;

	etiommu = kzalloc(sizeof(*etiommu), GFP_KERNEL);
	if (!etiommu)
		return -ENOMEM;

	etdev->mmu_cookie = etiommu;
	etiommu->iommu_group = iommu_group_get(etdev->dev);
	if (etiommu->iommu_group) {
		iommu_group_set_name(etiommu->iommu_group, "edgetpu");
		dev_dbg(etdev->dev, "iommu group id %d setup\n",
			iommu_group_id(etiommu->iommu_group));
	} else {
		dev_warn(etdev->dev, "device has no iommu group\n");
	}

	/*
	 * Expect a default domain was already allocated for the group.  Save
	 * it as one of the user context domains.
	 */
	i = 0;
	domain = iommu_get_domain_for_dev(etdev->dev);
	if (!domain) {
		dev_warn(etdev->dev,
			 "device group has no default iommu domain\n");
	} else {
		etiommu->context_0_default = true;
		edgetpu_init_etdomain(etdev, &etiommu->domain[0], domain, 0);
		i++;
	}

	iommu_dev_enable_feature(etdev->dev, IOMMU_DEV_FEAT_AUX);
	if (!iommu_dev_feature_enabled(etdev->dev, IOMMU_DEV_FEAT_AUX))
		return i ? 0 : -EINVAL;

	for (; i < EDGETPU_NCONTEXTS; i++) {
		int pasid, ret;

		domain = iommu_domain_alloc(etdev->dev->bus);

		if (!domain) {
			etdev_warn(etdev, "iommu domain %d alloc failed\n", i);
			break;
		}
		ret = iommu_aux_attach_device(domain, etdev->dev);
		if (ret) {
			etdev_warn(etdev, "Attach IOMMU aux failed: %d", ret);
			iommu_domain_free(domain);
			continue;
		}
		pasid = iommu_aux_get_pasid(domain, etdev->dev);
		if (pasid <= 0 || pasid >= EDGETPU_NCONTEXTS) {
			etdev_warn(etdev,
				   "Invalid PASID %d returned from iommu\n",
				   pasid);
			iommu_aux_detach_device(domain, etdev->dev);
			iommu_domain_free(domain);
		} else if (etiommu->domain[pasid].iommu_domain) {
			etdev_warn(etdev, "PASID %d already in use\n", pasid);
			iommu_aux_detach_device(domain, etdev->dev);
			iommu_domain_free(domain);
		} else {
			edgetpu_init_etdomain(etdev, &etiommu->domain[pasid],
					      domain, pasid);
		}
	}
	return 0;
}

void edgetpu_mmu_reset(struct edgetpu_dev *etdev)
{
	/* If need to reset IOMMU driver can issue here. */
}

void edgetpu_mmu_detach(struct edgetpu_dev *etdev)
{
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	int i;

	if (!etiommu)
		return;

	edgetpu_mmu_reset(etdev);

	for (i = etiommu->context_0_default ? 1 : 0; i < EDGETPU_NCONTEXTS;
	     i++) {
		if (etiommu->domain[i].iommu_domain) {
			if (i) {
				iommu_aux_detach_device(
					etiommu->domain[i].iommu_domain,
					etdev->dev);
			}

			iommu_domain_free(etiommu->domain[i].iommu_domain);
		}
	}

	if (etiommu->iommu_group)
		iommu_group_put(etiommu->iommu_group);

	kfree(etiommu);
	etdev->mmu_cookie = NULL;
}

int edgetpu_mmu_reattach(struct edgetpu_dev *etdev)
{
	return 0;
}

/* Return context ID enumeration value as a Process Address Space ID. */
static uint context_id_to_pasid(enum edgetpu_context_id context_id)
{
	return (uint)context_id;
}

static int get_iommu_map_params(struct edgetpu_dev *etdev,
				struct edgetpu_mapping *map,
				enum edgetpu_context_id context_id,
				struct edgetpu_iommu_map_params *params)
{
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	size_t size = 0;
	uint pasid = context_id_to_pasid(context_id);
	int prot = __dma_dir_to_iommu_prot(map->dir);
	struct iommu_domain *domain;
	int i;
	struct scatterlist *sg;

	if (pasid >= EDGETPU_NCONTEXTS) {
		dev_err(etdev->dev, "Invalid context_id %d\n", context_id);
		return -EINVAL;
	}
	if (!etiommu)
		return -EINVAL;

	domain = etiommu->domain[pasid].iommu_domain;
	if (!domain) {
		dev_info(etdev->dev, "Fall back to default iommu domain\n");
		domain = iommu_get_domain_for_dev(etdev->dev);
	}
	if (!domain) {
		dev_err(etdev->dev, "Unable to find an iommu domain\n");
		return -ENODEV;
	}

	for_each_sg(map->sgt.sgl, sg, map->sgt.orig_nents, i)
		size += sg->length;

	prot |= IOMMU_PBHA_PROT(EDGEPTU_MAP_PBHA_VALUE(map->flags));
	params->prot = prot;
	params->size = size;
	params->domain = domain;
	return 0;
}

int edgetpu_mmu_map(struct edgetpu_dev *etdev, struct edgetpu_mapping *map,
		    enum edgetpu_context_id context_id, u32 mmu_flags)
{
	int ret;
	unsigned long iova;
	struct edgetpu_iommu_map_params params;
	struct iommu_domain *default_domain =
		iommu_get_domain_for_dev(etdev->dev);

	ret = get_iommu_map_params(etdev, map, context_id, &params);

	if (ret)
		return ret;

	if (mmu_flags & EDGETPU_MMU_64)
		dev_warn_once(etdev->dev,
			      "%s: 64-bit addressing is not supported",
			      __func__);

	ret = dma_map_sg_attrs(etdev->dev, map->sgt.sgl, map->sgt.nents,
			       edgetpu_host_dma_dir(map->dir), map->dma_attrs);
	if (!ret)
		return -EINVAL;
	map->sgt.nents = ret;
	iova = sg_dma_address(map->sgt.sgl);

	/*
	 * All mappings get added to the default domain by the call to
	 * dma_map_sg above.
	 * Per-context mappings are mirrored to their specific domains here
	 */
	if (params.domain != default_domain) {
		if (!iommu_map_sg(params.domain, iova, map->sgt.sgl,
				  map->sgt.orig_nents, params.prot)) {
			/* Undo the mapping in the default domain */
			dma_unmap_sg_attrs(etdev->dev, map->sgt.sgl,
					   map->sgt.orig_nents,
					   edgetpu_host_dma_dir(map->dir),
					   DMA_ATTR_SKIP_CPU_SYNC);
			return -ENOMEM;
		}
	}

	map->device_address = iova;
	return 0;
}

void edgetpu_mmu_unmap(struct edgetpu_dev *etdev, struct edgetpu_mapping *map,
		       enum edgetpu_context_id context_id)
{
	int ret;
	struct edgetpu_iommu_map_params params;
	struct iommu_domain *default_domain =
		iommu_get_domain_for_dev(etdev->dev);

	ret = get_iommu_map_params(etdev, map, context_id, &params);
	if (ret)
		return;
	/*
	 * If this is a per-context maping, it was mirrored in the per-context
	 * domain. Undo that mapping first.
	 */
	if (params.domain != default_domain)
		iommu_unmap(params.domain, map->device_address, params.size);

	/* Undo the mapping in the default domain */
	dma_unmap_sg_attrs(etdev->dev, map->sgt.sgl, map->sgt.orig_nents,
			   edgetpu_host_dma_dir(map->dir), map->dma_attrs);
}

int edgetpu_mmu_map_iova_sgt(struct edgetpu_dev *etdev, tpu_addr_t iova,
			     struct sg_table *sgt, enum dma_data_direction dir,
			     enum edgetpu_context_id context_id)
{
	const int prot = __dma_dir_to_iommu_prot(edgetpu_host_dma_dir(dir));
	const tpu_addr_t orig_iova = iova;
	struct scatterlist *sg;
	int i;
	int ret;

	for_each_sg(sgt->sgl, sg, sgt->orig_nents, i) {
		ret = edgetpu_mmu_add_translation(etdev, iova, sg_phys(sg),
						  sg->length, prot, context_id);
		if (ret)
			goto error;
		iova += sg->length;
	}
	return 0;

error:
	edgetpu_mmu_remove_translation(etdev, orig_iova, iova - orig_iova,
				       context_id);
	return ret;
}

void edgetpu_mmu_unmap_iova_sgt_attrs(struct edgetpu_dev *etdev,
				      tpu_addr_t iova, struct sg_table *sgt,
				      enum dma_data_direction dir,
				      enum edgetpu_context_id context_id,
				      unsigned long attrs)
{
	size_t size = 0;
	struct scatterlist *sg;
	int i;

	for_each_sg(sgt->sgl, sg, sgt->orig_nents, i)
		size += sg->length;
	edgetpu_mmu_remove_translation(etdev, iova, size, context_id);
}

tpu_addr_t edgetpu_mmu_alloc(struct edgetpu_dev *etdev, size_t size,
			     u32 mmu_flags)
{
	return 0;
}

void edgetpu_mmu_reserve(struct edgetpu_dev *etdev, tpu_addr_t tpu_addr,
			 size_t size)
{
}

void edgetpu_mmu_free(struct edgetpu_dev *etdev, tpu_addr_t tpu_addr,
		      size_t size)
{
}

int edgetpu_mmu_add_translation(struct edgetpu_dev *etdev, unsigned long iova,
				phys_addr_t paddr, size_t size, int prot,
				enum edgetpu_context_id context_id)
{
	struct device *dev = etdev->dev;
	struct iommu_domain *domain;
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	uint pasid = context_id_to_pasid(context_id);

	if (pasid >= EDGETPU_NCONTEXTS)
		return -EINVAL;

	domain = etiommu->domain[pasid].iommu_domain;

	// Fall back to default domain
	if (!domain)
		domain = iommu_get_domain_for_dev(dev);

	if (!domain)
		return -ENODEV;
	return iommu_map(domain, iova, paddr, size, prot);
}

void edgetpu_mmu_remove_translation(struct edgetpu_dev *etdev,
				    unsigned long iova, size_t size,
				    enum edgetpu_context_id context_id)
{
	struct iommu_domain *domain;
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	uint pasid = context_id_to_pasid(context_id);

	if (pasid >= EDGETPU_NCONTEXTS)
		return;

	domain = etiommu->domain[pasid].iommu_domain;

	// Fall back to default domain
	if (!domain)
		domain = iommu_get_domain_for_dev(etdev->dev);
	if (domain)
		iommu_unmap(domain, iova, size);
}

tpu_addr_t edgetpu_mmu_tpu_map(struct edgetpu_dev *etdev, dma_addr_t down_addr,
			       size_t size, enum dma_data_direction dir,
			       enum edgetpu_context_id context_id,
			       u32 mmu_flags)
{
	struct iommu_domain *domain;
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	struct iommu_domain *default_domain =
		iommu_get_domain_for_dev(etdev->dev);
	phys_addr_t paddr;
	int prot = __dma_dir_to_iommu_prot(dir);
	uint pasid = context_id_to_pasid(context_id);

	if (pasid >= EDGETPU_NCONTEXTS)
		return 0;
	domain = etiommu->domain[pasid].iommu_domain;

	/*
	 * Either we don't have per-context domains or this mapping
	 * belongs to the default context, in which case we don't need
	 * to do anything
	 */
	if (!domain || domain == default_domain)
		return down_addr;
	paddr = iommu_iova_to_phys(default_domain, down_addr);
	if (!paddr)
		return 0;
	/* Map the address to the context-specific domain */
	if (iommu_map(domain, down_addr, paddr, size, prot))
		return 0;

	/* Return downstream IOMMU DMA address as TPU address. */
	return down_addr;
}

void edgetpu_mmu_tpu_unmap(struct edgetpu_dev *etdev, tpu_addr_t tpu_addr,
			   size_t size, enum edgetpu_context_id context_id)
{
	struct iommu_domain *domain;
	struct edgetpu_iommu *etiommu = etdev->mmu_cookie;
	struct iommu_domain *default_domain =
		iommu_get_domain_for_dev(etdev->dev);
	uint pasid = context_id_to_pasid(context_id);

	if (pasid >= EDGETPU_NCONTEXTS)
		return;
	domain = etiommu->domain[pasid].iommu_domain;

	/*
	 * Either we don't have per-context domains or this mapping
	 * belongs to the default context, in which case we don't need
	 * to do anything
	 */
	if (!domain || domain == default_domain)
		return;
	/* Unmap the address from the context-specific domain */
	iommu_unmap(domain, tpu_addr, size);
}

void edgetpu_mmu_use_dev_dram(struct edgetpu_dev *etdev)
{
}
