
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117403                       # Number of seconds simulated
sim_ticks                                117402595170                       # Number of ticks simulated
final_tick                               1170071613235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33736                       # Simulator instruction rate (inst/s)
host_op_rate                                    42523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3600598                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878144                       # Number of bytes of host memory used
host_seconds                                 32606.41                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      2557184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2558848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       460544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            460544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        19978                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19991                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3598                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3598                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        14173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     21781324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21795498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        14173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              14173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3922775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3922775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3922775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        14173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     21781324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               25718273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                140939491                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23416969                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18977090                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2029345                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9459135                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8992124                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2503629                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        90270                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    102142136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128919067                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23416969                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11495753                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              28163801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6586804                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3072638                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          11920602                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1637731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    137891163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.141431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.555529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109727362     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2647754      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2021117      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4959943      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1115208      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1601365      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1214440      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           762673      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13841301     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137891163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.166149                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.914712                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        100947355                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4632091                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          27729970                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        110802                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4470943                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4041155                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         41656                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      155506662                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         77648                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4470943                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        101802813                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1297761                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1879798                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26976099                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1463747                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      153909847                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         19889                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         268238                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        602700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents       162469                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    216248811                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     716853454                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    716853454                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45553301                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        37253                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        20718                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4977355                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14839160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7245634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       121905                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1607762                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          151180229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        37241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         140444386                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       190234                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     27574301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     59693101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    137891163                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.018516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.565358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     79078031     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     24710154     17.92%     75.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11545643      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8468250      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7531128      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2990037      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2960591      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       458679      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       148650      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137891163                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          564851     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         113413     13.83%     82.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        142045     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     117879249     83.93%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2111808      1.50%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13259876      9.44%     94.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7176919      5.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      140444386                       # Type of FU issued
system.switch_cpus.iq.rate                   0.996487                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              820309                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    419790478                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    178792184                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    136911515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      141264695                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       344622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3605192                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       219861                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4470943                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          796241                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         91346                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    151217470                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        49213                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14839160                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7245634                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        20707                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          79766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1104888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1155909                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2260797                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     137913139                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12741853                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2531247                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19917034                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19587884                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7175181                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.978527                       # Inst execution rate
system.switch_cpus.iew.wb_sent              137091236                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             136911515                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          82114415                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         227479436                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.971421                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.360975                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     28409347                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2032309                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    133420220                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.920471                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.693435                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     83051445     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23563137     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10384615      7.78%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5447579      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4334278      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1561484      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1321182      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       989293      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2767207      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133420220                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2767207                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            281871795                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           306908767                       # The number of ROB writes
system.switch_cpus.timesIdled                   70065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3048328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.409395                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.409395                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.709524                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.709524                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        621890095                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190709401                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       145489239                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                          19992                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           737726                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28184                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.175348                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           204.664091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       7.428940                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3495.337287                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4484.569683                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.426677                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.547433                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        52925                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   52925                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            19747                       # number of Writeback hits
system.l2.Writeback_hits::total                 19747                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         52925                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52925                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        52925                       # number of overall hits
system.l2.overall_hits::total                   52925                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        19978                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19991                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        19978                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19991                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        19978                       # number of overall misses
system.l2.overall_misses::total                 19991                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2728525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3913357501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3916086026                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2728525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3913357501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3916086026                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2728525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3913357501                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3916086026                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72916                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        19747                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19747                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72916                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72916                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.274035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.274165                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.274035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274165                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.274035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274165                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 209886.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 195883.346731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 195892.452904                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 209886.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 195883.346731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 195892.452904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 209886.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 195883.346731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 195892.452904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3598                       # number of writebacks
system.l2.writebacks::total                      3598                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        19978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19991                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        19978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        19978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19991                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1969482                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2746523773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2748493255                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1969482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2746523773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2748493255                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1969482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2746523773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2748493255                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.274035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.274165                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.274035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.274035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274165                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 151498.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 137477.413805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 137486.531689                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 151498.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 137477.413805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 137486.531689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 151498.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 137477.413805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 137486.531689                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996530                       # Cycle average of tags in use
system.cpu.icache.total_refs               1011928203                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2040177.828629                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996530                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020828                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11920586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11920586                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11920586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11920586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11920586                       # number of overall hits
system.cpu.icache.overall_hits::total        11920586                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3539625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3539625                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3539625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3539625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3539625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3539625                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11920602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11920602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11920602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11920602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11920602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11920602                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 221226.562500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 221226.562500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 221226.562500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 221226.562500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 221226.562500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 221226.562500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2836425                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2836425                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2836425                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2836425                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2836425                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2836425                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 218186.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 218186.538462                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 218186.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 218186.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 218186.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 218186.538462                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72903                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                179583506                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  73159                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2454.701486                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.513658                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.486342                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900444                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099556                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9593311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9593311                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        20472                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20472                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16586016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16586016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16586016                       # number of overall hits
system.cpu.dcache.overall_hits::total        16586016                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       176330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        176330                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       176330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         176330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       176330                       # number of overall misses
system.cpu.dcache.overall_misses::total        176330                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  20593729302                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20593729302                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  20593729302                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20593729302                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  20593729302                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20593729302                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9769641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9769641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        20472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16762346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16762346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16762346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16762346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.018049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018049                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 116790.842749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116790.842749                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 116790.842749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 116790.842749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 116790.842749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 116790.842749                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        19747                       # number of writebacks
system.cpu.dcache.writebacks::total             19747                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       103427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       103427                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       103427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       103427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103427                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72903                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72903                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72903                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7545240325                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7545240325                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   7545240325                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7545240325                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   7545240325                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7545240325                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004349                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 103496.979891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103496.979891                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 103496.979891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103496.979891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 103496.979891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103496.979891                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
