v 20070216 1
P 2600 16100 2300 16100 1 0 0
{
T 2400 16150 5 8 1 1 0 0 1
pinnumber=170
T 2400 16050 5 8 0 1 0 2 1
pinseq=1
T 2250 16100 9 8 1 1 0 6 1
pinlabel=DPCLK4
T 2250 16100 5 8 0 1 0 8 1
pintype=io
}
P 2600 15700 2300 15700 1 0 0
{
T 2400 15750 5 8 1 1 0 0 1
pinnumber=169
T 2400 15650 5 8 0 1 0 2 1
pinseq=2
T 2250 15700 9 8 1 1 0 6 1
pinlabel=LVDS_54p
T 2250 15700 5 8 0 1 0 8 1
pintype=io
}
P 2600 15300 2300 15300 1 0 0
{
T 2400 15350 5 8 1 1 0 0 1
pinnumber=168
T 2400 15250 5 8 0 1 0 2 1
pinseq=3
T 2250 15300 9 8 1 1 0 6 1
pinlabel=LVDS_54n
T 2250 15300 5 8 0 1 0 8 1
pintype=io
}
P 2600 14900 2300 14900 1 0 0
{
T 2400 14950 5 8 1 1 0 0 1
pinnumber=167
T 2400 14850 5 8 0 1 0 2 1
pinseq=4
T 2250 14900 9 8 1 1 0 6 1
pinlabel=LVDS_55p
T 2250 14900 5 8 0 1 0 8 1
pintype=io
}
P 2600 14500 2300 14500 1 0 0
{
T 2400 14550 5 8 1 1 0 0 1
pinnumber=166
T 2400 14450 5 8 0 1 0 2 1
pinseq=5
T 2250 14500 9 8 1 1 0 6 1
pinlabel=LVDS_55n
T 2250 14500 5 8 0 1 0 8 1
pintype=io
}
P 2600 14100 2300 14100 1 0 0
{
T 2400 14150 5 8 1 1 0 0 1
pinnumber=165
T 2400 14050 5 8 0 1 0 2 1
pinseq=6
T 2250 14100 9 8 1 1 0 6 1
pinlabel=LVDS_56p
T 2250 14100 5 8 0 1 0 8 1
pintype=io
}
P 2600 13700 2300 13700 1 0 0
{
T 2400 13750 5 8 1 1 0 0 1
pinnumber=164
T 2400 13650 5 8 0 1 0 2 1
pinseq=7
T 2250 13700 9 8 1 1 0 6 1
pinlabel=LVDS_56n
T 2250 13700 5 8 0 1 0 8 1
pintype=io
}
P 2600 13300 2300 13300 1 0 0
{
T 2400 13350 5 8 1 1 0 0 1
pinnumber=163
T 2400 13250 5 8 0 1 0 2 1
pinseq=8
T 2250 13300 9 8 1 1 0 6 1
pinlabel=LVDS_57p
T 2250 13300 5 8 0 1 0 8 1
pintype=io
}
P 2600 12900 2300 12900 1 0 0
{
T 2400 12950 5 8 1 1 0 0 1
pinnumber=162
T 2400 12850 5 8 0 1 0 2 1
pinseq=9
T 2250 12900 9 8 1 1 0 6 1
pinlabel=LVDS_57n
T 2250 12900 5 8 0 1 0 8 1
pintype=io
}
P 2600 12500 2300 12500 1 0 0
{
T 2400 12550 5 8 1 1 0 0 1
pinnumber=161
T 2400 12450 5 8 0 1 0 2 1
pinseq=10
T 2250 12500 9 8 1 1 0 6 1
pinlabel=LVDS_58p
T 2250 12500 5 8 0 1 0 8 1
pintype=io
}
P 2600 12100 2300 12100 1 0 0
{
T 2400 12150 5 8 1 1 0 0 1
pinnumber=160
T 2400 12050 5 8 0 1 0 2 1
pinseq=11
T 2250 12100 9 8 1 1 0 6 1
pinlabel=LVDS_58n
T 2250 12100 5 8 0 1 0 8 1
pintype=io
}
P 2600 11700 2300 11700 1 0 0
{
T 2400 11750 5 8 1 1 0 0 1
pinnumber=159
T 2400 11650 5 8 0 1 0 2 1
pinseq=12
T 2250 11700 9 8 1 1 0 6 1
pinlabel=LVDS_59p
T 2250 11700 5 8 0 1 0 8 1
pintype=io
}
P 2600 11300 2300 11300 1 0 0
{
T 2400 11350 5 8 1 1 0 0 1
pinnumber=158
T 2400 11250 5 8 0 1 0 2 1
pinseq=13
T 2250 11300 9 8 1 1 0 6 1
pinlabel=LVDS_59n
T 2250 11300 5 8 0 1 0 8 1
pintype=io
}
P 2600 10900 2300 10900 1 0 0
{
T 2400 10950 5 8 1 1 0 0 1
pinnumber=157
T 2400 10850 5 8 0 1 0 2 1
pinseq=14
T 2250 10900 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 2250 10900 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 10500 2300 10500 1 0 0
{
T 2400 10550 5 8 1 1 0 0 1
pinnumber=156
T 2400 10450 5 8 0 1 0 2 1
pinseq=15
T 2250 10500 9 8 1 1 0 6 1
pinlabel=VREF_1B3
T 2250 10500 5 8 0 1 0 8 1
pintype=io
}
P 2600 10100 2300 10100 1 0 0
{
T 2400 10150 5 8 1 1 0 0 1
pinnumber=155
T 2400 10050 5 8 0 1 0 2 1
pinseq=16
T 2250 10100 9 8 1 1 0 6 1
pinlabel=TDI
T 2250 10100 5 8 0 1 0 8 1
pintype=io
}
P 2600 9700 2300 9700 1 0 0
{
T 2400 9750 5 8 1 1 0 0 1
pinnumber=154
T 2400 9650 5 8 0 1 0 2 1
pinseq=17
T 2250 9700 9 8 1 1 0 6 1
pinlabel=VCCA_PLL2
T 2250 9700 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 9300 2300 9300 1 0 0
{
T 2400 9350 5 8 1 1 0 0 1
pinnumber=153
T 2400 9250 5 8 0 1 0 2 1
pinseq=18
T 2175 9300 9 8 1 1 0 6 1
pinlabel=CLK2 LVDS_CLK2p
T 2175 9300 5 8 0 1 0 8 1
pintype=in
}
L 2200 9300 2300 9225 3 0 0 0 -1 -1
L 2200 9300 2300 9375 3 0 0 0 -1 -1
P 2600 8900 2300 8900 1 0 0
{
T 2400 8950 5 8 1 1 0 0 1
pinnumber=152
T 2400 8850 5 8 0 1 0 2 1
pinseq=19
T 2175 8900 9 8 1 1 0 6 1
pinlabel=CLK3 LVDS_CLK2n
T 2175 8900 5 8 0 1 0 8 1
pintype=in
}
L 2200 8900 2300 8825 3 0 0 0 -1 -1
L 2200 8900 2300 8975 3 0 0 0 -1 -1
P 2600 8500 2300 8500 1 0 0
{
T 2400 8550 5 8 1 1 0 0 1
pinnumber=151
T 2400 8450 5 8 0 1 0 2 1
pinseq=20
T 2250 8500 9 8 1 1 0 6 1
pinlabel=GNDA_PLL2
T 2250 8500 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 8100 2300 8100 1 0 0
{
T 2400 8150 5 8 1 1 0 0 1
pinnumber=150
T 2400 8050 5 8 0 1 0 2 1
pinseq=21
T 2250 8100 9 8 1 1 0 6 1
pinlabel=GNDG_PLL2
T 2250 8100 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 7700 2300 7700 1 0 0
{
T 2400 7750 5 8 1 1 0 0 1
pinnumber=149
T 2400 7650 5 8 0 1 0 2 1
pinseq=22
T 2250 7700 9 8 1 1 0 6 1
pinlabel=TDO
T 2250 7700 5 8 0 1 0 8 1
pintype=io
}
P 2600 7300 2300 7300 1 0 0
{
T 2400 7350 5 8 1 1 0 0 1
pinnumber=148
T 2400 7250 5 8 0 1 0 2 1
pinseq=23
T 2250 7300 9 8 1 1 0 6 1
pinlabel=TMS
T 2250 7300 5 8 0 1 0 8 1
pintype=io
}
P 2600 6900 2300 6900 1 0 0
{
T 2400 6950 5 8 1 1 0 0 1
pinnumber=147
T 2400 6850 5 8 0 1 0 2 1
pinseq=24
T 2250 6900 9 8 1 1 0 6 1
pinlabel=TCK
T 2250 6900 5 8 0 1 0 8 1
pintype=io
}
P 2600 6500 2300 6500 1 0 0
{
T 2400 6550 5 8 1 1 0 0 1
pinnumber=146
T 2400 6450 5 8 0 1 0 2 1
pinseq=25
T 2250 6500 9 8 1 1 0 6 1
pinlabel=nSTATUS
T 2250 6500 5 8 0 1 0 8 1
pintype=io
}
P 2600 6100 2300 6100 1 0 0
{
T 2400 6150 5 8 1 1 0 0 1
pinnumber=145
T 2400 6050 5 8 0 1 0 2 1
pinseq=26
T 2250 6100 9 8 1 1 0 6 1
pinlabel=CONF_DONE
T 2250 6100 5 8 0 1 0 8 1
pintype=io
}
P 2600 5700 2300 5700 1 0 0
{
T 2400 5750 5 8 1 1 0 0 1
pinnumber=144
T 2400 5650 5 8 0 1 0 2 1
pinseq=27
T 2175 5700 9 8 1 1 0 6 1
pinlabel=PLL2_OUTp
T 2175 5700 5 8 0 1 0 8 1
pintype=out
}
L 2200 5700 2300 5625 3 0 0 0 -1 -1
L 2200 5700 2300 5775 3 0 0 0 -1 -1
P 2600 5300 2300 5300 1 0 0
{
T 2400 5350 5 8 1 1 0 0 1
pinnumber=143
T 2400 5250 5 8 0 1 0 2 1
pinseq=28
T 2250 5300 9 8 1 1 0 6 1
pinlabel=PLL2_OUTn
T 2250 5300 5 8 0 1 0 8 1
pintype=io
}
P 2600 4900 2300 4900 1 0 0
{
T 2400 4950 5 8 1 1 0 0 1
pinnumber=142
T 2400 4850 5 8 0 1 0 2 1
pinseq=29
T 2250 4900 9 8 1 1 0 6 1
pinlabel=GND
T 2250 4900 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 4500 2300 4500 1 0 0
{
T 2400 4550 5 8 1 1 0 0 1
pinnumber=141
T 2400 4450 5 8 0 1 0 2 1
pinseq=30
T 2250 4500 9 8 1 1 0 6 1
pinlabel=LVDS_68p
T 2250 4500 5 8 0 1 0 8 1
pintype=io
}
P 2600 4100 2300 4100 1 0 0
{
T 2400 4150 5 8 1 1 0 0 1
pinnumber=140
T 2400 4050 5 8 0 1 0 2 1
pinseq=31
T 2250 4100 9 8 1 1 0 6 1
pinlabel=LVDS_68n
T 2250 4100 5 8 0 1 0 8 1
pintype=io
}
P 2600 3700 2300 3700 1 0 0
{
T 2400 3750 5 8 1 1 0 0 1
pinnumber=139
T 2400 3650 5 8 0 1 0 2 1
pinseq=32
T 2250 3700 9 8 1 1 0 6 1
pinlabel=LVDS_69p
T 2250 3700 5 8 0 1 0 8 1
pintype=io
}
P 2600 3300 2300 3300 1 0 0
{
T 2400 3350 5 8 1 1 0 0 1
pinnumber=138
T 2400 3250 5 8 0 1 0 2 1
pinseq=33
T 2250 3300 9 8 1 1 0 6 1
pinlabel=LVDS_69n
T 2250 3300 5 8 0 1 0 8 1
pintype=io
}
P 2600 2900 2300 2900 1 0 0
{
T 2400 2950 5 8 1 1 0 0 1
pinnumber=137
T 2400 2850 5 8 0 1 0 2 1
pinseq=34
T 2250 2900 9 8 1 1 0 6 1
pinlabel=LVDS_70p
T 2250 2900 5 8 0 1 0 8 1
pintype=io
}
P 2600 2500 2300 2500 1 0 0
{
T 2400 2550 5 8 1 1 0 0 1
pinnumber=136
T 2400 2450 5 8 0 1 0 2 1
pinseq=35
T 2250 2500 9 8 1 1 0 6 1
pinlabel=LVDS_70n
T 2250 2500 5 8 0 1 0 8 1
pintype=io
}
P 2600 2100 2300 2100 1 0 0
{
T 2400 2150 5 8 1 1 0 0 1
pinnumber=135
T 2400 2050 5 8 0 1 0 2 1
pinseq=36
T 2250 2100 9 8 1 1 0 6 1
pinlabel=LVDS_71p
T 2250 2100 5 8 0 1 0 8 1
pintype=io
}
P 2600 1700 2300 1700 1 0 0
{
T 2400 1750 5 8 1 1 0 0 1
pinnumber=134
T 2400 1650 5 8 0 1 0 2 1
pinseq=37
T 2250 1700 9 8 1 1 0 6 1
pinlabel=LVDS_71n
T 2250 1700 5 8 0 1 0 8 1
pintype=io
}
P 2600 1300 2300 1300 1 0 0
{
T 2400 1350 5 8 1 1 0 0 1
pinnumber=133
T 2400 1250 5 8 0 1 0 2 1
pinseq=38
T 2250 1300 9 8 1 1 0 6 1
pinlabel=LVDS_72p
T 2250 1300 5 8 0 1 0 8 1
pintype=io
}
P 2600 900 2300 900 1 0 0
{
T 2400 950 5 8 1 1 0 0 1
pinnumber=132
T 2400 850 5 8 0 1 0 2 1
pinseq=39
T 2250 900 9 8 1 1 0 6 1
pinlabel=LVDS_72n
T 2250 900 5 8 0 1 0 8 1
pintype=io
}
P 2600 500 2300 500 1 0 0
{
T 2400 550 5 8 1 1 0 0 1
pinnumber=131
T 2400 450 5 8 0 1 0 2 1
pinseq=40
T 2250 500 9 8 1 1 0 6 1
pinlabel=DPCLK5
T 2250 500 5 8 0 1 0 8 1
pintype=io
}
B 400 100 1900 16400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 16600 8 10 1 1 0 6 1
refdes=U?
T 900 16600 9 10 1 0 0 0 1

T 400 16800 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 17000 5 10 0 0 0 0 1
footprint=PQFP240
T 400 17200 5 10 0 0 0 0 1
author=Paul Pham
T 400 17400 5 10 0 0 0 0 1
documentation=
T 400 17600 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Westside"
T 400 17800 5 10 0 0 0 0 1
numslots=0
T 1000 3800 9 24 1 0 90 0 1
Right Quarter
