#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 29 14:17:00 2024
# Process ID: 9980
# Current directory: V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/ProyectoVivado/ProyectoVivado.runs/synth_1
# Command line: vivado.exe -log test_display_number_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_display_number_controller.tcl
# Log file: V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/ProyectoVivado/ProyectoVivado.runs/synth_1/test_display_number_controller.vds
# Journal file: V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/ProyectoVivado/ProyectoVivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_display_number_controller.tcl -notrace
Command: synth_design -top test_display_number_controller -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 351.527 ; gain = 99.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_display_number_controller' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/test_display_number_controller.vhd:14]
INFO: [Synth 8-638] synthesizing module 'debouncer' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/debouncer.vhd:15]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/debouncer.vhd:15]
INFO: [Synth 8-638] synthesizing module 'display_number_controller' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/display_number_controller.vhd:14]
INFO: [Synth 8-226] default block is never used [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/display_number_controller.vhd:94]
INFO: [Synth 8-226] default block is never used [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/display_number_controller.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'display_number_controller' (2#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/display_number_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'test_display_number_controller' (3#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/test_display_number_controller.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 403.340 ; gain = 151.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 403.340 ; gain = 151.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/test_display_number_controller.xdc]
Finished Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/test_display_number_controller.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/test_display_number_controller.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_display_number_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_display_number_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 751.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/debouncer.vhd:27]
INFO: [Synth 8-5545] ROM "countPrescaler" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module display_number_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_DEBOUNCER/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_DEBOUNCER/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U_DISPLAY_NUMBER_CONTROLLER/countPrescaler" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_DISPLAY_NUMBER_CONTROLLER/PROut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U_DEBOUNCER/cnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/debouncer.vhd:27]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 751.695 ; gain = 500.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 764.031 ; gain = 512.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     2|
|4     |LUT2   |    10|
|5     |LUT3   |     1|
|6     |LUT4   |    17|
|7     |LUT5   |    33|
|8     |LUT6   |    12|
|9     |MUXF7  |     4|
|10    |FDCE   |    68|
|11    |FDRE   |    22|
|12    |FDSE   |     8|
|13    |IBUF   |    11|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          |   215|
|2     |  U_DEBOUNCER                 |debouncer                 |    26|
|3     |  U_DISPLAY_NUMBER_CONTROLLER |display_number_controller |   162|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 764.855 ; gain = 164.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 764.855 ; gain = 513.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 766.094 ; gain = 527.234
INFO: [Common 17-1381] The checkpoint 'V:/Programacion/RepositoriosGit/NexysA7FreeProjects/BinarioHexadecimal/ProyectoVivado/ProyectoVivado.runs/synth_1/test_display_number_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_display_number_controller_utilization_synth.rpt -pb test_display_number_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 766.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 29 14:17:47 2024...
