	component sys_pll is
		port (
			refclk    : in  std_logic := 'X'; -- clk
			rst       : in  std_logic := 'X'; -- reset
			outclk_0  : out std_logic;        -- clk
			outclk_1  : out std_logic;        -- clk
			locked    : out std_logic;        -- export
			refclk1   : in  std_logic := 'X'; -- refclk1
			activeclk : out std_logic         -- activeclk
		);
	end component sys_pll;

