Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 15:45:01 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  750         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (750)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2146)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (750)
--------------------------
 There are 750 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2146)
---------------------------------------------------
 There are 2146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.649        0.000                      0                   22        0.204        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          7.649        0.000                      0                   22        0.204        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.483 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.483    div/counter_reg[20]_i_1_n_7
    SLICE_X34Y40         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X34Y40         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.109    15.132    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.470 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.470    div/counter_reg[16]_i_1_n_6
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.109    15.132    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.462 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.462    div/counter_reg[16]_i_1_n_4
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.109    15.132    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.386 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.386    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.109    15.132    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.366 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.366    div/counter_reg[16]_i_1_n_7
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.109    15.132    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.353 r  div/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.353    div/counter_reg[12]_i_1_n_6
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.109    15.131    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.345    div/counter_reg[12]_i_1_n_4
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.109    15.131    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.269 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.269    div/counter_reg[12]_i_1_n_5
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.109    15.131    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.249 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.249    div/counter_reg[12]_i_1_n_7
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.109    15.131    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    div/counter_reg_n_0_[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.236 r  div/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.236    div/counter_reg[8]_i_1_n_6
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    div/clk
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[9]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.109    15.130    div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  7.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    div/clk
    SLICE_X34Y40         FDRE                                         r  div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[20]/Q
                         net (fo=2, routed)           0.126     1.734    div/p_0_in
    SLICE_X35Y42         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    div/clk
    SLICE_X35Y42         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.070     1.530    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    div/counter_reg_n_0_[10]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    div/counter_reg[8]_i_1_n_5
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.134     1.576    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.722    div/counter_reg_n_0_[14]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    div/counter_reg[12]_i_1_n_5
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.722    div/counter_reg_n_0_[18]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    div/counter_reg_n_0_[2]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  div/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    div/counter_reg[0]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.134     1.575    div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X34Y36         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.720    div/counter_reg_n_0_[6]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  div/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    div/counter_reg[4]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X34Y36         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.134     1.575    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    div/clk
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    div/counter_reg_n_0_[10]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    div/counter_reg[8]_i_1_n_4
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    div/clk
    SLICE_X34Y37         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.134     1.576    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.722    div/counter_reg_n_0_[14]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.868 r  div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    div/counter_reg[12]_i_1_n_4
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X34Y38         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.722    div/counter_reg_n_0_[18]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.868 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    div/counter_reg[16]_i_1_n_4
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    div/clk
    SLICE_X34Y39         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    div/counter_reg_n_0_[2]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.866 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    div/counter_reg[0]_i_1_n_4
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    div/clk
    SLICE_X34Y35         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.134     1.575    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y35   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y37   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y37   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y37   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2154 Endpoints
Min Delay          2154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.711ns  (logic 8.481ns (39.063%)  route 13.230ns (60.937%))
  Logic Levels:           27  (CARRY4=17 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.345     9.731    u_diex/data6[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.332    10.063 r  u_diex/OUTB[4]_i_9/O
                         net (fo=1, routed)           0.000    10.063    u_diex/OUTB[4]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.464 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.621 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.223    11.844    u_diex/data6[4]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.329    12.173 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    12.173    u_diex/i___211_carry_i_24_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.723 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009    12.732    u_diex/i___211_carry_i_14_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.846 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.846    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.003 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.200    14.203    u_diex/data6[3]
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.329    14.532 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.532    u_diex/i___211_carry_i_21_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.065 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.065    u_diex/i___211_carry_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.182 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.191    u_diex/i___211_carry_i_7_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.348 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.256    16.604    u_diex/data6[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.332    16.936 r  u_diex/i___211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.936    u_diex/i___211_carry__0_i_8_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.486 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.486    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.643 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.394    19.037    u_diex/OUTC_reg[5]_0[0]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.329    19.366 r  u_diex/i___211_carry_i_3/O
                         net (fo=1, routed)           0.000    19.366    u_alu/S0_inferred__1/i___211_carry__0_1[3]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.767 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.767    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.881 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.881    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.152 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           1.186    21.338    u_diex/OUTB_reg[6]_1[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.373    21.711 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    21.711    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X9Y23          FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.709ns  (logic 7.322ns (37.151%)  route 12.387ns (62.849%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.345     9.731    u_diex/data6[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.332    10.063 r  u_diex/OUTB[4]_i_9/O
                         net (fo=1, routed)           0.000    10.063    u_diex/OUTB[4]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.464 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.621 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.223    11.844    u_diex/data6[4]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.329    12.173 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    12.173    u_diex/i___211_carry_i_24_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.723 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009    12.732    u_diex/i___211_carry_i_14_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.846 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.846    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.003 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.200    14.203    u_diex/data6[3]
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.329    14.532 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.532    u_diex/i___211_carry_i_21_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.065 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.065    u_diex/i___211_carry_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.182 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.191    u_diex/i___211_carry_i_7_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.348 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.256    16.604    u_diex/data6[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.332    16.936 r  u_diex/i___211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.936    u_diex/i___211_carry__0_i_8_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.486 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.486    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.643 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.736    19.380    u_diex/OUTC_reg[5]_0[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.329    19.709 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.709    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X8Y22          FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.065ns  (logic 6.286ns (36.836%)  route 10.779ns (63.164%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.345     9.731    u_diex/data6[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.332    10.063 r  u_diex/OUTB[4]_i_9/O
                         net (fo=1, routed)           0.000    10.063    u_diex/OUTB[4]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.464 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.621 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.223    11.844    u_diex/data6[4]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.329    12.173 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    12.173    u_diex/i___211_carry_i_24_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.723 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009    12.732    u_diex/i___211_carry_i_14_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.846 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.846    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.003 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.200    14.203    u_diex/data6[3]
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.329    14.532 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.532    u_diex/i___211_carry_i_21_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.065 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.065    u_diex/i___211_carry_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.182 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009    15.191    u_diex/i___211_carry_i_7_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.348 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.384    16.733    u_diex/data6[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.332    17.065 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.065    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X8Y22          FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.667ns  (logic 5.147ns (35.092%)  route 9.520ns (64.908%))
  Logic Levels:           16  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.345     9.731    u_diex/data6[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.332    10.063 r  u_diex/OUTB[4]_i_9/O
                         net (fo=1, routed)           0.000    10.063    u_diex/OUTB[4]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.464 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.621 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.223    11.844    u_diex/data6[4]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.329    12.173 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    12.173    u_diex/i___211_carry_i_24_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.723 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009    12.732    u_diex/i___211_carry_i_14_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.846 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.846    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.003 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.335    14.338    u_diex/data6[3]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.329    14.667 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.667    u_exmem/POST_ALU_CALC_B[3]
    SLICE_X7Y24          FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.015ns  (logic 3.997ns (33.266%)  route 8.018ns (66.734%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.345     9.731    u_diex/data6[5]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.332    10.063 r  u_diex/OUTB[4]_i_9/O
                         net (fo=1, routed)           0.000    10.063    u_diex/OUTB[4]_i_9_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.464 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.621 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.065    11.686    u_diex/data6[4]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.329    12.015 r  u_diex/OUTB[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.015    u_exmem/POST_ALU_CALC_B[4]
    SLICE_X6Y24          FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.203ns  (logic 3.110ns (30.482%)  route 7.093ns (69.518%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[6]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[6]/Q
                         net (fo=19, routed)          2.417     2.873    u_diex/EXC[6]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          0.992     3.988    u_diex/OUTC_reg[5]_0[1]
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.154     4.142 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.616     4.759    u_alu/OUTB[5]_i_10[1]
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     5.469 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.740 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.584     7.323    u_diex/OUTB_reg[6]_1[1]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.373     7.696 r  u_diex/OUTB[5]_i_11/O
                         net (fo=1, routed)           0.000     7.696    u_diex/OUTB[5]_i_11_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.229 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.386 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.484     9.871    u_diex/data6[5]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.332    10.203 r  u_diex/OUTB[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.203    u_exmem/POST_ALU_CALC_B[5]
    SLICE_X6Y24          FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 1.514ns (15.494%)  route 8.258ns (84.506%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          2.964     3.420    u_exmem/MEMB[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I5_O)        0.124     3.544 r  u_exmem/mem[0][7]_i_7/O
                         net (fo=163, routed)         3.599     7.142    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X14Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.266 r  u_data_memory/Dout[5]_i_27/O
                         net (fo=1, routed)           0.000     7.266    u_data_memory/Dout[5]_i_27_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I0_O)      0.241     7.507 r  u_data_memory/Dout_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     7.507    u_data_memory/Dout_reg[5]_i_13_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  u_data_memory/Dout_reg[5]_i_6/O
                         net (fo=1, routed)           0.850     8.455    u_data_memory/Dout_reg[5]_i_6_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.319     8.774 r  u_data_memory/Dout[5]_i_2/O
                         net (fo=1, routed)           0.846     9.620    u_exmem/Dout_reg[5]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.152     9.772 r  u_exmem/Dout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.772    u_data_memory/D[5]
    SLICE_X9Y20          FDRE                                         r  u_data_memory/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 1.486ns (15.511%)  route 8.095ns (84.489%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          2.964     3.420    u_exmem/MEMB[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I5_O)        0.124     3.544 r  u_exmem/mem[0][7]_i_7/O
                         net (fo=163, routed)         3.030     6.573    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.124     6.697 r  u_data_memory/Dout[6]_i_15/O
                         net (fo=1, routed)           0.000     6.697    u_data_memory/Dout[6]_i_15_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I0_O)      0.238     6.935 r  u_data_memory/Dout_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     6.935    u_data_memory/Dout_reg[6]_i_7_n_0
    SLICE_X3Y11          MUXF8 (Prop_muxf8_I0_O)      0.104     7.039 r  u_data_memory/Dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.965     8.005    u_data_memory/Dout_reg[6]_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.316     8.321 r  u_data_memory/Dout[6]_i_2/O
                         net (fo=1, routed)           1.136     9.457    u_exmem/Dout_reg[6]
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.124     9.581 r  u_exmem/Dout[6]_i_1/O
                         net (fo=1, routed)           0.000     9.581    u_data_memory/D[6]
    SLICE_X6Y21          FDRE                                         r  u_data_memory/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 1.518ns (15.917%)  route 8.019ns (84.083%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          2.964     3.420    u_exmem/MEMB[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I5_O)        0.124     3.544 r  u_exmem/mem[0][7]_i_7/O
                         net (fo=163, routed)         2.878     6.421    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  u_data_memory/Dout[7]_i_30/O
                         net (fo=1, routed)           0.000     6.545    u_data_memory/Dout[7]_i_30_n_0
    SLICE_X12Y25         MUXF7 (Prop_muxf7_I1_O)      0.247     6.792 r  u_data_memory/Dout_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     6.792    u_data_memory/Dout_reg[7]_i_15_n_0
    SLICE_X12Y25         MUXF8 (Prop_muxf8_I0_O)      0.098     6.890 r  u_data_memory/Dout_reg[7]_i_8/O
                         net (fo=1, routed)           1.281     8.171    u_data_memory/Dout_reg[7]_i_8_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.319     8.490 r  u_data_memory/Dout[7]_i_3/O
                         net (fo=1, routed)           0.897     9.387    u_exmem/Dout_reg[7]
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.150     9.537 r  u_exmem/Dout[7]_i_2/O
                         net (fo=1, routed)           0.000     9.537    u_data_memory/D[7]
    SLICE_X6Y21          FDRE                                         r  u_data_memory/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 1.520ns (15.947%)  route 8.011ns (84.053%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[0]/Q
                         net (fo=73, routed)          2.964     3.420    u_exmem/MEMB[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I5_O)        0.124     3.544 r  u_exmem/mem[0][7]_i_7/O
                         net (fo=163, routed)         2.862     6.405    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.529 r  u_data_memory/Dout[3]_i_20/O
                         net (fo=1, routed)           0.000     6.529    u_data_memory/Dout[3]_i_20_n_0
    SLICE_X14Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     6.776 r  u_data_memory/Dout_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     6.776    u_data_memory/Dout_reg[3]_i_9_n_0
    SLICE_X14Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     6.874 r  u_data_memory/Dout_reg[3]_i_4/O
                         net (fo=1, routed)           1.235     8.109    u_data_memory/Dout_reg[3]_i_4_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.319     8.428 r  u_data_memory/Dout[3]_i_2/O
                         net (fo=1, routed)           0.951     9.379    u_exmem/Dout_reg[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     9.531 r  u_exmem/Dout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.531    u_data_memory/D[3]
    SLICE_X7Y21          FDRE                                         r  u_data_memory/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[4]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_diex/OUTA_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    u_exmem/EXA[4]
    SLICE_X5Y21          FDRE                                         r  u_exmem/OUTA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  u_pc/cnt_reg[7]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_pc/cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     0.253    u_pc/cnt_reg[7]
    SLICE_X4Y23          FDRE                                         r  u_pc/aleasFreeCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE                         0.000     0.000 r  u_exmem/OUTA_reg[2]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTA_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    u_memre/MEMA[2]
    SLICE_X6Y25          FDRE                                         r  u_memre/OUTA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[15][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[7]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTB_reg[7]/Q
                         net (fo=74, routed)          0.122     0.263    u_data_memory/MEMB[7]
    SLICE_X10Y24         FDRE                                         r  u_data_memory/mem_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  u_pc/cnt_reg[2]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[2]/Q
                         net (fo=2, routed)           0.123     0.264    u_pc/cnt_reg[2]
    SLICE_X4Y23          FDRE                                         r  u_pc/aleasFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_diex/OUTA_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    u_exmem/EXA[0]
    SLICE_X8Y22          FDRE                                         r  u_exmem/OUTA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.146ns (54.473%)  route 0.122ns (45.527%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  u_register_file/QB_reg[1]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[1]/Q
                         net (fo=1, routed)           0.122     0.268    u_diex/Q[1]
    SLICE_X4Y25          FDRE                                         r  u_diex/OUTC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  u_pc/cnt_reg[6]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.127     0.268    u_pc/cnt_reg[6]
    SLICE_X4Y23          FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.167ns (60.979%)  route 0.107ns (39.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE                         0.000     0.000 r  u_register_file/QB_reg[6]/C
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[6]/Q
                         net (fo=1, routed)           0.107     0.274    u_diex/Q[6]
    SLICE_X4Y27          FDRE                                         r  u_diex/OUTC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[3]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_diex/OUTA_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    u_exmem/EXA[3]
    SLICE_X8Y21          FDRE                                         r  u_exmem/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------





