set_property SRC_FILE_INFO {cfile:/home/farbizu/GIT/Jaquenod/Trabajo_Final/Ethernet-comunication-VHDL/Ethernet-comunication-VHDL.srcs/constrs_1/new/top_level.xdc rfile:../../../Ethernet-comunication-VHDL.srcs/constrs_1/new/top_level.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G4   [get_ports PLL_CLK_N];		set_property IOSTANDARD DIFF_SSTL15 [get_ports PLL_CLK_N]; 		# TE0712 = PLL_CLK_N	KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4   [get_ports PLL_CLK_P];		set_property IOSTANDARD DIFF_SSTL15 [get_ports PLL_CLK_P]; 		# TE0712 = PLL_CLK_P	KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21  [get_ports SPI_IO2];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_IO2]; 			# TE0712 = spi_io_2		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P22  [get_ports SPI_MOSI];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_MOSI]; 			# TE0712 = spi_io_0		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21  [get_ports SPI_IO1];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_IO1]; 			# TE0712 = spi_io_3		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R22  [get_ports SPI_MISO];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_MISO]; 			# TE0712 = spi_io_1		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T19  [get_ports SPI_CS];			set_property IOSTANDARD LVCMOS25 [get_ports SPI_CS]; 			# TE0712 = spi_ss		KIT ARTIX = Interna SOM
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P14  [get_ports {ETH_TX_D[0]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TX_D[0]}]; 		 # TE0712 = ETH_TX_D0	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P15  [get_ports {ETH_TX_D[1]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TX_D[1]}]; 		 # TE0712 = ETH_TX_D1	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R14  [get_ports ETH_TX_EN];	    set_property IOSTANDARD LVCMOS25 [get_ports ETH_TX_EN]; 		 # TE0712 = ETH_TX_EN	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N13  [get_ports {ETH_RX_D[0]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RX_D[0]}]; 		 # TE0712 = ETH_RX_D0	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N14  [get_ports {ETH_RX_D[1]}];    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RX_D[1]}]; 		 # TE0712 = ETH_RX_D1	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P20  [get_ports ETH_RX_DV];	    set_property IOSTANDARD LVCMOS25 [get_ports ETH_RX_DV]; 		 # TE0712 = ETH_RX_DV	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17  [get_ports ETH_RST];	        set_property IOSTANDARD LVCMOS25 [get_ports ETH_RST];    		 # TE0712 = ETH_RST   	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P17  [get_ports MDIO];	            set_property IOSTANDARD LVCMOS25 [get_ports MDIO];    		     # TE0712 = MDIO      	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R16  [get_ports MDC];	            set_property IOSTANDARD LVCMOS25 [get_ports MDC];    		     # TE0712 = MDC      	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N15  [get_ports LINK_LED];		    set_property IOSTANDARD LVCMOS25 [get_ports LINK_LED]; 		     # TE0712 = LINK_LED	KIT ARTIX = Interna SOM Ethernet
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22 [get_ports {LEDS[1]}];                set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[1]}];  # TE0712 = B16_L20_P - KIT ARTIX = JB1-50
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports { Serie_TX_1Gbps }];               set_property IOSTANDARD LVCMOS25 [get_ports { Serie_TX_1Gbps }];  # TE0712 = B16_L20_N - KIT ARTIX = JB1-52
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A21 [get_ports {debug[0]}];   set_property IOSTANDARD LVCMOS25 [get_ports {debug[0]}];  # TE0712 = B16_L21_N - KIT ARTIX = JB1-58
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {debug[1]}];   set_property IOSTANDARD LVCMOS25 [get_ports {debug[1]}];  # TE0712 = B16_L13_N - KIT ARTIX = JB1-62
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {debug[2]}];   set_property IOSTANDARD LVCMOS25 [get_ports {debug[2]}];  # TE0712 = B16_L14_N - KIT ARTIX = JB1-68
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14 [get_ports {debug[3]}];   set_property IOSTANDARD LVCMOS25 [get_ports {debug[3]}];  # TE0712 = B16_L3_P - KIT ARTIX = JB1-72
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17 [get_ports {debug[4]}];   set_property IOSTANDARD LVCMOS25 [get_ports {debug[4]}];  # TE0712 = B16_L12_N - KIT ARTIX = JB1-78
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U20 [get_ports {LEDS[0]}];   set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[0]}];  # TE0712 = B14_L11_P - KIT ARTIX = JB2-25
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V20 [get_ports {LEDS[2]}];   set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[2]}];  # TE0712 = B14_L11_N - KIT ARTIX = JB2-27
set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19 [get_ports ETH_CLK_REF];   set_property IOSTANDARD LVCMOS25 [get_ports ETH_CLK_REF];  # TE0712 = B15_L14_P - KIT ARTIX = JB2-51
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports ETH_LED1];          set_property IOSTANDARD LVCMOS25 [get_ports ETH_LED1];  # TE0712 = B15_IO0 - KIT ARTIX = JB2-90
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports ETH_LED2];          set_property IOSTANDARD LVCMOS25 [get_ports ETH_LED2];  # TE0712 = B15_IO25 - KIT ARTIX = JB2-99
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W15  [get_ports {ETH_RXD[3]}];     set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RXD[3]}]; 	# TE0712 = B13_L16_P	KIT ARTIX = JB3-37
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V10  [get_ports {ETH_TXD[3]}];		set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TXD[3]}]; 			# TE0712 = B13_L10_P	KIT ARTIX = JB3-38
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W16  [get_ports {ETH_RXD[2]}];	    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RXD[2]}]; 	# TE0712 = B13_L16_N	KIT ARTIX = JB3-39
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W10  [get_ports {ETH_TXD[2]}];		set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TXD[2]}]; 			# TE0712 = B13_L10_N	KIT ARTIX = JB3-40
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y16  [get_ports {ETH_RXD[1]}];	    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RXD[1]}];	# TE0712 = B13_L1_P		KIT ARTIX = JB3-41
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T14  [get_ports {ETH_TXD[1]}];		set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TXD[1]}]; 			# TE0712 = B13_L15_P	KIT ARTIX = JB3-42
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA16 [get_ports {ETH_RXD[0]}];	    set_property IOSTANDARD LVCMOS25 [get_ports {ETH_RXD[0]}];	# TE0712 = B13_L1_N		KIT ARTIX = JB3-43
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T15  [get_ports {ETH_TXD[0]}];		set_property IOSTANDARD LVCMOS25 [get_ports {ETH_TXD[0]}]; 			# TE0712 = B13_L15_N	KIT ARTIX = JB3-44
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA15 [get_ports ETH_RXCTL];		set_property IOSTANDARD LVCMOS25 [get_ports ETH_RXCTL]; 		# TE0712 = B13_L4_P		KIT ARTIX = JB3-47
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB15 [get_ports ETH_MDC];		    set_property IOSTANDARD LVCMOS25 [get_ports ETH_MDC]; 		# TE0712 = B13_L4_N		KIT ARTIX = JB3-49
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB17 [get_ports ETH_MDIO];	        set_property IOSTANDARD LVCMOS25 [get_ports ETH_MDIO];	# TE0712 = B13_L2_N		KIT ARTIX = JB3-51
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB16 [get_ports ETH_RST_1G];	    set_property IOSTANDARD LVCMOS25 [get_ports ETH_RST_1G];	# TE0712 = B13_L2_P		KIT ARTIX = JB3-53
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W11  [get_ports ETH_TXCK];		    set_property IOSTANDARD LVCMOS25 [get_ports ETH_TXCK];	 	# TE0712 = B13_L12_P	KIT ARTIX = JB3-57
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V13  [get_ports ETH_RXCK];		    set_property IOSTANDARD LVCMOS25 [get_ports ETH_RXCK]; 		# TE0712 = B13_L13_P	KIT ARTIX = JB3-58
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W12  [get_ports ETH_TXCTL];		set_property IOSTANDARD LVCMOS25 [get_ports ETH_TXCTL]; 		# TE0712 = B13_L12_N	KIT ARTIX = JB3-59
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V14  [get_ports CONFIG];		    set_property IOSTANDARD LVCMOS25 [get_ports CONFIG]; 		# TE0712 = B13_L13_N	KIT ARTIX = JB3-60
