
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1081435500                       # Number of ticks simulated
final_tick                                 1081435500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79076                       # Simulator instruction rate (inst/s)
host_op_rate                                   148371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104354455                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708244                       # Number of bytes of host memory used
host_seconds                                    10.36                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          111680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              147712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1745                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              563                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2308                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103270144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           33318677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              136588821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103270144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103270144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103270144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          33318677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             136588821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1745.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       564.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4710                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2309                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  147712                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   147776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                241                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1081342500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2309                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1607                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      585                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       98                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          549                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     268.706740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    170.307902                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    276.917119                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           201     36.61%     36.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          144     26.23%     62.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           72     13.11%     75.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      5.28%     81.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      5.28%     86.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      3.64%     90.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      2.55%     92.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.64%     94.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           31      5.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           549                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       111680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 103270144.174109324813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 33318676.888265646994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1745                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          564                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     67311750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25755250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38574.07                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     45665.34                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      49792000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 93067000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11540000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21564.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4997.83                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40306.19                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        136.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     136.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.12                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1757                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.09                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      468316.37                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2399040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1275120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10024560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24987660                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2188800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        147443040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         63383040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         134988420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               429715440                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             397.356514                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1020938250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3912500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       18193500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     532536750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    165056750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38391250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    323344750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1535100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    808335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6454560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              20827800                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3178560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        160973130                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         80373120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         122685000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               444777525                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             411.284376                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1027426500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6287000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       20280000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     465163500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    209296750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       27392250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    353016000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  311592                       # Number of BP lookups
system.cpu.branchPred.condPredicted            311592                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50306                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               107288                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   77654                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18911                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          107288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52965                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            54323                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        19468                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      315841                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      236097                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1227                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           248                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      246977                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           859                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2162872                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             159386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1693865                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      311592                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             130619                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1877088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  102906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  451                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6963                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    246242                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2071                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2095454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.539506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.803696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   416458     19.87%     19.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   132029      6.30%     26.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1546967     73.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2095454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144064                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.783155                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   292847                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                222268                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1431155                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 97731                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  51453                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2821782                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                176165                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  51453                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   480015                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   63801                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1992                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1337537                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                160656                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2640376                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 87277                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65054                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     27                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  55248                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1276                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2404575                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6315939                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4607617                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5867                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1002219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    144542                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               443315                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              312715                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64970                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            20796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2462971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 929                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1893234                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            103013                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          926316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1625109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            913                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2095454                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.903496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.757985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              712829     34.02%     34.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              872016     41.61%     75.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              510609     24.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2095454                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  585374     80.04%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    349      0.05%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 100516     13.74%     93.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45095      6.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11539      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1289351     68.10%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1770      0.09%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  830      0.04%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  309      0.02%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 304      0.02%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               342189     18.07%     86.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              244201     12.90%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1894      0.10%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            747      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1893234                       # Type of FU issued
system.cpu.iq.rate                           0.875333                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      731376                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.386310                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6707411                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3382566                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1759507                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8900                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8564                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3169                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2608570                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4501                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111965                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       179733                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          916                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          946                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        92011                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  51453                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   32215                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6822                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2463900                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             48519                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                443315                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               312715                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                336                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    373                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            946                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19375                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34537                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                53912                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1783342                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                315661                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            109892                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       551711                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   155300                       # Number of branches executed
system.cpu.iew.exec_stores                     236050                       # Number of stores executed
system.cpu.iew.exec_rate                     0.824525                       # Inst execution rate
system.cpu.iew.wb_sent                        1767274                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1762676                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1206578                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2121875                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.814970                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.568638                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          838065                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50716                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2016304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.762575                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.878129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1073587     53.25%     53.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       347851     17.25%     70.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       594866     29.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2016304                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                594866                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3797086                       # The number of ROB reads
system.cpu.rob.rob_writes                     4830595                       # The number of ROB writes
system.cpu.timesIdled                             783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           67418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.639339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.639339                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.378883                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.378883                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3080595                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1343568                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3580                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2213                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    297232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   269275                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  831379                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.990679                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              416469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.849740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.990679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3398558                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3398558                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       186445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          186445                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       217328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         217328                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       403773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           403773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       403773                       # number of overall hits
system.cpu.dcache.overall_hits::total          403773                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16064                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3398                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19462                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19462                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19462                       # number of overall misses
system.cpu.dcache.overall_misses::total         19462                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    219569500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    219569500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73237500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73237500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    292807000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    292807000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    292807000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    292807000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       202509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       202509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       423235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       423235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       423235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       423235                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.079325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079325                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015395                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045984                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13668.420070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13668.420070                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21553.119482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21553.119482                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15045.062172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15045.062172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15045.062172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15045.062172                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.552147                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11708                       # number of writebacks
system.cpu.dcache.writebacks::total             11708                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6560                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          207                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          207                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6767                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9504                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3191                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12695                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    129480000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    129480000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    196965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196965500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    196965500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196965500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029995                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13623.737374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13623.737374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21148.699467                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21148.699467                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15515.202836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15515.202836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15515.202836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15515.202836                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12662                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.330560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.892964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.330560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1972935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1972935                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       242598                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242598                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       242598                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242598                       # number of overall hits
system.cpu.icache.overall_hits::total          242598                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3644                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3644                       # number of overall misses
system.cpu.icache.overall_misses::total          3644                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201106500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201106500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    201106500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201106500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201106500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201106500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       246242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       246242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       246242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       246242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       246242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       246242                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014798                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014798                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014798                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014798                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014798                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014798                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55188.391877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55188.391877                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55188.391877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55188.391877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55188.391877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55188.391877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1037                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.133333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          644                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          644                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          644                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          644                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          644                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          644                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3000                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3000                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    168765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    168765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    168765000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168765000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012183                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        56255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        56255                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        56255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        56255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        56255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        56255                       # average overall mshr miss latency
system.cpu.icache.replacements                   2459                       # number of replacements
system.l2bus.snoop_filter.tot_requests          30816                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        15138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          681                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12495                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11708                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3425                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                16                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3182                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3182                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12497                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8446                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37933                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   46379                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       191168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1554176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1745344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               138                       # Total snoops (count)
system.l2bus.snoopTraffic                        7296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              15707                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.044439                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.206074                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    15009     95.56%     95.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      698      4.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                15707                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38824000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7520454                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31702996                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1916.732133                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27271                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2308                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.815858                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1430.090426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   486.641707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.349143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.118809                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.467952                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2296                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1251                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               220492                       # Number of tag accesses
system.l2cache.tags.data_accesses              220492                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11708                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11708                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2822                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2822                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         1242                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9191                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10433                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            1242                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           12013                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13255                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1242                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          12013                       # number of overall hits
system.l2cache.overall_hits::total              13255                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1746                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1955                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1746                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           564                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2310                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1746                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          564                       # number of overall misses
system.l2cache.overall_misses::total             2310                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     33886500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     33886500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    151446000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19003500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    170449500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    151446000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     52890000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    204336000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    151446000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     52890000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    204336000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11708                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11708                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3177                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3177                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2988                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9400                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12388                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2988                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12577                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           15565                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2988                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12577                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          15565                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.111741                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.111741                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.584337                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.022234                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.157814                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.584337                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.044844                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.148410                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.584337                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.044844                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.148410                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 95454.929577                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 95454.929577                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86738.831615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90925.837321                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87186.445013                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86738.831615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 93776.595745                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 88457.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86738.831615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 93776.595745                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 88457.142857                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1746                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1955                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1746                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          564                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2310                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1746                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          564                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2310                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33176500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33176500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    147956000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18587500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    166543500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    147956000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     51764000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    199720000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    147956000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     51764000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    199720000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.111741                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.111741                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.584337                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022234                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.157814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.584337                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.044844                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.148410                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.584337                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.044844                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.148410                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 93454.929577                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 93454.929577                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84739.977090                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88935.406699                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85188.491049                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84739.977090                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 91780.141844                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86458.874459                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84739.977090                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 91780.141844                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86458.874459                       # average overall mshr miss latency
system.l2cache.replacements                        12                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2321                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1953                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                12                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                355                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               355                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1954                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4629                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       147712                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2309                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2309    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2309                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1160500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5770000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1919.062348                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2308                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2308                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1432.401978                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   486.660370                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043713                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014852                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.058565                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2308                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1251                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          928                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.070435                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                39252                       # Number of tag accesses
system.l3cache.tags.data_accesses               39252                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1745                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1954                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1745                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           564                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2309                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1745                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          564                       # number of overall misses
system.l3cache.overall_misses::total             2309                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     29981500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     29981500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    132251000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16715500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    148966500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    132251000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     46697000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    178948000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    132251000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     46697000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    178948000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1745                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1954                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1745                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          564                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2309                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1745                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          564                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2309                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 84454.929577                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 84454.929577                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75788.538682                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79978.468900                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76236.693961                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75788.538682                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 82796.099291                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77500.216544                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75788.538682                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 82796.099291                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77500.216544                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1745                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1954                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1745                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          564                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2309                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1745                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          564                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2309                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     29271500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29271500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    128761000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16299500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    145060500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    128761000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     45571000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    174332000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    128761000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     45571000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    174332000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 82454.929577                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82454.929577                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73788.538682                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77988.038278                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74237.717503                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73788.538682                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 80799.645390                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75501.082720                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73788.538682                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 80799.645390                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75501.082720                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1081435500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1953                       # Transaction distribution
system.membus.trans_dist::ReadExReq               355                       # Transaction distribution
system.membus.trans_dist::ReadExResp              355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1954                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       147712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  147712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2309                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1154500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6255000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
