{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479304746152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479304746153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 10:59:05 2016 " "Processing started: Wed Nov 16 10:59:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479304746153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304746153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304746153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479304746598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479304763992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304763992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/single_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479304763993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304763993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_pot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_pot_rom.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/single_pot_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479304763993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304763993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder8.v 1 1 " "Found 1 design units, including 1 entities, in source file fullAdder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8 " "Found entity 1: fullAdder8" {  } { { "fullAdder8.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/fullAdder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479304763994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304763994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479304763994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304763994 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "decoder.v(1) " "Verilog HDL error at decoder.v(1): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 1 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "addr decoder.v(3) " "Verilog HDL error at decoder.v(3): values cannot be assigned directly to all or part of array \"addr\" - assignments must be made to individual elements only" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 3 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "inst decoder.v(3) " "Verilog HDL Expression error at decoder.v(3): illegal part select of unpacked array \"inst\"" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 3 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "y decoder.v(4) " "Verilog HDL error at decoder.v(4): values cannot be assigned directly to all or part of array \"y\" - assignments must be made to individual elements only" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 4 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "inst decoder.v(4) " "Verilog HDL Expression error at decoder.v(4): illegal part select of unpacked array \"inst\"" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 4 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "op decoder.v(5) " "Verilog HDL error at decoder.v(5): values cannot be assigned directly to all or part of array \"op\" - assignments must be made to individual elements only" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 5 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "inst decoder.v(5) " "Verilog HDL Expression error at decoder.v(5): illegal part select of unpacked array \"inst\"" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 5 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "x decoder.v(6) " "Verilog HDL error at decoder.v(6): values cannot be assigned directly to all or part of array \"x\" - assignments must be made to individual elements only" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 6 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "inst decoder.v(6) " "Verilog HDL Expression error at decoder.v(6): illegal part select of unpacked array \"inst\"" {  } { { "decoder.v" "" { Text "/home/andressa/Microeletronica/Nibble-VERILOG/decoder.v" 6 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479304764016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1226 " "Peak virtual memory: 1226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479304764084 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 10:59:24 2016 " "Processing ended: Wed Nov 16 10:59:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479304764084 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479304764084 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479304764084 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479304764084 ""}
