Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 19 22:05:30 2024
| Host         : BOOK-SIO57HHSUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.809        0.000                      0                  187        0.200        0.000                      0                  187        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.809        0.000                      0                  187        0.200        0.000                      0                  187        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.064ns (25.635%)  route 3.087ns (74.365%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.388     6.969    reg_unit/sw_s[6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  reg_unit/data_q[8]_i_4/O
                         net (fo=3, routed)           0.656     7.749    reg_unit/adder_sa/FourA10/c3
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.152     7.901 r  reg_unit/data_q[16]_i_4/O
                         net (fo=8, routed)           1.043     8.943    reg_unit/adder_sa/c10
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.332     9.275 r  reg_unit/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.275    reg_unit/s[15]
    SLICE_X61Y88         FDRE                                         r  reg_unit/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  reg_unit/data_q_reg[15]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.029    15.084    reg_unit/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.064ns (25.622%)  route 3.089ns (74.378%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.388     6.969    reg_unit/sw_s[6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  reg_unit/data_q[8]_i_4/O
                         net (fo=3, routed)           0.656     7.749    reg_unit/adder_sa/FourA10/c3
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.152     7.901 r  reg_unit/data_q[16]_i_4/O
                         net (fo=8, routed)           1.045     8.945    reg_unit/adder_sa/c10
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.332     9.277 r  reg_unit/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     9.277    reg_unit/s[16]
    SLICE_X61Y88         FDRE                                         r  reg_unit/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  reg_unit/data_q_reg[16]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.032    15.087    reg_unit/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.064ns (26.895%)  route 2.892ns (73.105%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.388     6.969    reg_unit/sw_s[6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  reg_unit/data_q[8]_i_4/O
                         net (fo=3, routed)           0.656     7.749    reg_unit/adder_sa/FourA10/c3
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.152     7.901 r  reg_unit/data_q[16]_i_4/O
                         net (fo=8, routed)           0.848     8.749    reg_unit/adder_sa/c10
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.332     9.081 r  reg_unit/data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.081    reg_unit/s[11]
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[11]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y86         FDRE (Setup_fdre_C_D)        0.029    15.097    reg_unit/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.064ns (27.017%)  route 2.874ns (72.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.388     6.969    reg_unit/sw_s[6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  reg_unit/data_q[8]_i_4/O
                         net (fo=3, routed)           0.656     7.749    reg_unit/adder_sa/FourA10/c3
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.152     7.901 r  reg_unit/data_q[16]_i_4/O
                         net (fo=8, routed)           0.830     8.731    reg_unit/adder_sa/c10
    SLICE_X62Y85         LUT6 (Prop_lut6_I1_O)        0.332     9.063 r  reg_unit/data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     9.063    reg_unit/s[10]
    SLICE_X62Y85         FDRE                                         r  reg_unit/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  reg_unit/data_q_reg[10]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)        0.031    15.099    reg_unit/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.064ns (26.960%)  route 2.883ns (73.040%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.388     6.969    reg_unit/sw_s[6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.093 r  reg_unit/data_q[8]_i_4/O
                         net (fo=3, routed)           0.656     7.749    reg_unit/adder_sa/FourA10/c3
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.152     7.901 r  reg_unit/data_q[16]_i_4/O
                         net (fo=8, routed)           0.839     8.739    reg_unit/adder_sa/c10
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.332     9.071 r  reg_unit/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.071    reg_unit/s[13]
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[13]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.077    15.132    reg_unit/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.064%)  route 3.103ns (78.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[6]/Q
                         net (fo=10, routed)          1.218     6.799    reg_unit/sw_s[6]
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  reg_unit/data_q[8]_i_2/O
                         net (fo=3, routed)           0.852     7.775    reg_unit/adder_sa/FourA11/c3
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  reg_unit/data_q[16]_i_5/O
                         net (fo=8, routed)           1.033     8.932    reg_unit/C80
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  reg_unit/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.056    reg_unit/s[14]
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[14]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.081    15.136    reg_unit/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.064ns (27.476%)  route 2.809ns (72.524%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.125    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  sw_sync/data_q_reg[8]/Q
                         net (fo=13, routed)          1.295     6.875    reg_unit/sw_s[8]
    SLICE_X59Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.999 r  reg_unit/data_q[11]_i_2/O
                         net (fo=2, routed)           0.800     7.799    reg_unit/adder_sa/FourA21/c3
    SLICE_X62Y87         LUT3 (Prop_lut3_I1_O)        0.152     7.951 r  reg_unit/data_q[16]_i_6/O
                         net (fo=5, routed)           0.714     8.665    reg_unit/adder_sa/c21
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.332     8.997 r  reg_unit/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.997    reg_unit/s[12]
    SLICE_X62Y87         FDRE                                         r  reg_unit/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.505    14.834    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  reg_unit/data_q_reg[12]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDRE (Setup_fdre_C_D)        0.029    15.098    reg_unit/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.024ns (28.223%)  route 2.604ns (71.777%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.127    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.029     6.612    reg_unit/out[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.736 r  reg_unit/data_q[3]_i_2/O
                         net (fo=3, routed)           0.577     7.313    reg_unit/adder_sa/FourA0/c3
    SLICE_X61Y86         LUT3 (Prop_lut3_I1_O)        0.118     7.431 r  reg_unit/data_q[8]_i_3/O
                         net (fo=5, routed)           0.614     8.044    reg_unit/adder_sa/C4
    SLICE_X62Y86         LUT5 (Prop_lut5_I1_O)        0.326     8.370 r  reg_unit/data_q[7]_i_1/O
                         net (fo=1, routed)           0.385     8.755    reg_unit/s[7]
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[7]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y86         FDRE (Setup_fdre_C_D)       -0.047    15.021    reg_unit/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.050ns (28.212%)  route 2.672ns (71.788%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.127    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.029     6.612    reg_unit/out[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.736 r  reg_unit/data_q[3]_i_2/O
                         net (fo=3, routed)           0.577     7.313    reg_unit/adder_sa/FourA0/c3
    SLICE_X61Y86         LUT3 (Prop_lut3_I1_O)        0.118     7.431 r  reg_unit/data_q[8]_i_3/O
                         net (fo=5, routed)           1.066     8.497    reg_unit/adder_sa/C4
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.352     8.849 r  reg_unit/data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.849    reg_unit/s[4]
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[4]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.092    15.146    reg_unit/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.052ns (28.326%)  route 2.662ns (71.674%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.127    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.029     6.612    reg_unit/out[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.736 r  reg_unit/data_q[3]_i_2/O
                         net (fo=3, routed)           0.577     7.313    reg_unit/adder_sa/FourA0/c3
    SLICE_X61Y86         LUT3 (Prop_lut3_I1_O)        0.118     7.431 r  reg_unit/data_q[8]_i_3/O
                         net (fo=5, routed)           1.056     8.487    reg_unit/adder_sa/C4
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.354     8.841 r  reg_unit/data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.841    reg_unit/s[5]
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  reg_unit/data_q_reg[5]/C
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.091    15.145    reg_unit/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.148     1.603 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.677    button_sync[1]/ff2
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.098     1.775 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    button_sync[1]/q_i_1__0_n_0
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.455    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     1.575    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.070     1.655    button_sync[0]/ff2
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.099     1.754 r  button_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.754    button_sync[0]/q_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.091     1.547    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 reg_unit/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.128     1.585 r  reg_unit/data_q_reg[1]/Q
                         net (fo=10, routed)          0.091     1.676    reg_unit/out[1]
    SLICE_X62Y84         LUT6 (Prop_lut6_I2_O)        0.099     1.775 r  reg_unit/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    reg_unit/s[2]
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.971    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[2]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.092     1.549    reg_unit/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.458    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  button_sync[1]/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.737    button_sync[1]/counter_reg_n_0_[14]
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  button_sync[1]/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    button_sync[1]/counter_reg[12]_i_1__0_n_5
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     1.973    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  button_sync[1]/counter_reg[14]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.134     1.592    button_sync[1]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  button_sync[1]/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.736    button_sync[1]/counter_reg_n_0_[2]
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  button_sync[1]/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.846    button_sync[1]/counter_reg[0]_i_3_n_5
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.971    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  button_sync[1]/counter_reg[2]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.134     1.591    button_sync[1]/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  button_sync[1]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.736    button_sync[1]/counter_reg_n_0_[6]
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  button_sync[1]/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    button_sync[1]/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  button_sync[1]/counter_reg[6]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.134     1.591    button_sync[1]/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_once/prev_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/q_reg/Q
                         net (fo=3, routed)           0.191     1.788    run_once/prev_in_reg_0
    SLICE_X61Y85         FDRE                                         r  run_once/prev_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    run_once/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  run_once/prev_in_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.066     1.522    run_once/prev_in_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reg_unit/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.031%)  route 0.236ns (55.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[8]/Q
                         net (fo=13, routed)          0.236     1.835    reg_unit/out[8]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  reg_unit/data_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.880    reg_unit/s[9]
    SLICE_X60Y86         FDRE                                         r  reg_unit/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  reg_unit/data_q_reg[9]/C
                         clock pessimism             -0.479     1.491    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.120     1.611    reg_unit/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.460    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  button_sync[0]/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  button_sync[0]/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.723    button_sync[0]/counter_reg_n_0_[10]
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  button_sync[0]/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.834    button_sync[0]/counter_reg[8]_i_1__1_n_5
    SLICE_X62Y90         FDRE                                         r  button_sync[0]/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  button_sync[0]/counter_reg[10]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.105     1.565    button_sync[0]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  button_sync[0]/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  button_sync[0]/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.722    button_sync[0]/counter_reg_n_0_[2]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  button_sync[0]/counter_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.833    button_sync[0]/counter_reg[0]_i_3__0_n_5
    SLICE_X62Y88         FDRE                                         r  button_sync[0]/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  button_sync[0]/counter_reg[2]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.105     1.564    button_sync[0]/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_unit/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 3.962ns (41.720%)  route 5.534ns (58.280%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  reg_unit/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_unit/data_q_reg[11]/Q
                         net (fo=10, routed)          1.052     6.637    reg_unit/out[11]
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.789 f  reg_unit/hex_seg_b_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.799     7.588    reg_unit/hex_seg_b_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.332     7.920 r  reg_unit/hex_seg_b_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.817     8.737    reg_unit/hex_seg_b_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.861 r  reg_unit/hex_seg_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.866    11.727    hex_seg_b_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.624 r  hex_seg_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.624    hex_seg_b[3]
    H4                                                                r  hex_seg_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 4.027ns (45.452%)  route 4.833ns (54.548%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.622     5.130    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  reg_unit/data_q_reg[13]/Q
                         net (fo=13, routed)          0.892     6.540    reg_unit/out[13]
    SLICE_X60Y88         LUT4 (Prop_lut4_I3_O)        0.153     6.693 f  reg_unit/hex_seg_b_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.837     7.530    reg_unit/hex_seg_b_OBUF[5]_inst_i_4_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.331     7.861 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.427     8.288    reg_unit/hex_seg_b_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.677    11.089    hex_seg_b_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.990 r  hex_seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.990    hex_seg_b[5]
    H3                                                                r  hex_seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 3.963ns (46.235%)  route 4.608ns (53.765%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.133    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sw_sync/data_q_reg[14]/Q
                         net (fo=11, routed)          1.596     7.185    sw_sync/sw_s[14]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.150     7.335 f  sw_sync/hex_seg_a_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.452     7.787    sw_sync/hex_seg_a_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.328     8.115 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.897     9.012    sw_sync/hex_seg_a_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.124     9.136 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.799    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.703 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.703    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 3.974ns (46.481%)  route 4.575ns (53.519%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          1.132     6.719    sw_sync/sw_s[11]
    SLICE_X65Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.871 f  sw_sync/hex_seg_a_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.286     7.157    sw_sync/hex_seg_a_OBUF[4]_inst_i_5_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.483 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.164     8.646    sw_sync/hex_seg_a_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.770 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.994    10.764    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    13.680 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.680    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 3.967ns (46.666%)  route 4.534ns (53.334%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.623     5.131    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          1.137     6.724    sw_sync/sw_s[11]
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.152     6.876 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.661     7.538    sw_sync/hex_seg_a_OBUF[2]_inst_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.326     7.864 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.942     8.806    sw_sync/hex_seg_a_OBUF[2]_inst_i_3_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.930 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.793    10.723    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.632 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.632    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 3.768ns (44.404%)  route 4.718ns (55.596%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.622     5.130    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reg_unit/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  reg_unit/data_q_reg[14]/Q
                         net (fo=11, routed)          0.848     6.496    reg_unit/out[14]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.620 f  reg_unit/hex_seg_b_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.290    reg_unit/hex_seg_b_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.414 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.545     7.959    reg_unit/hex_seg_b_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.083 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.655    10.738    hex_seg_b_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.617 r  hex_seg_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.617    hex_seg_b[2]
    J3                                                                r  hex_seg_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 3.961ns (46.961%)  route 4.473ns (53.039%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.622     5.130    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  reg_unit/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  reg_unit/data_q_reg[12]/Q
                         net (fo=14, routed)          0.903     6.489    reg_unit/out[12]
    SLICE_X62Y87         LUT4 (Prop_lut4_I2_O)        0.154     6.643 f  reg_unit/hex_seg_b_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.819     7.462    reg_unit/hex_seg_b_OBUF[1]_inst_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.327     7.789 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.434     8.223    reg_unit/hex_seg_b_OBUF[1]_inst_i_2_n_0
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.347 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.317    10.664    hex_seg_b_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.564 r  hex_seg_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.564    hex_seg_b[1]
    G5                                                                r  hex_seg_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 3.736ns (45.322%)  route 4.507ns (54.678%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.133    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sw_sync/data_q_reg[14]/Q
                         net (fo=11, routed)          1.596     7.185    sw_sync/sw_s[14]
    SLICE_X64Y88         LUT4 (Prop_lut4_I1_O)        0.124     7.309 f  sw_sync/hex_seg_a_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.286     7.595    sw_sync/hex_seg_a_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.719 r  sw_sync/hex_seg_a_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.717     8.436    sw_sync/hex_seg_a_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.560 r  sw_sync/hex_seg_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.908    10.468    hex_seg_a_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.375 r  hex_seg_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.375    hex_seg_a[3]
    C5                                                                r  hex_seg_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 3.746ns (45.692%)  route 4.453ns (54.308%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  reg_unit/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_unit/data_q_reg[10]/Q
                         net (fo=10, routed)          1.150     6.735    reg_unit/out[10]
    SLICE_X61Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.859 f  reg_unit/hex_seg_b_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.595     7.454    reg_unit/hex_seg_b_OBUF[0]_inst_i_5_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.578 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.577     8.154    reg_unit/hex_seg_b_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.278 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.131    10.410    hex_seg_b_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.328 r  hex_seg_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.328    hex_seg_b[0]
    F3                                                                r  hex_seg_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 3.745ns (45.796%)  route 4.433ns (54.204%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.626     5.134    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sw_sync/data_q_reg[12]/Q
                         net (fo=14, routed)          1.527     7.117    sw_sync/sw_s[12]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.241 f  sw_sync/hex_seg_a_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.506    sw_sync/hex_seg_a_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.630 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.848     8.478    sw_sync/hex_seg_a_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.602 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.793    10.395    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.312 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.312    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.384ns (72.486%)  route 0.525ns (27.514%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.118     1.737    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.782 r  hex_a/hex_grid_a_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.408     2.190    hex_grid_b_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.365 r  hex_grid_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.365    hex_grid_a[2]
    C3                                                                r  hex_grid_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.454ns (75.993%)  route 0.459ns (24.007%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.118     1.737    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.048     1.785 r  hex_a/hex_grid_a_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.342     2.127    hex_grid_b_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.242     3.369 r  hex_grid_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    hex_grid_a[3]
    B3                                                                r  hex_grid_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.350ns (66.114%)  route 0.692ns (33.886%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    hex_a/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_a/counter_reg[15]/Q
                         net (fo=19, routed)          0.351     1.947    sw_sync/p_0_in[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.992 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.333    hex_seg_a_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     3.497 r  hex_seg_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.497    hex_seg_a[0]
    E6                                                                r  hex_seg_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.364ns (66.488%)  route 0.688ns (33.512%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    hex_a/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_a/counter_reg[15]/Q
                         net (fo=19, routed)          0.351     1.947    sw_sync/p_0_in[0]
    SLICE_X65Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.992 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.329    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.507 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.507    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.355ns (64.252%)  route 0.754ns (35.748%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    hex_a/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_a/counter_reg[15]/Q
                         net (fo=19, routed)          0.423     2.019    sw_sync/p_0_in[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I2_O)        0.045     2.064 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.395    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.564 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.564    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.412ns (66.446%)  route 0.713ns (33.554%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  sw_sync/data_q_reg[3]/Q
                         net (fo=10, routed)          0.229     1.826    sw_sync/sw_s[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.108     1.979    sw_sync/hex_seg_a_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.045     2.024 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.400    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.581 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.581    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.401ns (64.706%)  route 0.764ns (35.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  reg_unit/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[2]/Q
                         net (fo=9, routed)           0.258     1.857    reg_unit/out[2]
    SLICE_X63Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.105     2.007    reg_unit/hex_seg_b_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y86         LUT4 (Prop_lut4_I3_O)        0.045     2.052 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.452    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     3.622 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.622    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.404ns (64.580%)  route 0.770ns (35.420%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  sw_sync/data_q_reg[5]/Q
                         net (fo=12, routed)          0.257     1.855    sw_sync/sw_s[5]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.137     2.037    sw_sync/hex_seg_a_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I1_O)        0.045     2.082 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.458    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.631 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.631    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.391ns (63.867%)  route 0.787ns (36.133%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  button_sync[1]/q_reg/Q
                         net (fo=53, routed)          0.244     1.863    reg_unit/reset_s
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.452    hex_seg_b_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.634 r  hex_seg_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    hex_seg_b[0]
    F3                                                                r  hex_seg_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.426ns (64.666%)  route 0.779ns (35.334%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  sw_sync/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  sw_sync/data_q_reg[0]/Q
                         net (fo=11, routed)          0.233     1.852    sw_sync/sw_s[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  sw_sync/hex_seg_a_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.109     2.007    sw_sync/hex_seg_a_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.052 r  sw_sync/hex_seg_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.488    hex_seg_a_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.660 r  hex_seg_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.660    hex_seg_a[3]
    C5                                                                r  hex_seg_a[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.074ns  (logic 1.316ns (42.830%)  route 1.757ns (57.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.074    button_sync[0]/run_i_IBUF
    SLICE_X63Y81         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    button_sync[0]/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.984ns  (logic 1.322ns (44.291%)  route 1.662ns (55.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.662     2.984    button_sync[1]/reset_IBUF
    SLICE_X64Y80         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 1.325ns (45.378%)  route 1.595ns (54.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.595     2.921    sw_sync/sw_i_IBUF[0]
    SLICE_X64Y82         FDRE                                         r  sw_sync/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  sw_sync/data_q_reg[0]/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 1.328ns (46.432%)  route 1.532ns (53.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.532     2.860    sw_sync/sw_i_IBUF[2]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[2]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.837ns  (logic 1.327ns (46.765%)  route 1.511ns (53.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.511     2.837    sw_sync/sw_i_IBUF[1]
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[1]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.350ns (48.526%)  route 1.432ns (51.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.432     2.783    sw_sync/sw_i_IBUF[3]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[3]/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.711ns  (logic 1.349ns (49.773%)  route 1.362ns (50.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.362     2.711    sw_sync/sw_i_IBUF[5]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504     4.833    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[5]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.631ns  (logic 1.326ns (50.384%)  route 1.305ns (49.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.305     2.631    sw_sync/sw_i_IBUF[6]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501     4.830    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[6]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 1.325ns (51.122%)  route 1.266ns (48.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.266     2.591    sw_sync/sw_i_IBUF[4]
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[4]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 1.340ns (54.810%)  route 1.105ns (45.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.105     2.445    sw_sync/sw_i_IBUF[13]
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509     4.838    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.410ns (54.112%)  route 0.347ns (45.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.347     0.757    sw_sync/sw_i_IBUF[12]
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.977    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[12]/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.425ns (55.654%)  route 0.339ns (44.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.339     0.764    sw_sync/sw_i_IBUF[10]
    SLICE_X64Y82         FDRE                                         r  sw_sync/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  sw_sync/data_q_reg[10]/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.422ns (54.851%)  route 0.347ns (45.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.347     0.769    sw_sync/sw_i_IBUF[14]
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[14]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.420ns (53.128%)  route 0.371ns (46.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.371     0.791    sw_sync/sw_i_IBUF[11]
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  sw_sync/data_q_reg[11]/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.415ns (52.330%)  route 0.378ns (47.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.378     0.794    sw_sync/sw_i_IBUF[8]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[8]/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.424ns (51.654%)  route 0.397ns (48.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.397     0.822    sw_sync/sw_i_IBUF[9]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[9]/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.416ns (49.390%)  route 0.427ns (50.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.427     0.843    sw_sync/sw_i_IBUF[15]
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  sw_sync/data_q_reg[15]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.417ns (49.236%)  route 0.430ns (50.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.430     0.847    sw_sync/sw_i_IBUF[13]
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.977    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  sw_sync/data_q_reg[13]/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.413ns (48.703%)  route 0.435ns (51.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.435     0.848    sw_sync/sw_i_IBUF[7]
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  sw_sync/data_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.402ns (43.604%)  route 0.519ns (56.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.519     0.921    sw_sync/sw_i_IBUF[4]
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.967    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[4]/C





