[INF:CM0023] Creating log file ../../build/tests/ImplFuncArg/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<54> s<53> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<fsm_2_always_block> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<51> c<1> s<50> l<1>
n<> u<6> t<Function_data_type_or_implicit> p<43> s<7> l<4>
n<stateAsmt> u<7> t<StringConst> p<43> s<26> l<4>
n<> u<8> t<IntVec_TypeReg> p<19> s<18> l<4>
n<1> u<9> t<IntConst> p<10> l<4>
n<> u<10> t<Primary_literal> p<11> c<9> l<4>
n<> u<11> t<Constant_primary> p<12> c<10> l<4>
n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<4>
n<0> u<13> t<IntConst> p<14> l<4>
n<> u<14> t<Primary_literal> p<15> c<13> l<4>
n<> u<15> t<Constant_primary> p<16> c<14> l<4>
n<> u<16> t<Constant_expression> p<17> c<15> l<4>
n<> u<17> t<Constant_range> p<18> c<12> l<4>
n<> u<18> t<Packed_dimension> p<19> c<17> l<4>
n<> u<19> t<Data_type> p<20> c<8> l<4>
n<> u<20> t<Data_type_or_implicit> p<22> c<19> s<21> l<4>
n<curr_state> u<21> t<StringConst> p<22> l<4>
n<> u<22> t<Tf_port_item> p<26> c<20> s<25> l<4>
n<> u<23> t<Data_type_or_implicit> p<25> s<24> l<4>
n<next_state> u<24> t<StringConst> p<25> l<4>
n<> u<25> t<Tf_port_item> p<26> c<23> l<4>
n<> u<26> t<Tf_port_list> p<43> c<22> s<41> l<4>
n<curr_state> u<27> t<StringConst> p<28> l<5>
n<> u<28> t<Hierarchical_identifier> p<31> c<27> s<30> l<5>
n<> u<29> t<Bit_select> p<30> l<5>
n<> u<30> t<Select> p<31> c<29> l<5>
n<> u<31> t<Variable_lvalue> p<37> c<28> s<32> l<5>
n<> u<32> t<AssignOp_Assign> p<37> s<36> l<5>
n<next_state> u<33> t<StringConst> p<34> l<5>
n<> u<34> t<Primary_literal> p<35> c<33> l<5>
n<> u<35> t<Primary> p<36> c<34> l<5>
n<> u<36> t<Expression> p<37> c<35> l<5>
n<> u<37> t<Operator_assignment> p<38> c<31> l<5>
n<> u<38> t<Blocking_assignment> p<39> c<37> l<5>
n<> u<39> t<Statement_item> p<40> c<38> l<5>
n<> u<40> t<Statement> p<41> c<39> l<5>
n<> u<41> t<Function_statement_or_null> p<43> c<40> s<42> l<5>
n<> u<42> t<Endfunction> p<43> l<6>
n<> u<43> t<Function_body_declaration> p<44> c<6> l<4>
n<> u<44> t<Function_declaration> p<45> c<43> l<4>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<4>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<4>
n<> u<47> t<Module_common_item> p<48> c<46> l<4>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<4>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<4>
n<> u<50> t<Module_item> p<51> c<49> l<4>
n<> u<51> t<Module_declaration> p<52> c<5> l<1>
n<> u<52> t<Description> p<53> c<51> l<1>
n<> u<53> t<Source_text> p<54> c<52> l<1>
n<> u<54> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "fsm_2_always_block".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@fsm_2_always_block".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@fsm_2_always_block".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/ImplFuncArg/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@fsm_2_always_block)
|vpiName:work@fsm_2_always_block
|uhdmallPackages:
\_package: builtin (builtin), parent:work@fsm_2_always_block
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::builtin::array), parent:builtin
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::builtin::queue), parent:builtin
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::builtin::string), parent:builtin
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::builtin::system), parent:builtin
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@fsm_2_always_block
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@fsm_2_always_block
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@fsm_2_always_block
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@fsm_2_always_block (work@fsm_2_always_block), file:dut.sv, line:1, parent:work@fsm_2_always_block
  |vpiDefName:work@fsm_2_always_block
  |vpiFullName:work@fsm_2_always_block
  |vpiTaskFunc:
  \_function: (work@fsm_2_always_block.stateAsmt), line:4, parent:work@fsm_2_always_block
    |vpiName:stateAsmt
    |vpiFullName:work@fsm_2_always_block.stateAsmt
    |vpiIODecl:
    \_io_decl: (curr_state)
      |vpiName:curr_state
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (curr_state), line:4, parent:curr_state
        |vpiFullName:curr_state
        |vpiRange:
        \_range: , line:4
          |vpiLeftRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
          |vpiRightRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiIODecl:
    \_io_decl: (next_state)
      |vpiName:next_state
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (next_state), line:4, parent:next_state
        |vpiFullName:next_state
        |vpiRange:
        \_range: , line:4, parent:next_state
          |vpiLeftRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
          |vpiRightRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiStmt:
    \_assignment: , line:5, parent:work@fsm_2_always_block.stateAsmt
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_ref_obj: (work@fsm_2_always_block.stateAsmt.curr_state), line:5, parent:work@fsm_2_always_block.stateAsmt
        |vpiName:curr_state
        |vpiFullName:work@fsm_2_always_block.stateAsmt.curr_state
        |vpiActual:
        \_io_decl: (curr_state)
      |vpiRhs:
      \_ref_obj: (work@fsm_2_always_block.stateAsmt.next_state), line:5, parent:work@fsm_2_always_block.stateAsmt
        |vpiName:next_state
        |vpiFullName:work@fsm_2_always_block.stateAsmt.next_state
        |vpiActual:
        \_io_decl: (next_state)
|uhdmtopModules:
\_module: work@fsm_2_always_block (work@fsm_2_always_block), file:dut.sv, line:1
  |vpiDefName:work@fsm_2_always_block
  |vpiName:work@fsm_2_always_block
  |vpiTaskFunc:
  \_function: (work@fsm_2_always_block.stateAsmt), line:4, parent:work@fsm_2_always_block
    |vpiName:stateAsmt
    |vpiFullName:work@fsm_2_always_block.stateAsmt
    |vpiIODecl:
    \_io_decl: (curr_state)
      |vpiName:curr_state
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (curr_state), line:4, parent:curr_state
        |vpiFullName:curr_state
        |vpiRange:
        \_range: , line:4
          |vpiLeftRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
          |vpiRightRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiIODecl:
    \_io_decl: (next_state)
      |vpiName:next_state
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (next_state), line:4, parent:next_state
        |vpiFullName:next_state
        |vpiRange:
        \_range: , line:4, parent:next_state
          |vpiLeftRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
          |vpiRightRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiStmt:
    \_assignment: , line:5, parent:work@fsm_2_always_block.stateAsmt
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_ref_obj: (work@fsm_2_always_block.stateAsmt.curr_state), line:5, parent:work@fsm_2_always_block.stateAsmt
        |vpiName:curr_state
        |vpiFullName:work@fsm_2_always_block.stateAsmt.curr_state
        |vpiActual:
        \_io_decl: (curr_state)
      |vpiRhs:
      \_ref_obj: (work@fsm_2_always_block.stateAsmt.next_state), line:5, parent:work@fsm_2_always_block.stateAsmt
        |vpiName:next_state
        |vpiFullName:work@fsm_2_always_block.stateAsmt.next_state
        |vpiActual:
        \_io_decl: (next_state)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

