
*** Running vivado
    with args -log aes_128_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes_128_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source aes_128_top.tcl -notrace
Command: synth_design -top aes_128_top -part xcku035-ffva1156-1LV-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5548 
WARNING: [Synth 8-1935] empty port in module declaration [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_sbox.v:29]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 351.035 ; gain = 108.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_128_top' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_top.v:15]
INFO: [Synth 8-638] synthesizing module 'aes_128_core' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_core.v:15]
INFO: [Synth 8-638] synthesizing module 'aes_128_subbytes' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:15]
INFO: [Synth 8-638] synthesizing module 'aes_128_sbox' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_sbox.v:15]
	Parameter LENGTH_RAM bound to: 256 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_sbox.v:30]
INFO: [Synth 8-256] done synthesizing module 'aes_128_sbox' (1#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_sbox.v:15]
WARNING: [Synth 8-350] instance 'aes_128_sbox_0' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:37]
WARNING: [Synth 8-350] instance 'aes_128_sbox_1' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:52]
WARNING: [Synth 8-350] instance 'aes_128_sbox_2' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:67]
WARNING: [Synth 8-350] instance 'aes_128_sbox_3' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:82]
WARNING: [Synth 8-350] instance 'aes_128_sbox_4' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:97]
WARNING: [Synth 8-350] instance 'aes_128_sbox_5' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:112]
WARNING: [Synth 8-350] instance 'aes_128_sbox_6' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:127]
WARNING: [Synth 8-350] instance 'aes_128_sbox_7' of module 'aes_128_sbox' requires 14 connections, but only 13 given [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:142]
INFO: [Synth 8-256] done synthesizing module 'aes_128_subbytes' (2#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_subbytes.v:15]
INFO: [Synth 8-638] synthesizing module 'aes_128_mixcol' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_mixcol.v:15]
INFO: [Synth 8-256] done synthesizing module 'aes_128_mixcol' (3#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_mixcol.v:15]
INFO: [Synth 8-256] done synthesizing module 'aes_128_core' (4#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_core.v:15]
INFO: [Synth 8-638] synthesizing module 'aes_128_control' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:15]
INFO: [Synth 8-256] done synthesizing module 'aes_128_control' (5#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:15]
INFO: [Synth 8-256] done synthesizing module 'aes_128_top' (6#1) [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_top.v:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 383.590 ; gain = 140.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 383.590 ; gain = 140.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-ffva1156-1LV-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 383.590 ; gain = 140.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku035-ffva1156-1LV-i
INFO: [Synth 8-4471] merging register 'idle_reg' into 'in_en_r_reg' [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:121]
WARNING: [Synth 8-6014] Unused sequential element idle_reg was removed.  [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:121]
INFO: [Synth 8-5546] ROM "out_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element round_count_reg was removed.  [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:53]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 383.590 ; gain = 140.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 48    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               2K Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aes_128_sbox 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module aes_128_mixcol 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 48    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
Module aes_128_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
Module aes_128_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element aes_128_control/round_count_reg was removed.  [D:/Project/Project_Vivado/Test/Test1/AES/aes_128_control.v:53]
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_0/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_1/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_2/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_3/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_4/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_5/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_6/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal aes_128_core/aes_128_subbytes/aes_128_sbox_7/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_1/i_1' (FD) to 'i_1/i_19'
INFO: [Synth 8-3886] merging instance 'i_2/i_19' (FD) to 'i_2/i_1'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/i_1)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/i_19)
INFO: [Synth 8-3886] merging instance 'i_3/i_1' (FD) to 'i_3/i_19'
INFO: [Synth 8-3886] merging instance 'i_4/i_19' (FD) to 'i_4/i_1'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/i_1)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/i_19)
INFO: [Synth 8-3886] merging instance 'i_5/i_1' (FD) to 'i_5/i_19'
INFO: [Synth 8-3886] merging instance 'i_6/i_19' (FD) to 'i_6/i_1'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_6/i_1)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_5/i_19)
INFO: [Synth 8-3886] merging instance 'i_7/i_1' (FD) to 'i_7/i_19'
INFO: [Synth 8-3886] merging instance 'i_8/i_19' (FD) to 'i_8/i_1'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8/i_1)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_7/i_19)
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_27) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_29) is unused and will be removed from module aes_128_top.
WARNING: [Synth 8-3332] Sequential element (i_31) is unused and will be removed from module aes_128_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
|aes_128_sbox: | ram_reg    | 256 x 8(READ_FIRST)    | W | R | 256 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      |                 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_0/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_0/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_1/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_1/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_2/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_2/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_3/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_3/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_4/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_4/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_5/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_5/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_6/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_6/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_7/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance aes_128_core/aes_128_subbytes/aes_128_sbox_7/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |   197|
|4     |LUT3     |     1|
|5     |LUT4     |    41|
|6     |LUT5     |   130|
|7     |LUT6     |   131|
|8     |RAMB18E2 |     8|
|9     |FDRE     |   266|
|10    |IBUF     |   259|
|11    |OBUF     |   130|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  1165|
|2     |  aes_128_control    |aes_128_control  |   279|
|3     |  aes_128_core       |aes_128_core     |   496|
|4     |    aes_128_mixcol   |aes_128_mixcol   |   128|
|5     |    aes_128_subbytes |aes_128_subbytes |   240|
|6     |      aes_128_sbox_0 |aes_128_sbox     |    30|
|7     |      aes_128_sbox_1 |aes_128_sbox_0   |    30|
|8     |      aes_128_sbox_2 |aes_128_sbox_1   |    30|
|9     |      aes_128_sbox_3 |aes_128_sbox_2   |    30|
|10    |      aes_128_sbox_4 |aes_128_sbox_3   |    30|
|11    |      aes_128_sbox_5 |aes_128_sbox_4   |    30|
|12    |      aes_128_sbox_6 |aes_128_sbox_5   |    30|
|13    |      aes_128_sbox_7 |aes_128_sbox_6   |    30|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 843.789 ; gain = 600.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 149 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 843.789 ; gain = 600.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 843.789 ; gain = 600.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_0/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_1/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_2/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_3/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_4/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_5/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_6/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell aes_128_core/aes_128_subbytes/aes_128_sbox_7/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 259 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 887.289 ; gain = 656.309
INFO: [Common 17-1381] The checkpoint 'D:/Project/Project_Vivado/Test/Test1/Test1.runs/synth_2/aes_128_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes_128_top_utilization_synth.rpt -pb aes_128_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 887.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 22 10:04:43 2018...
