

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2'
================================================================
* Date:           Thu Apr 27 10:40:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.408 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |      514|      514|        20|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     647|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   27|    1935|       9|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     206|    -|
|Register         |        -|    -|    1626|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   27|    3561|     862|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    4|       1|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U12  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U13  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U14  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U15  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U16  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U17  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U18  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U19  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U20  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  27| 1935|   9|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_615_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln15_2_fu_632_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln15_3_fu_637_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_4_fu_682_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_5_fu_687_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_6_fu_434_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_7_fu_440_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln15_8_fu_490_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln15_9_fu_330_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_339_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln16_fu_467_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln18_1_fu_692_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln18_fu_668_p2       |         +|   0|  0|   7|           7|           7|
    |add_ln20_10_fu_416_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln20_11_fu_505_p2    |         +|   0|  0|  13|           5|           4|
    |add_ln20_12_fu_511_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln20_13_fu_533_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln20_14_fu_538_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln20_15_fu_559_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln20_16_fu_564_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln20_17_fu_363_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln20_18_fu_462_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln20_1_fu_750_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_2_fu_754_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_3_fu_768_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_4_fu_759_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_5_fu_737_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_6_fu_741_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_7_fu_763_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_8_fu_772_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_9_fu_392_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln20_fu_746_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_324_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln16_fu_345_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln15_fu_597_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln15_1_fu_422_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln15_2_fu_427_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln15_fu_351_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 647|         460|         414|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  25|          6|    7|         42|
    |A_address1                            |  25|          6|    7|         42|
    |B_address0                            |  25|          6|    7|         42|
    |B_address1                            |  25|          6|    7|         42|
    |ap_NS_fsm                             |  25|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_98                               |   9|          2|    4|          8|
    |indvar_flatten_fu_102                 |   9|          2|    7|         14|
    |j_fu_94                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 206|         48|   62|        240|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |A_load_1_reg_1081                    |  32|   0|   32|          0|
    |A_load_2_reg_1126                    |  32|   0|   32|          0|
    |A_load_3_reg_1166                    |  32|   0|   32|          0|
    |A_load_4_reg_1171                    |  32|   0|   32|          0|
    |A_load_5_reg_1196                    |  32|   0|   32|          0|
    |A_load_6_reg_1201                    |  32|   0|   32|          0|
    |A_load_7_reg_956                     |  32|   0|   32|          0|
    |A_load_8_reg_961                     |  32|   0|   32|          0|
    |A_load_9_reg_1001                    |  32|   0|   32|          0|
    |A_load_reg_1076                      |  32|   0|   32|          0|
    |B_load_1_reg_1026                    |  32|   0|   32|          0|
    |B_load_2_reg_1031                    |  32|   0|   32|          0|
    |B_load_3_reg_1046                    |  32|   0|   32|          0|
    |B_load_4_reg_1051                    |  32|   0|   32|          0|
    |B_load_5_reg_1066                    |  32|   0|   32|          0|
    |B_load_6_reg_1071                    |  32|   0|   32|          0|
    |B_load_7_reg_946                     |  32|   0|   32|          0|
    |B_load_8_reg_951                     |  32|   0|   32|          0|
    |B_load_9_reg_996                     |  32|   0|   32|          0|
    |B_load_reg_991                       |  32|   0|   32|          0|
    |add_ln15_1_reg_1086                  |   6|   0|    7|          1|
    |add_ln15_2_reg_1106                  |   6|   0|    7|          1|
    |add_ln15_3_reg_1111                  |   6|   0|    7|          1|
    |add_ln15_4_reg_1141                  |   6|   0|    7|          1|
    |add_ln15_5_reg_1146                  |   6|   0|    7|          1|
    |add_ln15_6_reg_880                   |   6|   0|    7|          1|
    |add_ln15_7_reg_885                   |   6|   0|    7|          1|
    |add_ln15_8_reg_915                   |   6|   0|    7|          1|
    |add_ln15_reg_827                     |   4|   0|    4|          0|
    |add_ln18_1_reg_1151                  |   7|   0|    7|          0|
    |add_ln18_1_reg_1151_pp0_iter2_reg    |   7|   0|    7|          0|
    |add_ln20_11_reg_931                  |   5|   0|    5|          0|
    |add_ln20_12_reg_936                  |   6|   0|    6|          0|
    |add_ln20_13_reg_981                  |   6|   0|    6|          0|
    |add_ln20_14_reg_986                  |   6|   0|    6|          0|
    |add_ln20_15_reg_1016                 |   7|   0|    7|          0|
    |add_ln20_16_reg_1021                 |   7|   0|    7|          0|
    |add_ln20_17_reg_857                  |   7|   0|    7|          0|
    |add_ln20_18_reg_900                  |   7|   0|    7|          0|
    |add_ln20_2_reg_1276                  |  32|   0|   32|          0|
    |add_ln20_6_reg_1246                  |  32|   0|   32|          0|
    |add_ln20_7_reg_1281                  |  32|   0|   32|          0|
    |add_ln20_8_reg_1286                  |  32|   0|   32|          0|
    |add_ln20_reg_1261                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |i_2_reg_816                          |   4|   0|    4|          0|
    |i_fu_98                              |   4|   0|    4|          0|
    |icmp_ln15_reg_823                    |   1|   0|    1|          0|
    |icmp_ln16_reg_834                    |   1|   0|    1|          0|
    |indvar_flatten_fu_102                |   7|   0|    7|          0|
    |j_fu_94                              |   4|   0|    4|          0|
    |mul_ln20_10_reg_1206                 |  32|   0|   32|          0|
    |mul_ln20_11_reg_1266                 |  32|   0|   32|          0|
    |mul_ln20_12_reg_1211                 |  32|   0|   32|          0|
    |mul_ln20_13_reg_1271                 |  32|   0|   32|          0|
    |mul_ln20_14_reg_1091                 |  32|   0|   32|          0|
    |mul_ln20_15_reg_1216                 |  32|   0|   32|          0|
    |mul_ln20_16_reg_1096                 |  32|   0|   32|          0|
    |mul_ln20_17_reg_1221                 |  32|   0|   32|          0|
    |mul_ln20_18_reg_1121                 |  32|   0|   32|          0|
    |mul_ln20_19_reg_1231                 |  32|   0|   32|          0|
    |mul_ln20_1_reg_1226                  |  32|   0|   32|          0|
    |mul_ln20_2_reg_1156                  |  32|   0|   32|          0|
    |mul_ln20_3_reg_1236                  |  32|   0|   32|          0|
    |mul_ln20_4_reg_1161                  |  32|   0|   32|          0|
    |mul_ln20_5_reg_1241                  |  32|   0|   32|          0|
    |mul_ln20_6_reg_1186                  |  32|   0|   32|          0|
    |mul_ln20_7_reg_1251                  |  32|   0|   32|          0|
    |mul_ln20_8_reg_1191                  |  32|   0|   32|          0|
    |mul_ln20_9_reg_1256                  |  32|   0|   32|          0|
    |mul_ln20_reg_1116                    |  32|   0|   32|          0|
    |select_ln15_1_reg_862                |   4|   0|    4|          0|
    |select_ln15_1_reg_862_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln15_2_reg_868                |   6|   0|    7|          1|
    |select_ln15_2_reg_868_pp0_iter1_reg  |   6|   0|    7|          1|
    |select_ln15_reg_840                  |   4|   0|    4|          0|
    |zext_ln18_1_reg_920                  |   4|   0|    6|          2|
    |zext_ln18_3_reg_849                  |   4|   0|    7|          3|
    |zext_ln18_3_reg_849_pp0_iter1_reg    |   4|   0|    7|          3|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1626|   0| 1644|         18|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_84_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_84_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_84_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_84_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_88_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_88_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_88_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_88_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_92_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_92_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_92_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_92_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_96_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_96_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_96_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_96_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_100_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_100_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_100_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_100_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_104_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_104_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_104_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_104_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_108_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_108_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_108_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_108_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_112_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_112_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_112_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_112_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_116_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_116_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_116_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_116_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_120_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_120_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_120_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_120_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_124_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_124_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_124_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|grp_fu_124_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2|  return value|
|A_address0          |  out|    7|   ap_memory|                                                    A|         array|
|A_ce0               |  out|    1|   ap_memory|                                                    A|         array|
|A_q0                |   in|   32|   ap_memory|                                                    A|         array|
|A_address1          |  out|    7|   ap_memory|                                                    A|         array|
|A_ce1               |  out|    1|   ap_memory|                                                    A|         array|
|A_q1                |   in|   32|   ap_memory|                                                    A|         array|
|tmp_address0        |  out|    7|   ap_memory|                                                  tmp|         array|
|tmp_ce0             |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_we0             |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_d0              |  out|   32|   ap_memory|                                                  tmp|         array|
|B_address0          |  out|    7|   ap_memory|                                                    B|         array|
|B_ce0               |  out|    1|   ap_memory|                                                    B|         array|
|B_q0                |   in|   32|   ap_memory|                                                    B|         array|
|B_address1          |  out|    7|   ap_memory|                                                    B|         array|
|B_ce1               |  out|    1|   ap_memory|                                                    B|         array|
|B_q1                |   in|   32|   ap_memory|                                                    B|         array|
|alpha               |   in|   32|     ap_none|                                                alpha|        scalar|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

