//Note: initial mapping (logical qubit at each location): 2, 0, -1, -1, -1, 1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 
//Note: initial mapping (location of each logical qubit): 1, 5, 0, 
OPENQASM 2.0;
include "qelib1.inc";
qreg q[20];
creg c[20];
u3(3.141593, 0.000000, 3.141593) q[0]; //cycle: 0 //u3(3.141593, 0.000000, 3.141593) q[2]
cx q[1],q[0]; //cycle: 1 //cx q[0],q[2]
cx q[0],q[5]; //cycle: 3 //cx q[2],q[1]
u3(1.570796, 0.000000, 3.141593) q[1]; //cycle: 3 //u3(1.570796, 0.000000, 3.141593) q[0]
u3(0.000000, 0.000000, 0.785398) q[1]; //cycle: 4 //u3(0.000000, 0.000000, 0.785398) q[0]
u3(0.000000, 0.000000, 0.785398) q[5]; //cycle: 5 //u3(0.000000, 0.000000, 0.785398) q[1]
u3(0.000000, 0.000000, 0.785398) q[0]; //cycle: 5 //u3(0.000000, 0.000000, 0.785398) q[2]
cx q[0],q[5]; //cycle: 6 //cx q[2],q[1]
cx q[1],q[0]; //cycle: 8 //cx q[0],q[2]
swp q[1],q[6]; //cycle: 10
u3(0.000000, 0.000000, -0.785398) q[0]; //cycle: 10 //u3(0.000000, 0.000000, -0.785398) q[2]
cx q[5],q[6]; //cycle: 16 //cx q[1],q[0]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 18 //u3(0.000000, 0.000000, 0.785398) q[0]
cx q[5],q[0]; //cycle: 18 //cx q[1],q[2]
swp q[1],q[6]; //cycle: 19
u3(0.000000, 0.000000, -0.785398) q[5]; //cycle: 20 //u3(0.000000, 0.000000, -0.785398) q[1]
u3(0.000000, 0.000000, -0.785398) q[0]; //cycle: 20 //u3(0.000000, 0.000000, -0.785398) q[2]
cx q[1],q[0]; //cycle: 25 //cx q[0],q[2]
swp q[0],q[5]; //cycle: 27
cx q[0],q[1]; //cycle: 33 //cx q[1],q[0]
u3(1.570796, 0.000000, 3.141593) q[1]; //cycle: 35 //u3(1.570796, 0.000000, 3.141593) q[0]
cx q[5],q[0]; //cycle: 35 //cx q[2],q[1]
u3(0.000000, 0.000000, 0.785398) q[1]; //cycle: 36 //u3(0.000000, 0.000000, 0.785398) q[0]
u3(0.000000, 0.000000, 0.785398) q[0]; //cycle: 37 //u3(0.000000, 0.000000, 0.785398) q[1]
u3(1.570796, 0.000000, 3.141593) q[5]; //cycle: 37 //u3(1.570796, 0.000000, 3.141593) q[2]
u3(0.000000, 0.000000, 0.785398) q[5]; //cycle: 38 //u3(0.000000, 0.000000, 0.785398) q[2]
cx q[0],q[1]; //cycle: 38 //cx q[1],q[0]
cx q[5],q[0]; //cycle: 40 //cx q[2],q[1]
swp q[5],q[6]; //cycle: 42
u3(0.000000, 0.000000, -0.785398) q[0]; //cycle: 42 //u3(0.000000, 0.000000, -0.785398) q[1]
cx q[1],q[6]; //cycle: 48 //cx q[0],q[2]
cx q[1],q[0]; //cycle: 50 //cx q[0],q[1]
u3(0.000000, 0.000000, 0.785398) q[6]; //cycle: 50 //u3(0.000000, 0.000000, 0.785398) q[2]
u3(0.000000, 0.000000, -0.785398) q[1]; //cycle: 52 //u3(0.000000, 0.000000, -0.785398) q[0]
u3(0.000000, 0.000000, -0.785398) q[0]; //cycle: 52 //u3(0.000000, 0.000000, -0.785398) q[1]
swp q[1],q[6]; //cycle: 53
cx q[1],q[0]; //cycle: 59 //cx q[2],q[1]
cx q[6],q[1]; //cycle: 61 //cx q[0],q[2]
swp q[5],q[6]; //cycle: 63
u3(1.570796, 0.000000, 3.141593) q[1]; //cycle: 63 //u3(1.570796, 0.000000, 3.141593) q[2]
cx q[0],q[5]; //cycle: 69 //cx q[1],q[0]
cx q[0],q[1]; //cycle: 71 //cx q[1],q[2]
//36 original gates
//42 gates in generated circuit
//39 original depth (cycles)
//73 depth of generated circuit
//43579 nodes popped from queue for processing.
//1465 nodes remain in queue.
