eba3e9a0de5fe351fa527e2e4280523bc6e638bc
Fixed [RISCY CORE] Problem with executing ecall instruction when there's a halt request pending #31
diff --git a/riscv_controller.sv b/riscv_controller.sv
index 4486f6a..2f40f75 100644
--- a/riscv_controller.sv
+++ b/riscv_controller.sv
@@ -424,6 +424,10 @@ module riscv_controller
                     unique case(1'b1)
                       branch_in_id:
                         ctrl_fsm_ns = DBG_WAIT_BRANCH;
+                      mret_insn_i | uret_insn_i | ecall_insn_i | pipe_flush_i | ebrk_insn_i | illegal_insn_i | csr_status_i:
+                        //these instructions accept the Dbg after flushing
+                        //for csr_status instructions, id_ready is 1 so they can change state to FLUSH_EX
+                        ctrl_fsm_ns = FLUSH_EX;
                       default:
                         ctrl_fsm_ns = DBG_SIGNAL;
                     endcase