// Seed: 1817032655
module module_0 #(
    parameter id_3 = 32'd92,
    parameter id_4 = 32'd49
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire _id_3;
  wire [id_3 : 1] _id_4;
  wire [id_4  <  -1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd13,
    parameter id_5 = 32'd57,
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  input wire _id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  [!  id_6 : id_5] id_7;
  logic [ -1 'b0 : id_4] id_8;
  ;
  wire id_9;
endmodule
