 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Fri Mar 21 13:31:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_1_/Q (DFKCNQD1)    0.016    0.082    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1[1] (net)     2    0.002    0.000    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1215/ZN (ND2D1)    0.018    0.016    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1114 (net)     2    0.002    0.000    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U322/ZN (INVD0)    0.013    0.013    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1036 (net)     1    0.001    0.000    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1216/ZN (AOI21D1)    0.053    0.041    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1113 (net)     2    0.003    0.000    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1219/ZN (OAI21D1)    0.034    0.028    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1108 (net)     2    0.003    0.000    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1223/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1104 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1226/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1099 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1230/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1095 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1232/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1090 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1236/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1086 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1239/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1081 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1243/Z (AO21D0)    0.022    0.047    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1052 (net)     1    0.001    0.000    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1308/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1056 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1312/CO (FA1D0)    0.025    0.053    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1057 (net)     1    0.001    0.000    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1313/CO (FA1D0)    0.025    0.053    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1066 (net)     1    0.001    0.000    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1322/CO (FA1D0)    0.025    0.053    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1067 (net)     1    0.001    0.000    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1323/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1077 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1327/Z (AO21D1)    0.016    0.038    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1073 (net)     1    0.001    0.000    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1332/CO (FA1D0)    0.025    0.051    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1072 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1331/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1071 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1330/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1070 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1329/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N218 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_0_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_1_/Q (DFKCNQD1)    0.016    0.082    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3[1] (net)     2    0.002    0.000    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1278/ZN (ND2D1)    0.018    0.016    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1166 (net)     2    0.002    0.000    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U320/ZN (INVD0)    0.013    0.013    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1046 (net)     1    0.001    0.000    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1279/ZN (AOI21D1)    0.053    0.041    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1165 (net)     2    0.003    0.000    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1282/ZN (OAI21D1)    0.034    0.028    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1160 (net)     2    0.003    0.000    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1286/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1156 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1289/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1151 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1293/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1147 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1295/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1142 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1299/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1138 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1302/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1133 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1306/Z (AO21D0)    0.022    0.047    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1053 (net)     1    0.001    0.000    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1309/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1055 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1311/CO (FA1D0)    0.025    0.053    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1058 (net)     1    0.001    0.000    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1314/CO (FA1D0)    0.025    0.053    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1118 (net)     1    0.001    0.000    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1356/CO (FA1D0)    0.025    0.053    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1119 (net)     1    0.001    0.000    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1357/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1129 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1361/Z (AO21D1)    0.016    0.038    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1125 (net)     1    0.001    0.000    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1366/CO (FA1D0)    0.025    0.051    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1124 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1365/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1123 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1364/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1122 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1363/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N238 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1_reg_1_/Q (DFKCNQD1)    0.016    0.082    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_1_1[1] (net)     2    0.002    0.000    0.082 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1246/ZN (ND2D1)    0.018    0.016    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1218 (net)     2    0.002    0.000    0.097 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U318/ZN (INVD0)    0.013    0.013    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1041 (net)     1    0.001    0.000    0.111 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1247/ZN (AOI21D1)    0.053    0.041    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1217 (net)     2    0.003    0.000    0.151 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1250/ZN (OAI21D1)    0.034    0.028    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1212 (net)     2    0.003    0.000    0.179 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1254/ZN (AOI21D1)    0.053    0.035    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1208 (net)     2    0.003    0.000    0.215 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1257/ZN (OAI21D1)    0.034    0.028    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1203 (net)     2    0.003    0.000    0.243 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1261/ZN (AOI21D1)    0.053    0.035    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1199 (net)     2    0.003    0.000    0.278 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1263/ZN (OAI21D1)    0.034    0.028    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1194 (net)     2    0.003    0.000    0.306 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1267/ZN (AOI21D1)    0.053    0.035    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1190 (net)     2    0.003    0.000    0.342 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1270/ZN (OAI21D1)    0.032    0.026    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1185 (net)     2    0.002    0.000    0.368 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1274/Z (AO21D0)    0.022    0.047    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1051 (net)     1    0.001    0.000    0.415 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1307/CO (FA1D0)    0.025    0.052    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1054 (net)     1    0.001    0.000    0.468 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1310/CO (FA1D0)    0.025    0.053    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1059 (net)     1    0.001    0.000    0.520 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1315/CO (FA1D0)    0.025    0.053    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1170 (net)     1    0.001    0.000    0.573 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1390/CO (FA1D0)    0.025    0.053    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1171 (net)     1    0.001    0.000    0.626 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1391/CO (FA1D0)    0.035    0.063    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1181 (net)     2    0.003    0.000    0.689 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1395/Z (AO21D1)    0.016    0.038    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1177 (net)     1    0.001    0.000    0.727 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1400/CO (FA1D0)    0.025    0.051    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1176 (net)     1    0.001    0.000    0.777 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1399/CO (FA1D0)    0.025    0.053    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1175 (net)     1    0.001    0.000    0.830 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1398/CO (FA1D0)    0.028    0.056    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1174 (net)     1    0.002    0.000    0.886 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1397/Z (CKXOR2D0)    0.025    0.049    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N258 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/D (DFKCNQD1)    0.025    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/out_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.065      0.935
  data required time                                                                    0.935
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.935
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_3_/Q (DFQD1)    0.121    0.122    0.122 r
  mac_array_instance/genblk1_4__mac_col_inst/q_out[3] (net)    15    0.020    0.000     0.122 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[3] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.122 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[3] (net)    0.020    0.000    0.122 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U765/ZN (XNR2D1)    0.061    0.097    0.219 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n946 (net)    11    0.009    0.000    0.219 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U766/ZN (ND2D1)    0.054    0.046    0.265 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n948 (net)     9    0.007    0.000    0.265 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U787/ZN (OAI22D0)    0.117    0.068    0.333 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n933 (net)     1    0.003    0.000    0.333 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U125/S (HA1D0)    0.024    0.072    0.404 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n381 (net)     1    0.001    0.000    0.404 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U228/S (FA1D0)    0.031    0.067    0.471 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n917 (net)     1    0.002    0.000    0.471 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1124/CO (FA1D1)    0.020    0.086    0.557 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n405 (net)     2    0.002    0.000    0.557 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U809/ZN (CKND2D0)    0.024    0.019    0.576 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n388 (net)     1    0.001    0.000    0.576 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U811/ZN (ND2D0)    0.037    0.030    0.606 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n914 (net)     1    0.002    0.000    0.606 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1123/CO (FA1D1)    0.022    0.045    0.651 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n913 (net)     1    0.002    0.000    0.651 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1122/CO (FA1D1)    0.022    0.042    0.692 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n912 (net)     1    0.002    0.000    0.692 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1121/CO (FA1D1)    0.024    0.043    0.735 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n403 (net)     2    0.003    0.000    0.735 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U31/ZN (IOA21D1)    0.026    0.018    0.753 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n392 (net)     1    0.002    0.000    0.753 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U70/ZN (ND2D2)    0.021    0.018    0.771 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n911 (net)     2    0.004    0.000    0.771 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U812/ZN (CKND2)    0.013    0.012    0.783 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n396 (net)     1    0.002    0.000    0.783 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U813/ZN (OAI21D2)    0.032    0.015    0.798 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n904 (net)     1    0.002    0.000    0.798 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1117/CO (FA1D1)    0.023    0.044    0.843 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n963 (net)     2    0.002    0.000    0.843 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U153/ZN (IOA21D0)    0.030    0.020    0.862 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n968 (net)     1    0.001    0.000    0.862 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U282/ZN (ND2D1)    0.023    0.021    0.883 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n969 (net)     1    0.002    0.000    0.883 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1162/CO (FA1D1)    0.017    0.037    0.920 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1163/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N18 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product0_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product0_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1195/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U11/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1195/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U11/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1195/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U11/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1195/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U11/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1210/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1199/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U338/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1210/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1199/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U338/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1210/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1199/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U338/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1210/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1199/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U338/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1165/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n17 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n983 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1164/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n982 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n968 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n981 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n980 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n979 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1160/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1159/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U334/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N147 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1165/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n17 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n983 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1164/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n982 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n968 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n981 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n980 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n979 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1160/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1159/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U334/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N147 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1165/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n17 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n983 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1164/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n982 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n968 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n981 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n980 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n979 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1160/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1159/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U334/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N147 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product0[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1165/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n17 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U46/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n983 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1164/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n982 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1163/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n968 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U37/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n981 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1162/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n980 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1161/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n979 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1160/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n978 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1159/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n977 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1158/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n971 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1154/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n970 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1153/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n969 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1152/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n972 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1157/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n973 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U334/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n976 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N147 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_0_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1167/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U333/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U8/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1167/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U333/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U8/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1167/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U333/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U8/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U45/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1167/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U333/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U8/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1186/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U340/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1186/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U340/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1186/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U340/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product4[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1194/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n19 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U49/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1017 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1193/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1016 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1192/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1002 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1015 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1191/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1014 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1190/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1013 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1189/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1012 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1188/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1187/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1005 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1184/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1004 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1183/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1003 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1182/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1006 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1186/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1007 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U340/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U10/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N181 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_2_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1196/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1201/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1196/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1201/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1196/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1201/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1209/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n20 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U50/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1034 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1208/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1033 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1207/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1019 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1032 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1206/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1031 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1205/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1030 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1204/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1029 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1203/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1028 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1202/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1022 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1198/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1021 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1197/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1020 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1196/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1023 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1201/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1024 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U339/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1027 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U9/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N198 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1170/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U335/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U6/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_19_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1170/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U335/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U6/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_18_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1170/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U335/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U6/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_17_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/CP (DFKCNQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_1_/Q (DFKCNQD1)    0.013    0.079    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2[1] (net)     1    0.001    0.000    0.079 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1180/CO (FA1D0)    0.031    0.102    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n18 (net)     1    0.002    0.000    0.181 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U51/CO (FA1D1)    0.018    0.040    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n1000 (net)     1    0.001    0.000    0.221 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1179/CO (FA1D0)    0.025    0.051    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n999 (net)     1    0.001    0.000    0.273 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1178/CO (FA1D0)    0.031    0.060    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n985 (net)     1    0.002    0.000    0.332 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.018    0.040    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n998 (net)     1    0.001    0.000    0.372 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1177/CO (FA1D0)    0.025    0.051    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n997 (net)     1    0.001    0.000    0.424 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1176/CO (FA1D0)    0.025    0.053    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n996 (net)     1    0.001    0.000    0.477 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1175/CO (FA1D0)    0.025    0.053    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n995 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1174/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n994 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1173/CO (FA1D0)    0.025    0.053    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n988 (net)     1    0.001    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1170/CO (FA1D0)    0.025    0.053    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n987 (net)     1    0.001    0.000    0.688 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1169/CO (FA1D0)    0.025    0.053    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n986 (net)     1    0.001    0.000    0.741 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1168/CO (FA1D0)    0.025    0.053    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n989 (net)     1    0.001    0.000    0.794 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1172/CO (FA1D0)    0.025    0.053    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n990 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U335/CO (FA1D0)    0.022    0.050    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n993 (net)     1    0.001    0.000    0.897 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U6/ZN (INVD0)    0.050    0.034    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N164 (net)     4    0.004    0.000    0.931 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_/D (DFKCNQD1)    0.050    0.000    0.931 r
  data arrival time                                                                     0.931

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/psum_0_1_reg_16_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.069      0.931
  data required time                                                                    0.931
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.931
  data arrival time                                                                    -0.931
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_63_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_62_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_61_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_58_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_56_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_50_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_49_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_48_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_46_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_44_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_42_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_41_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_38_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_37_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_36_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_34_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_33_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_31_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_28_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_23_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_22_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_21_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_20_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_19_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_18_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_17_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_16_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_15_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_14_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_13_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_12_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_11_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_10_/E (EDFQD1)                        0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_9_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_8_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_7_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_6_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_5_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_4_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_3_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_2_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_1_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[13] (input port clocked by clk)
  Endpoint: kmem_instance/memory12_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[13] (in)                                                    0.011     0.002      0.202 f
  inst[13] (net)                                6        0.005               0.000      0.202 f
  kmem_instance/A[1] (sram_w16_sram_bit64_0)                                 0.000      0.202 f
  kmem_instance/A[1] (net)                               0.005               0.000      0.202 f
  kmem_instance/U28/ZN (INVD0)                                     0.033     0.022      0.224 r
  kmem_instance/n8 (net)                        2        0.002               0.000      0.224 r
  kmem_instance/U42/ZN (ND2D1)                                     0.070     0.050      0.274 f
  kmem_instance/n18 (net)                       4        0.010               0.000      0.274 f
  kmem_instance/U106/ZN (NR2D2)                                    0.294     0.179      0.453 r
  kmem_instance/n165 (net)                     65        0.052               0.000      0.453 r
  kmem_instance/U50/ZN (INR2D2)                                    0.237     0.173      0.627 r
  kmem_instance/n1600 (net)                    22        0.041               0.000      0.627 r
  kmem_instance/U107/Z (CKBD1)                                     0.469     0.280      0.907 r
  kmem_instance/n700 (net)                     43        0.082               0.000      0.907 r
  kmem_instance/memory12_reg_0_/E (EDFQD1)                         0.469     0.000      0.907 r
  data arrival time                                                                     0.907

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  kmem_instance/memory12_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                                        -0.093      0.907
  data required time                                                                    0.907
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.907
  data arrival time                                                                    -0.907
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_11_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_7__mac_col_inst/query_q_reg_11_/Q (DFQD1)    0.070    0.094    0.094 r
  mac_array_instance/genblk1_7__mac_col_inst/n[53] (net)    13    0.011      0.000      0.094 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[11] (mac_8in_bw8_bw_psum20_pr8_0)    0.000    0.094 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/a[11] (net)    0.011    0.000    0.094 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U539/ZN (XNR2D1)    0.061    0.090    0.184 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n392 (net)    11    0.009    0.000    0.184 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U540/ZN (ND2D1)    0.054    0.046    0.230 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n394 (net)     9    0.007    0.000    0.230 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U546/ZN (OAI22D0)    0.117    0.068    0.298 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n379 (net)     1    0.003    0.000    0.298 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U104/S (HA1D0)    0.024    0.072    0.370 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n189 (net)     1    0.001    0.000    0.370 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U170/S (FA1D0)    0.024    0.061    0.431 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n367 (net)     1    0.001    0.000    0.431 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U203/CO (FA1D0)    0.025    0.099    0.530 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n363 (net)     1    0.001    0.000    0.530 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U204/CO (FA1D0)    0.025    0.053    0.583 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n362 (net)     1    0.001    0.000    0.583 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U280/CO (FA1D0)    0.025    0.053    0.636 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n361 (net)     1    0.001    0.000    0.636 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U205/CO (FA1D0)    0.031    0.060    0.695 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n360 (net)     1    0.002    0.000    0.695 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U52/CO (FA1D2)    0.031    0.048    0.743 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n210 (net)     2    0.004    0.000    0.743 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U51/ZN (AOI22D2)    0.048    0.033    0.776 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n348 (net)     2    0.004    0.000    0.776 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U50/ZN (OAI22D2)    0.030    0.023    0.799 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n357 (net)     1    0.002    0.000    0.799 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U765/CO (FA1D1)    0.023    0.044    0.843 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n410 (net)     2    0.002    0.000    0.843 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U46/ZN (INVD0)    0.021    0.019    0.862 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n413 (net)     1    0.001    0.000    0.862 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U45/ZN (OAI21D1)    0.031    0.019    0.881 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n414 (net)     1    0.002    0.000    0.881 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.017    0.039    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/n417 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/U800/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/N34 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_7__mac_col_inst/mac_8in_instance/product1_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_41_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_41_/Q (DFQD1)    0.109    0.115    0.115 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[41] (net)    13    0.018    0.000    0.115 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[41] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.115 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[41] (net)    0.018    0.000    0.115 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U582/ZN (XNR2D1)    0.062    0.097    0.212 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n745 (net)    11    0.009    0.000    0.212 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U77/ZN (CKND2D1)    0.055    0.046    0.258 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n747 (net)     9    0.008    0.000    0.258 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U599/ZN (OAI22D0)    0.075    0.045    0.304 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n206 (net)     1    0.001    0.000    0.304 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U152/S (FA1D0)    0.024    0.072    0.376 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n716 (net)     1    0.001    0.000    0.376 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U233/CO (FA1D0)    0.025    0.099    0.475 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n711 (net)     1    0.001    0.000    0.475 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U234/CO (FA1D0)    0.025    0.053    0.528 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n709 (net)     1    0.001    0.000    0.528 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U235/CO (FA1D0)    0.025    0.053    0.581 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n708 (net)     1    0.001    0.000    0.581 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U236/CO (FA1D0)    0.031    0.060    0.641 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n707 (net)     1    0.002    0.000    0.641 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.022    0.044    0.684 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n706 (net)     1    0.002    0.000    0.684 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U31/CO (FA1D1)    0.024    0.043    0.728 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n332 (net)     2    0.003    0.000    0.728 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U191/ZN (IOA21D1)    0.024    0.017    0.745 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n224 (net)     1    0.002    0.000    0.745 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U25/ZN (CKND2D2)    0.017    0.014    0.759 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n705 (net)     2    0.002    0.000    0.759 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U89/ZN (INVD0)    0.021    0.017    0.776 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n228 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U17/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n698 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U990/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n756 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U105/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n761 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U57/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n762 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U237/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n765 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U1031/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N98 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product5_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product5_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_59_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_1__mac_col_inst/query_q_reg_59_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_1__mac_col_inst/q_out[59] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[59] (mac_8in_bw8_bw_psum20_pr8_6)    0.000    0.120 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/a[59] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U676/ZN (XNR2D1)    0.068    0.101    0.222 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n915 (net)    11    0.011    0.000    0.222 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U60/ZN (ND2D2)    0.033    0.032    0.254 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n917 (net)     9    0.007    0.000    0.254 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U59/ZN (OAI22D0)    0.125    0.068    0.322 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n902 (net)     1    0.004    0.000    0.322 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1140/S (HA1D1)    0.027    0.074    0.396 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n307 (net)     1    0.002    0.000    0.396 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U700/S (FA1D1)    0.022    0.054    0.450 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n890 (net)     1    0.002    0.000    0.450 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1128/CO (FA1D1)    0.022    0.086    0.535 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n886 (net)     1    0.002    0.000    0.535 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1127/CO (FA1D1)    0.023    0.042    0.577 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n364 (net)     2    0.002    0.000    0.577 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U56/ZN (ND2D0)    0.023    0.019    0.597 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n330 (net)     1    0.001    0.000    0.597 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U55/ZN (CKND2D1)    0.016    0.016    0.612 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n885 (net)     1    0.001    0.000    0.612 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U198/CO (FA1D0)    0.031    0.057    0.670 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n884 (net)     1    0.002    0.000    0.670 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U48/CO (FA1D2)    0.028    0.045    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n378 (net)     2    0.002    0.000    0.715 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U58/ZN (IOA21D0)    0.027    0.021    0.735 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n334 (net)     1    0.001    0.000    0.735 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U57/ZN (ND2D1)    0.024    0.022    0.757 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n883 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U725/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n338 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U137/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n876 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U1123/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n933 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U46/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n938 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U45/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n939 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U199/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/n942 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/U298/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/N130 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_1__mac_col_inst/mac_8in_instance/product7_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_21_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_21_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/q_out[21] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[21] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[21] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U412/Z (CKXOR2D0)    0.029    0.089    0.209 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n71 (net)     1    0.001    0.000    0.209 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U100/ZN (ND2D1)    0.056    0.040    0.249 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n520 (net)     9    0.008    0.000    0.249 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U63/ZN (OAI22D0)    0.092    0.055    0.304 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n506 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U50/S (HA1D0)    0.024    0.067    0.371 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n78 (net)     1    0.001    0.000    0.371 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U215/S (FA1D0)    0.024    0.061    0.432 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n493 (net)     1    0.001    0.000    0.432 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U272/CO (FA1D0)    0.031    0.105    0.537 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n489 (net)     1    0.002    0.000    0.537 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U44/CO (FA1D1)    0.018    0.040    0.577 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n488 (net)     1    0.001    0.000    0.577 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U273/CO (FA1D0)    0.031    0.058    0.635 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n487 (net)     1    0.002    0.000    0.635 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U38/CO (FA1D1)    0.022    0.044    0.679 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n486 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.024    0.043    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n319 (net)     2    0.003    0.000    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U98/ZN (IOA21D1)    0.021    0.015    0.737 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n101 (net)     1    0.001    0.000    0.737 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U28/ZN (ND2D1)    0.024    0.020    0.757 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n485 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U73/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n105 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U62/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n478 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U865/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n536 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U61/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n541 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U60/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n542 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U274/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n545 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U905/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N50 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product2_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product2_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_13_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_13_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[13] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[13] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[13] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U347/Z (CKXOR2D0)    0.029    0.089    0.209 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n22 (net)     1    0.001    0.000    0.209 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U96/ZN (ND2D1)    0.056    0.040    0.249 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n441 (net)     9    0.008    0.000    0.249 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U58/ZN (OAI22D0)    0.092    0.055    0.304 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n427 (net)     1    0.002    0.000    0.304 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U47/S (HA1D0)    0.024    0.067    0.371 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n29 (net)     1    0.001    0.000    0.371 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U214/S (FA1D0)    0.024    0.061    0.432 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n414 (net)     1    0.001    0.000    0.432 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U258/CO (FA1D0)    0.031    0.105    0.537 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n410 (net)     1    0.002    0.000    0.537 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U35/CO (FA1D1)    0.018    0.040    0.577 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n409 (net)     1    0.001    0.000    0.577 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U259/CO (FA1D0)    0.031    0.058    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n408 (net)     1    0.002    0.000    0.635 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U27/CO (FA1D1)    0.022    0.044    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n407 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U20/CO (FA1D1)    0.024    0.043    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n309 (net)     2    0.003    0.000    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U94/ZN (IOA21D1)    0.021    0.015    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n52 (net)     1    0.001    0.000    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U17/ZN (ND2D1)    0.024    0.020    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n406 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U70/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n56 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U57/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n399 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U804/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n457 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U56/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n462 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U55/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n463 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U260/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n466 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U845/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N34 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product1_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_45_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_45_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/q_out[45] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[45] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[45] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U575/Z (CKXOR2D0)    0.035    0.093    0.214 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n194 (net)     1    0.002    0.000    0.214 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U108/ZN (CKND2D2)    0.032    0.025    0.239 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n733 (net)     9    0.007    0.000    0.239 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U107/ZN (OAI22D0)    0.117    0.064    0.302 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n718 (net)     1    0.003    0.000    0.302 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U49/S (HA1D0)    0.024    0.072    0.374 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n201 (net)     1    0.001    0.000    0.374 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U203/S (FA1D0)    0.024    0.061    0.435 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n706 (net)     1    0.001    0.000    0.435 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U251/CO (FA1D0)    0.025    0.099    0.534 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n702 (net)     1    0.001    0.000    0.534 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U252/CO (FA1D0)    0.031    0.060    0.593 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n701 (net)     1    0.002    0.000    0.593 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U43/CO (FA1D1)    0.022    0.044    0.637 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n700 (net)     1    0.002    0.000    0.637 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U40/CO (FA1D1)    0.022    0.042    0.679 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n699 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U35/CO (FA1D1)    0.024    0.043    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n325 (net)     2    0.003    0.000    0.722 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U106/ZN (IOA21D1)    0.021    0.015    0.737 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n224 (net)     1    0.001    0.000    0.737 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U105/ZN (ND2D1)    0.024    0.020    0.757 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n698 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U76/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n228 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U58/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n691 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U990/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n749 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U75/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n754 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U74/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n755 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U253/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n758 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U1029/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N98 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product5_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product5_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_21_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[21] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[21] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[21] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U399/Z (CKXOR2D0)    0.035    0.093    0.214 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n63 (net)     1    0.002    0.000    0.214 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U89/ZN (CKND2D2)    0.032    0.025    0.239 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n512 (net)     9    0.007    0.000    0.239 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U88/ZN (OAI22D0)    0.117    0.064    0.302 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n497 (net)     1    0.003    0.000    0.302 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U46/S (HA1D0)    0.024    0.072    0.374 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n70 (net)     1    0.001    0.000    0.374 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U209/S (FA1D0)    0.024    0.061    0.435 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n485 (net)     1    0.001    0.000    0.435 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U254/CO (FA1D0)    0.025    0.099    0.534 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n481 (net)     1    0.001    0.000    0.534 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U255/CO (FA1D0)    0.031    0.060    0.593 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n480 (net)     1    0.002    0.000    0.593 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U34/CO (FA1D1)    0.022    0.044    0.637 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n479 (net)     1    0.002    0.000    0.637 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U25/CO (FA1D1)    0.022    0.042    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n478 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U21/CO (FA1D1)    0.024    0.043    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n311 (net)     2    0.003    0.000    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U87/ZN (IOA21D1)    0.021    0.015    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n93 (net)     1    0.001    0.000    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U86/ZN (ND2D1)    0.024    0.020    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n477 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U68/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n97 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U180/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n470 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U847/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n528 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U67/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n533 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U66/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n534 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U256/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n537 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U888/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N50 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product2_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_53_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_53_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/q_out[53] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[53] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[53] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U616/Z (CKXOR2D0)    0.035    0.093    0.214 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n227 (net)     1    0.002    0.000    0.214 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U104/ZN (CKND2D2)    0.032    0.025    0.239 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n796 (net)     9    0.007    0.000    0.239 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U103/ZN (OAI22D0)    0.117    0.064    0.302 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n781 (net)     1    0.003    0.000    0.302 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U45/S (HA1D0)    0.024    0.072    0.374 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n234 (net)     1    0.001    0.000    0.374 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U194/S (FA1D0)    0.024    0.061    0.435 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n769 (net)     1    0.001    0.000    0.435 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U228/CO (FA1D0)    0.025    0.099    0.534 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n765 (net)     1    0.001    0.000    0.534 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U229/CO (FA1D0)    0.031    0.060    0.593 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n764 (net)     1    0.002    0.000    0.593 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U32/CO (FA1D1)    0.022    0.044    0.637 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n763 (net)     1    0.002    0.000    0.637 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U26/CO (FA1D1)    0.022    0.042    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n762 (net)     1    0.002    0.000    0.679 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U23/CO (FA1D1)    0.024    0.043    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n319 (net)     2    0.003    0.000    0.722 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U102/ZN (IOA21D1)    0.021    0.015    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n257 (net)     1    0.001    0.000    0.737 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U101/ZN (ND2D1)    0.024    0.020    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n761 (net)     2    0.002    0.000    0.757 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U73/ZN (INVD0)    0.021    0.019    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n261 (net)     1    0.001    0.000    0.776 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U54/ZN (OAI21D1)    0.031    0.019    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n754 (net)     1    0.002    0.000    0.796 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1017/CO (FA1D1)    0.024    0.045    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n812 (net)     2    0.003    0.000    0.841 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U72/ZN (IOA21D1)    0.023    0.015    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n817 (net)     1    0.001    0.000    0.856 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U71/ZN (CKND2D1)    0.016    0.016    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n818 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U230/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n821 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U1058/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_13_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_2__mac_col_inst/query_q_reg_13_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_2__mac_col_inst/q_out[13] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[13] (mac_8in_bw8_bw_psum20_pr8_5)    0.000    0.120 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/a[13] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U352/Z (CKXOR2D0)    0.028    0.088    0.208 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n30 (net)     1    0.001    0.000    0.208 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U354/ZN (CKND2D1)    0.055    0.039    0.247 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n456 (net)     9    0.008    0.000    0.247 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U373/ZN (OAI22D0)    0.092    0.055    0.302 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n442 (net)     1    0.002    0.000    0.302 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U142/S (HA1D0)    0.024    0.067    0.369 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n37 (net)     1    0.001    0.000    0.369 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U207/S (FA1D0)    0.024    0.061    0.430 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n429 (net)     1    0.001    0.000    0.430 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U258/CO (FA1D0)    0.025    0.099    0.529 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n425 (net)     1    0.001    0.000    0.529 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U259/CO (FA1D0)    0.025    0.053    0.582 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n424 (net)     1    0.001    0.000    0.582 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U260/CO (FA1D0)    0.031    0.060    0.641 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n423 (net)     1    0.002    0.000    0.641 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U36/CO (FA1D1)    0.022    0.044    0.685 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n422 (net)     1    0.002    0.000    0.685 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U30/CO (FA1D1)    0.024    0.043    0.728 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n324 (net)     2    0.003    0.000    0.728 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U49/ZN (IOA21D1)    0.024    0.017    0.745 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n60 (net)     1    0.002    0.000    0.745 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U83/ZN (CKND2D2)    0.018    0.015    0.761 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n421 (net)     2    0.003    0.000    0.761 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U397/ZN (INVD1)    0.013    0.013    0.773 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n64 (net)     1    0.001    0.000    0.773 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U171/ZN (OAI21D1)    0.031    0.018    0.791 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n414 (net)     1    0.002    0.000    0.791 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U819/CO (FA1D1)    0.023    0.044    0.835 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n472 (net)     2    0.002    0.000    0.835 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U48/ZN (IOA21D0)    0.029    0.019    0.854 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n477 (net)     1    0.001    0.000    0.854 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U68/ZN (CKND2D1)    0.017    0.017    0.871 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n478 (net)     1    0.001    0.000    0.871 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U261/CO (FA1D0)    0.022    0.048    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/n481 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/U861/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/N34 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_2__mac_col_inst/mac_8in_instance/product1_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_53_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_53_/Q (DFQD1)    0.116    0.119    0.119 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[53] (net)    15    0.019    0.000    0.119 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[53] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.119 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[53] (net)    0.019    0.000    0.119 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U79/ZN (XNR2D0)    0.099    0.123    0.242 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n861 (net)    11    0.009    0.000    0.242 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U116/ZN (CKND2D0)    0.095    0.075    0.317 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n862 (net)     9    0.007    0.000    0.317 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1103/ZN (OAI22D0)    0.103    0.070    0.387 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/mult_x_7_n71 (net)     1    0.002    0.000    0.387 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/mult_x_7_U37/S (CMPE42D1)    0.029    0.190    0.577 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/mult_x_7_n47 (net)     3    0.003    0.000    0.577 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U664/ZN (INVD0)    0.018    0.018    0.595 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n282 (net)     1    0.001    0.000    0.595 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U666/ZN (CKND2D0)    0.023    0.019    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n283 (net)     1    0.001    0.000    0.614 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U40/ZN (CKND2D1)    0.020    0.019    0.633 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n285 (net)     1    0.001    0.000    0.633 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U668/ZN (CKND2D1)    0.022    0.019    0.652 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n815 (net)     1    0.002    0.000    0.652 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1078/CO (FA1D1)    0.022    0.041    0.693 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n814 (net)     1    0.002    0.000    0.693 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1077/CO (FA1D1)    0.024    0.043    0.736 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n376 (net)     2    0.003    0.000    0.736 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U669/ZN (IOA21D1)    0.021    0.015    0.751 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n289 (net)     1    0.001    0.000    0.751 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U671/ZN (ND2D1)    0.026    0.022    0.773 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n813 (net)     2    0.003    0.000    0.773 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U672/ZN (INVD1)    0.015    0.015    0.788 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n293 (net)     1    0.001    0.000    0.788 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U46/ZN (OAI21D1)    0.031    0.018    0.806 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n806 (net)     1    0.002    0.000    0.806 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1073/CO (FA1D1)    0.024    0.045    0.851 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n863 (net)     2    0.003    0.000    0.851 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U20/ZN (IOA21D1)    0.029    0.018    0.869 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n868 (net)     1    0.002    0.000    0.869 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U44/ZN (ND2D2)    0.018    0.015    0.884 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n869 (net)     1    0.002    0.000    0.884 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1118/CO (FA1D1)    0.017    0.036    0.920 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n872 (net)     1    0.001    0.000    0.920 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U308/ZN (INVD0)    0.019    0.016    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N114 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_5__mac_col_inst/query_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product3_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_5__mac_col_inst/query_q_reg_24_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_5__mac_col_inst/query_q_reg_24_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/q_out[24] (net)     4    0.003    0.000    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/a[24] (mac_8in_bw8_bw_psum20_pr8_2)    0.000    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/a[24] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U52/ZN (INVD0)    0.092    0.055    0.136 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n595 (net)    10    0.008    0.000    0.136 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U128/ZN (CKND2D0)    0.096    0.073    0.209 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n594 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U483/ZN (OAI22D0)    0.077    0.056    0.265 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n118 (net)     1    0.001    0.000    0.265 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U164/S (FA1D0)    0.024    0.108    0.373 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n559 (net)     1    0.001    0.000    0.373 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U247/CO (FA1D0)    0.025    0.099    0.472 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n554 (net)     1    0.001    0.000    0.472 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U248/CO (FA1D0)    0.025    0.053    0.525 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n552 (net)     1    0.001    0.000    0.525 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U249/CO (FA1D0)    0.025    0.053    0.578 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n551 (net)     1    0.001    0.000    0.578 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U250/CO (FA1D0)    0.031    0.060    0.638 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n550 (net)     1    0.002    0.000    0.638 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U28/CO (FA1D1)    0.022    0.044    0.681 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n549 (net)     1    0.002    0.000    0.681 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U23/CO (FA1D1)    0.024    0.043    0.725 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n313 (net)     2    0.003    0.000    0.725 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U87/ZN (IOA21D1)    0.024    0.017    0.742 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n134 (net)     1    0.002    0.000    0.742 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U86/ZN (CKND2D2)    0.020    0.017    0.758 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n548 (net)     2    0.004    0.000    0.758 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U85/ZN (CKND2)    0.010    0.010    0.768 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n138 (net)     1    0.001    0.000    0.768 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U13/ZN (OAI21D1)    0.031    0.017    0.785 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n541 (net)     1    0.002    0.000    0.785 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U888/CO (FA1D1)    0.023    0.044    0.829 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n599 (net)     2    0.002    0.000    0.829 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U929/ZN (IOA21D0)    0.026    0.017    0.846 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n604 (net)     1    0.001    0.000    0.846 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U51/ZN (ND2D0)    0.025    0.022    0.869 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n605 (net)     1    0.001    0.000    0.869 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U251/CO (FA1D0)    0.022    0.050    0.919 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/n608 (net)     1    0.001    0.000    0.919 f
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/U931/ZN (INVD0)    0.019    0.017    0.936 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/N66 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product3_reg_15_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_5__mac_col_inst/mac_8in_instance/product3_reg_15_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_32_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_32_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/q_out[32] (net)     4    0.003    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[32] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[32] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U537/ZN (INVD0)    0.092    0.055    0.136 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n674 (net)    10    0.008    0.000    0.136 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U139/ZN (CKND2D0)    0.094    0.073    0.209 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n673 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U561/ZN (OAI22D0)    0.083    0.059    0.268 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n689 (net)     2    0.002    0.000    0.268 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U564/ZN (CKND2D0)    0.039    0.033    0.301 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n690 (net)     2    0.002    0.000    0.301 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U565/ZN (INVD0)    0.025    0.023    0.324 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n639 (net)     1    0.001    0.000    0.324 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U183/CO (FA1D0)    0.038    0.056    0.380 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n343 (net)     2    0.003    0.000    0.380 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U566/ZN (OAI21D0)    0.039    0.028    0.408 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n179 (net)     1    0.001    0.000    0.408 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U344/ZN (CKND2D0)    0.030    0.027    0.435 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n636 (net)     1    0.001    0.000    0.435 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U255/CO (FA1D0)    0.025    0.049    0.483 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n633 (net)     1    0.001    0.000    0.483 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U256/CO (FA1D0)    0.025    0.047    0.530 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n631 (net)     1    0.001    0.000    0.530 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U257/CO (FA1D0)    0.025    0.047    0.578 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n630 (net)     1    0.001    0.000    0.578 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U258/CO (FA1D0)    0.036    0.055    0.633 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n629 (net)     1    0.002    0.000    0.633 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U952/CO (FA1D1)    0.025    0.041    0.674 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n628 (net)     1    0.002    0.000    0.674 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U951/CO (FA1D1)    0.028    0.041    0.715 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n323 (net)     2    0.003    0.000    0.715 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U32/ZN (IOA21D1)    0.023    0.020    0.736 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n183 (net)     1    0.002    0.000    0.736 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U567/ZN (ND2D2)    0.020    0.015    0.751 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n627 (net)     2    0.003    0.000    0.751 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U15/ZN (INVD1)    0.010    0.010    0.761 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n187 (net)     1    0.001    0.000    0.761 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U22/ZN (OAI21D1)    0.042    0.028    0.789 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n620 (net)     1    0.002    0.000    0.789 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U948/CO (FA1D1)    0.028    0.044    0.833 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n678 (net)     2    0.003    0.000    0.833 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U142/ZN (IOA21D1)    0.016    0.016    0.848 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n683 (net)     1    0.001    0.000    0.848 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U263/ZN (CKND2D0)    0.030    0.021    0.870 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n684 (net)     1    0.001    0.000    0.870 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U262/S (FA1D0)    0.024    0.065    0.935 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N81 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product4_reg_14_/D (DFKCNQD1)    0.024    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product4_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_24_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_6__mac_col_inst/query_q_reg_24_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/q_out[24] (net)     4    0.003    0.000    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[24] (mac_8in_bw8_bw_psum20_pr8_1)    0.000    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/a[24] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U467/ZN (INVD0)    0.092    0.055    0.136 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n595 (net)    10    0.008    0.000    0.136 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U129/ZN (CKND2D0)    0.094    0.073    0.209 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n594 (net)     9    0.007    0.000    0.209 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U490/ZN (OAI22D0)    0.083    0.059    0.268 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n610 (net)     2    0.002    0.000    0.268 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U493/ZN (CKND2D0)    0.039    0.033    0.301 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n611 (net)     2    0.002    0.000    0.301 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U494/ZN (INVD0)    0.025    0.023    0.324 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n560 (net)     1    0.001    0.000    0.324 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U179/CO (FA1D0)    0.038    0.056    0.380 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n331 (net)     2    0.003    0.000    0.380 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U311/ZN (OAI21D0)    0.039    0.028    0.408 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n130 (net)     1    0.001    0.000    0.408 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U329/ZN (CKND2D0)    0.030    0.027    0.435 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n557 (net)     1    0.001    0.000    0.435 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U243/CO (FA1D0)    0.025    0.049    0.483 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n554 (net)     1    0.001    0.000    0.483 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U244/CO (FA1D0)    0.025    0.047    0.530 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n552 (net)     1    0.001    0.000    0.530 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U245/CO (FA1D0)    0.025    0.047    0.578 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n551 (net)     1    0.001    0.000    0.578 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U246/CO (FA1D0)    0.036    0.055    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n550 (net)     1    0.002    0.000    0.633 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U894/CO (FA1D1)    0.025    0.041    0.674 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n549 (net)     1    0.002    0.000    0.674 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U893/CO (FA1D1)    0.028    0.041    0.715 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n313 (net)     2    0.003    0.000    0.715 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U18/ZN (IOA21D1)    0.023    0.020    0.736 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n134 (net)     1    0.002    0.000    0.736 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U496/ZN (ND2D2)    0.020    0.015    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n548 (net)     2    0.003    0.000    0.751 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U3/ZN (INVD1)    0.010    0.010    0.761 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n138 (net)     1    0.001    0.000    0.761 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U12/ZN (OAI21D1)    0.042    0.028    0.789 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n541 (net)     1    0.002    0.000    0.789 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U890/CO (FA1D1)    0.028    0.044    0.833 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n599 (net)     2    0.003    0.000    0.833 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U132/ZN (IOA21D1)    0.016    0.016    0.848 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n604 (net)     1    0.001    0.000    0.848 f
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U251/ZN (CKND2D0)    0.030    0.021    0.870 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/n605 (net)     1    0.001    0.000    0.870 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/U250/S (FA1D0)    0.024    0.065    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/N65 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product3_reg_14_/D (DFKCNQD1)    0.024    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_6__mac_col_inst/mac_8in_instance/product3_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_19_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_19_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[19] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[19] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[19] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U380/ZN (XNR2D1)    0.063    0.098    0.219 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n565 (net)    11    0.010    0.000    0.219 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U381/ZN (ND2D1)    0.056    0.047    0.266 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n567 (net)     9    0.008    0.000    0.266 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U401/ZN (OAI22D0)    0.092    0.055    0.321 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n553 (net)     1    0.002    0.000    0.321 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U15/S (HA1D0)    0.035    0.074    0.395 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n82 (net)     1    0.002    0.000    0.395 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U404/S (FA1D1)    0.026    0.060    0.455 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n540 (net)     1    0.002    0.000    0.455 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U898/CO (FA1D1)    0.025    0.082    0.538 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n536 (net)     1    0.002    0.000    0.538 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U897/CO (FA1D1)    0.026    0.040    0.577 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n349 (net)     2    0.003    0.000    0.577 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U284/ZN (CKND2D0)    0.020    0.019    0.596 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n105 (net)     1    0.001    0.000    0.596 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U216/ZN (CKND2D0)    0.030    0.022    0.618 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n535 (net)     1    0.001    0.000    0.618 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U215/CO (FA1D0)    0.037    0.056    0.675 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n534 (net)     1    0.002    0.000    0.675 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U896/CO (FA1D1)    0.028    0.043    0.718 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n368 (net)     2    0.003    0.000    0.718 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U24/ZN (IOA21D1)    0.017    0.017    0.734 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n109 (net)     1    0.001    0.000    0.734 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U3/ZN (CKND2D1)    0.031    0.021    0.756 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n533 (net)     2    0.003    0.000    0.756 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U218/ZN (INVD0)    0.016    0.016    0.772 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n113 (net)     1    0.001    0.000    0.772 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U217/ZN (OAI21D1)    0.042    0.029    0.801 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n526 (net)     1    0.002    0.000    0.801 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U892/CO (FA1D1)    0.028    0.044    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n583 (net)     2    0.003    0.000    0.845 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U936/ZN (IOA21D1)    0.018    0.017    0.862 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n588 (net)     1    0.001    0.000    0.862 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U938/ZN (CKND2D1)    0.029    0.021    0.882 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n589 (net)     1    0.002    0.000    0.882 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U939/S (FA1D1)    0.019    0.054    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N49 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_3_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_3_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[3] (net)    15    0.020    0.000     0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[3] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[3] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U799/Z (CKXOR2D0)    0.029    0.089    0.209 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n412 (net)     1    0.001    0.000    0.209 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U801/ZN (ND2D1)    0.054    0.039    0.248 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n996 (net)     9    0.007    0.000    0.248 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U816/ZN (OAI22D0)    0.117    0.068    0.316 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n424 (net)     1    0.003    0.000    0.316 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U187/S (HA1D0)    0.025    0.072    0.388 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n965 (net)     1    0.001    0.000    0.388 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U309/CO (FA1D0)    0.036    0.098    0.486 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n960 (net)     1    0.002    0.000    0.486 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1174/CO (FA1D1)    0.025    0.041    0.527 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n957 (net)     1    0.002    0.000    0.527 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1173/CO (FA1D1)    0.021    0.036    0.563 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n454 (net)     2    0.002    0.000    0.563 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U221/ZN (CKND2D0)    0.019    0.018    0.581 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n437 (net)     1    0.001    0.000    0.581 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U829/ZN (CKND2D0)    0.045    0.030    0.611 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n956 (net)     1    0.002    0.000    0.611 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1172/CO (FA1D1)    0.025    0.043    0.654 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n955 (net)     1    0.002    0.000    0.654 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1171/CO (FA1D1)    0.025    0.039    0.693 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n954 (net)     1    0.002    0.000    0.693 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1170/CO (FA1D1)    0.028    0.041    0.734 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n452 (net)     2    0.003    0.000    0.734 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U290/ZN (IOA21D1)    0.021    0.019    0.754 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n441 (net)     1    0.002    0.000    0.754 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U830/ZN (CKND2D2)    0.023    0.017    0.771 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n953 (net)     2    0.003    0.000    0.771 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U831/ZN (INVD1)    0.013    0.013    0.784 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n445 (net)     1    0.002    0.000    0.784 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U832/ZN (OAI21D2)    0.031    0.023    0.807 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n946 (net)     1    0.002    0.000    0.807 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1166/CO (FA1D1)    0.028    0.042    0.849 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1005 (net)     2    0.003    0.000    0.849 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1211/ZN (IOA21D1)    0.018    0.017    0.866 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1010 (net)     1    0.001    0.000    0.866 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1213/ZN (ND2D1)    0.023    0.017    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n1011 (net)     1    0.002    0.000    0.884 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U1214/S (FA1D1)    0.019    0.052    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N17 (net)     1    0.001    0.000    0.936 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_14_/D (DFKCNQD1)    0.019    0.000    0.936 r
  data arrival time                                                                     0.936

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product0_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.063      0.937
  data required time                                                                    0.937
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.937
  data arrival time                                                                    -0.936
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_27_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_0__mac_col_inst/query_q_reg_27_/Q (DFQD1)    0.119    0.120    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/q_out[27] (net)    15    0.020    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[27] (mac_8in_bw8_bw_psum20_pr8_7)    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/a[27] (net)    0.020    0.000    0.120 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U441/ZN (XNR2D1)    0.066    0.100    0.221 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n635 (net)    11    0.010    0.000    0.221 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U442/ZN (CKND2D2)    0.032    0.031    0.252 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n637 (net)     9    0.007    0.000    0.252 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U465/ZN (OAI22D0)    0.117    0.064    0.315 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n622 (net)     1    0.003    0.000    0.315 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U14/S (HA1D0)    0.035    0.079    0.394 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n127 (net)     1    0.002    0.000    0.394 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U466/S (FA1D1)    0.026    0.061    0.455 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n610 (net)     1    0.002    0.000    0.455 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U947/CO (FA1D1)    0.025    0.082    0.537 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n606 (net)     1    0.002    0.000    0.537 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U946/CO (FA1D1)    0.026    0.040    0.577 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n352 (net)     2    0.003    0.000    0.577 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U492/ZN (CKND2D0)    0.020    0.019    0.596 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n150 (net)     1    0.001    0.000    0.596 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U211/ZN (CKND2D0)    0.045    0.030    0.626 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n605 (net)     1    0.002    0.000    0.626 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U29/CO (FA1D1)    0.024    0.042    0.668 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n604 (net)     1    0.002    0.000    0.668 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U52/CO (FA1D2)    0.024    0.039    0.707 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n370 (net)     2    0.003    0.000    0.707 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U54/ZN (IOA21D1)    0.021    0.019    0.725 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n154 (net)     1    0.002    0.000    0.725 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U53/ZN (CKND2D2)    0.021    0.016    0.742 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n603 (net)     2    0.003    0.000    0.742 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U494/ZN (INVD0)    0.014    0.014    0.756 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n158 (net)     1    0.001    0.000    0.756 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U143/ZN (OAI21D1)    0.042    0.029    0.785 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n596 (net)     1    0.002    0.000    0.785 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U942/CO (FA1D1)    0.026    0.043    0.827 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n653 (net)     2    0.003    0.000    0.827 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U984/ZN (IOA21D0)    0.021    0.020    0.847 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n658 (net)     1    0.001    0.000    0.847 f
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U213/ZN (CKND2D0)    0.030    0.023    0.870 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/n659 (net)     1    0.001    0.000    0.870 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/U212/S (FA1D0)    0.024    0.065    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/N65 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_/D (DFKCNQD1)    0.024    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_0__mac_col_inst/mac_8in_instance/product3_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_6 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_5 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_4 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_3 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_2 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_1 ZeroWireload tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  mac_8in_bw8_bw_psum20_pr8_7 ZeroWireload tcbn65gplustc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gplustc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id0 ZeroWireload tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc
  ofifo_col8_bw20    ZeroWireload          tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_8_/CP (DFQD1)    0.000    0.000 #    0.000 r
  mac_array_instance/genblk1_4__mac_col_inst/query_q_reg_8_/Q (DFQD1)    0.019    0.081    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/q_out[8] (net)     4    0.003    0.000     0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[8] (mac_8in_bw8_bw_psum20_pr8_3)    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/a[8] (net)    0.003    0.000    0.081 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U373/ZN (INVD0)    0.096    0.057    0.138 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n461 (net)    10    0.008    0.000    0.138 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U177/ZN (CKND2D0)    0.097    0.076    0.214 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n460 (net)     9    0.007    0.000    0.214 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U395/ZN (OAI22D0)    0.083    0.060    0.274 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n476 (net)     2    0.002    0.000    0.274 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U398/ZN (CKND2D0)    0.039    0.033    0.307 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n477 (net)     2    0.002    0.000    0.307 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U399/ZN (INVD0)    0.025    0.023    0.330 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n426 (net)     1    0.001    0.000    0.330 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U276/CO (FA1D0)    0.038    0.056    0.386 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n331 (net)     2    0.003    0.000    0.386 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U400/ZN (OAI21D0)    0.039    0.028    0.414 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n56 (net)     1    0.001    0.000    0.414 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U402/ZN (CKND2D0)    0.030    0.027    0.440 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n423 (net)     1    0.001    0.000    0.440 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U349/CO (FA1D0)    0.025    0.049    0.489 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n420 (net)     1    0.001    0.000    0.489 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U277/CO (FA1D0)    0.025    0.047    0.536 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n418 (net)     1    0.001    0.000    0.536 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U278/CO (FA1D0)    0.025    0.047    0.584 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n417 (net)     1    0.001    0.000    0.584 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U279/CO (FA1D0)    0.036    0.055    0.639 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n416 (net)     1    0.002    0.000    0.639 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U39/CO (FA1D1)    0.024    0.041    0.679 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n415 (net)     1    0.002    0.000    0.679 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U90/CO (FA1D2)    0.027    0.041    0.720 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n317 (net)     2    0.004    0.000    0.720 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U92/ZN (IOA21D2)    0.015    0.015    0.735 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n60 (net)     1    0.002    0.000    0.735 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U91/ZN (CKND2D2)    0.023    0.015    0.750 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n414 (net)     2    0.003    0.000    0.750 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U56/ZN (INVD1)    0.010    0.011    0.761 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n64 (net)     1    0.001    0.000    0.761 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U55/ZN (OAI21D1)    0.042    0.028    0.789 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n407 (net)     1    0.002    0.000    0.789 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U821/CO (FA1D1)    0.026    0.043    0.832 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n465 (net)     2    0.003    0.000    0.832 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U123/ZN (IOA21D0)    0.021    0.020    0.851 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n470 (net)     1    0.001    0.000    0.851 f
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U54/ZN (ND2D0)    0.025    0.020    0.871 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/n471 (net)     1    0.001    0.000    0.871 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/U280/S (FA1D0)    0.024    0.064    0.935 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/N33 (net)     1    0.001    0.000    0.935 r
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product1_reg_14_/D (DFKCNQD1)    0.024    0.000    0.935 r
  data arrival time                                                                     0.935

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  mac_array_instance/genblk1_4__mac_col_inst/mac_8in_instance/product1_reg_14_/CP (DFKCNQD1)    0.000    1.000 r
  library setup time                                                        -0.064      0.936
  data required time                                                                    0.936
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.936
  data arrival time                                                                    -0.935
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U229/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1031 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_7_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_7_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U230/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1030 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_6_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_6_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U231/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1029 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_5_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_5_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U232/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1028 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_4_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_4_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U233/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1027 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_3_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_3_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U234/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1026 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_2_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_2_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U235/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1025 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_1_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_1_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[14] (input port clocked by clk)
  Endpoint: qmem_instance/memory14_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gplustc
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[14] (in)                                                    0.012     0.003      0.203 r
  inst[14] (net)                                6        0.006               0.000      0.203 r
  qmem_instance/A[2] (sram_w16_sram_bit64_1)                                 0.000      0.203 r
  qmem_instance/A[2] (net)                               0.006               0.000      0.203 r
  qmem_instance/U25/ZN (ND2D1)                                     0.049     0.034      0.236 f
  qmem_instance/n12 (net)                       4        0.007               0.000      0.236 f
  qmem_instance/U45/ZN (NR2D2)                                     0.293     0.175      0.411 r
  qmem_instance/n507 (net)                     65        0.052               0.000      0.411 r
  qmem_instance/U48/ZN (IND2D1)                                    0.350     0.262      0.673 f
  qmem_instance/n13 (net)                      65        0.052               0.000      0.673 f
  qmem_instance/U47/ZN (INVD1)                                     0.281     0.229      0.902 r
  qmem_instance/n14 (net)                      64        0.045               0.000      0.902 r
  qmem_instance/U236/Z (OA22D0)                                    0.035     0.076      0.978 r
  qmem_instance/n1024 (net)                     1        0.001               0.000      0.978 r
  qmem_instance/memory14_reg_0_/D (DFQD1)                          0.035     0.000      0.978 r
  data arrival time                                                                     0.978

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  qmem_instance/memory14_reg_0_/CP (DFQD1)                                   0.000      1.000 r
  library setup time                                                        -0.021      0.979
  data required time                                                                    0.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.979
  data arrival time                                                                    -0.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


1
