#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov 15 11:36:10 2023
# Process ID: 24240
# Current directory: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23896 C:\Users\Young Jae\OneDrive - SNU\maskgenFPGA\dfx\ip\dma\vivado\dma\dma.xpr
# Log file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/vivado.log
# Journal file: C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma\vivado.jou
# Running On: sml, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16902 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenfpga/dfx/ip/dma'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.125 ; gain = 75.719
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property file_type Verilog [get_files  {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axilite_clock_converter_0/sim/axilite_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/sim/bias_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/sim/scale_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/sim/weight_0_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_0_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/sim/weight_1_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_1_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/sim/weight_2_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_2_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/sim/ifm_data_128x32768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifm_data_128x32768
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/sim/layer1_line_buffer_128x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_line_buffer_128x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/sim/l1_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/sim/layer2_line_buffer_192x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2_line_buffer_192x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module act_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:1]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:2]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:5]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:7]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:8]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:9]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:10]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:11]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:12]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:13]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:14]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:15]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:17]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:18]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:19]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:22]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:23]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:24]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.727 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axilite_clock_converter_0/sim/axilite_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_clock_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/sim/bias_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/sim/scale_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/sim/weight_0_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_0_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/sim/weight_1_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_1_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/sim/weight_2_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_2_blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/sim/ifm_data_128x32768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifm_data_128x32768
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/sim/layer1_line_buffer_128x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_line_buffer_128x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/sim/l1_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/sim/layer2_line_buffer_192x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2_line_buffer_192x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module act_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:1]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:2]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:5]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:7]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:8]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:9]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:10]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:11]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:12]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:13]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:14]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:15]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:17]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:18]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:19]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:22]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:23]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v:24]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1565.727 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type SystemVerilog [get_files  {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-5021] port 'start_outputting' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:355]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apatb_ConvNormReluPoolWrapper_top_behav -key {Behavioral:sim_1:Functional:apatb_ConvNormReluPoolWrapper_top} -tclbatch {apatb_ConvNormReluPoolWrapper_top.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
WARNING: Simulation object /initialization_tb/clk was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_l1_o_data_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer1_current_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/line_buf_l2_receiving was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_latch_done was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/inc_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/base_line_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/load_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_receiving_state was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_load was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_output was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_inputs was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/writing_line_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/restructured_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_last_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_first_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_skip was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_row_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_col_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/end_of_line was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_st was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_ed was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer3_din was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/output_pixel_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/finished_sending was not found in the design.
source apatb_ConvNormReluPoolWrapper_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.914 ; gain = 51.188
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apatb_ConvNormReluPoolWrapper_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1616.914 ; gain = 51.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1616.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-5021] port 'start_outputting' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:355]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1616.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apatb_ConvNormReluPoolWrapper_top_behav -key {Behavioral:sim_1:Functional:apatb_ConvNormReluPoolWrapper_top} -tclbatch {apatb_ConvNormReluPoolWrapper_top.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
WARNING: Simulation object /initialization_tb/clk was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_l1_o_data_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer1_current_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/line_buf_l2_receiving was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_latch_done was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/inc_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/base_line_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/load_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_receiving_state was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_load was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_output was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_inputs was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/writing_line_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/restructured_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_last_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_first_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_skip was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_row_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_col_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/end_of_line was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_st was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_ed was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer3_din was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/output_pixel_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/finished_sending was not found in the design.
source apatb_ConvNormReluPoolWrapper_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apatb_ConvNormReluPoolWrapper_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1616.914 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg}}
create_wave_config
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}}
set_property xsim.view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/apatb_ConvNormReluPoolWrapper_top_behav1.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg} {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} [get_filesets sim_1]
run 8 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.160 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-5021] port 'start_outputting' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:355]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1627.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.160 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1627.160 ; gain = 0.000
run 8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
run 8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
run 8 us
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 1047496 KB (Peak: 1047496 KB), Simulation CPU Usage: 15108 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1699.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1699.469 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1699.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1699.469 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1699.469 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 1699.809 ; gain = 0.340
run 1 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1699.840 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 321256 KB (Peak: 321256 KB), Simulation CPU Usage: 71562 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.082 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1700.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1700.082 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1700.082 ; gain = 0.000
run 2 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:09 . Memory (MB): peak = 1700.125 ; gain = 0.043
run 10 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:05:47 . Memory (MB): peak = 1700.469 ; gain = 0.344
run 5.1 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1700.570 ; gain = 0.082
run 5.1 ms
// RTL Simulation : 1 / 1 [100.00%] @ "17003965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 17004005 ns : File "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" Line 816
run: Time (s): cpu = 00:00:42 ; elapsed = 00:03:20 . Memory (MB): peak = 1719.141 ; gain = 18.094
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 322172 KB (Peak: 322172 KB), Simulation CPU Usage: 628702 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1726.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.027 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1726.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1726.027 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1726.922 ; gain = 0.895
run 17.1 ms
run: Time (s): cpu = 00:02:30 ; elapsed = 00:09:51 . Memory (MB): peak = 1770.750 ; gain = 43.828
run 1 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1770.750 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:57 ; elapsed = 00:03:43 . Memory (MB): peak = 1770.750 ; gain = 0.000
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 321224 KB (Peak: 321224 KB), Simulation CPU Usage: 849515 ms
INFO: [Simtcl 6-16] Simulation closed
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'initialization_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1770.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "initialization_tb_behav -key {Behavioral:sim_1:Functional:initialization_tb} -tclbatch {initialization_tb.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_clk was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_rst_n was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_width was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/layer_idx_dbg was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_addr_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_dma_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/num_trans_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_vld_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_last_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_cnt_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/in_img_addr_offset was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/aw_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/w_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_auto_restart was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_width_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_skip_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dst_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/blk_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dma_data_last_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_dma was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/num_trans was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/indata was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/data_last_o was not found in the design.
source initialization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'initialization_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1770.750 ; gain = 0.000
run 7 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.750 ; gain = 0.000
run 7 ms
run: Time (s): cpu = 00:00:58 ; elapsed = 00:03:01 . Memory (MB): peak = 1835.758 ; gain = 65.008
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 26312 KB (Peak: 26312 KB), Simulation CPU Usage: 202687 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:281]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.219 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'i_done' on this module [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v:167]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:212]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:212]
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:283]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:295]
ERROR: [VRFC 10-2865] module 'mask_gen_fsm' ignored due to previous errors [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:1]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.219 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.219 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1839.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1839.219 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1839.219 ; gain = 0.000
run 7 ms
run: Time (s): cpu = 00:00:54 ; elapsed = 00:02:47 . Memory (MB): peak = 1883.695 ; gain = 44.477
run 1 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1886.945 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25824 KB (Peak: 25824 KB), Simulation CPU Usage: 187265 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.699 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1897.699 ; gain = 0.000
run 7 ms
run: Time (s): cpu = 00:01:03 ; elapsed = 00:03:08 . Memory (MB): peak = 1918.176 ; gain = 20.477
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1918.852 ; gain = 0.676
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25780 KB (Peak: 25780 KB), Simulation CPU Usage: 195437 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1923.141 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1923.141 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1923.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1923.141 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1923.141 ; gain = 0.000
run 7.2 ms
run: Time (s): cpu = 00:01:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1955.812 ; gain = 32.672
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25624 KB (Peak: 25624 KB), Simulation CPU Usage: 182171 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1959.066 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1959.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1959.066 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1959.066 ; gain = 0.000
run 7.2 ms
run: Time (s): cpu = 00:00:57 ; elapsed = 00:02:49 . Memory (MB): peak = 1975.992 ; gain = 16.926
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25644 KB (Peak: 25644 KB), Simulation CPU Usage: 168234 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.207 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1981.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1981.207 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1981.207 ; gain = 0.000
run 7.2 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:02:42 . Memory (MB): peak = 2012.152 ; gain = 30.945
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25608 KB (Peak: 25608 KB), Simulation CPU Usage: 161702 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.152 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.152 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.152 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.152 ; gain = 0.000
run 7.2 ms
run: Time (s): cpu = 00:00:44 ; elapsed = 00:02:32 . Memory (MB): peak = 2044.605 ; gain = 32.453
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25140 KB (Peak: 25140 KB), Simulation CPU Usage: 152077 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.656 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.656 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2056.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.656 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2056.656 ; gain = 0.000
run 7.2 ms
run: Time (s): cpu = 00:00:51 ; elapsed = 00:02:43 . Memory (MB): peak = 2080.090 ; gain = 23.434
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 25076 KB (Peak: 25076 KB), Simulation CPU Usage: 163046 ms
INFO: [Simtcl 6-16] Simulation closed
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2080.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apatb_ConvNormReluPoolWrapper_top_behav -key {Behavioral:sim_1:Functional:apatb_ConvNormReluPoolWrapper_top} -tclbatch {apatb_ConvNormReluPoolWrapper_top.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
WARNING: Simulation object /initialization_tb/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_l1_o_data_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer1_current_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/line_buf_l2_receiving was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_latch_done was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/inc_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/base_line_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/load_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_receiving_state was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_load was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_output was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_inputs was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/writing_line_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/restructured_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_last_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_first_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_skip was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_row_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_col_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/end_of_line was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_st was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_ed was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer3_din was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/output_pixel_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/finished_sending was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/all_done was not found in the design.
WARNING: Simulation object /initialization_tb/clk was not found in the design.
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apatb_ConvNormReluPoolWrapper_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 2080.762 ; gain = 0.000
run 16.9 ms
run: Time (s): cpu = 00:02:33 ; elapsed = 00:10:38 . Memory (MB): peak = 2080.762 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.762 ; gain = 0.000
run 2 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:15 . Memory (MB): peak = 2080.762 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.863 ; gain = 0.082
run 18 ms
run: Time (s): cpu = 00:02:28 ; elapsed = 00:11:09 . Memory (MB): peak = 2081.070 ; gain = 0.094
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 322592 KB (Peak: 322592 KB), Simulation CPU Usage: 1391687 ms
INFO: [Simtcl 6-16] Simulation closed
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'initialization_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "initialization_tb_behav -key {Behavioral:sim_1:Functional:initialization_tb} -tclbatch {initialization_tb.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_clk was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_rst_n was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_width was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/layer_idx_dbg was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_addr_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_dma_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/num_trans_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_vld_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_last_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_cnt_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/in_img_addr_offset was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/aw_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/w_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_auto_restart was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_width_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_skip_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/all_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dst_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/blk_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dma_data_last_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_dma was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/num_trans was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/indata was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/data_last_o was not found in the design.
source initialization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'initialization_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2084.727 ; gain = 2.734
run 7.2 ms
run: Time (s): cpu = 00:00:53 ; elapsed = 00:02:47 . Memory (MB): peak = 2141.934 ; gain = 57.207
close_sim
INFO: xsimkernel Simulation Memory Usage: 29988 KB (Peak: 29988 KB), Simulation CPU Usage: 166281 ms
INFO: [Simtcl 6-16] Simulation closed
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2144.859 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2144.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apatb_ConvNormReluPoolWrapper_top_behav -key {Behavioral:sim_1:Functional:apatb_ConvNormReluPoolWrapper_top} -tclbatch {apatb_ConvNormReluPoolWrapper_top.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
WARNING: Simulation object /initialization_tb/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_l1_o_data_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer1_current_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/line_buf_l2_receiving was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_latch_done was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/inc_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/base_line_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/load_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_receiving_state was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_load was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_output was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_inputs was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/writing_line_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/restructured_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_last_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_first_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_skip was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_row_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_col_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/end_of_line was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_st was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_ed was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer3_din was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/output_pixel_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/finished_sending was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/all_done was not found in the design.
WARNING: Simulation object /initialization_tb/clk was not found in the design.
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apatb_ConvNormReluPoolWrapper_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2144.859 ; gain = 0.000
run 1 us
run 12 ms
run: Time (s): cpu = 00:01:40 ; elapsed = 00:07:14 . Memory (MB): peak = 2144.859 ; gain = 0.000
run 5.1 ms
run: Time (s): cpu = 00:00:51 ; elapsed = 00:03:24 . Memory (MB): peak = 2144.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5.1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5.1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5.1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 904016 KB (Peak: 904016 KB), Simulation CPU Usage: 647749 ms
INFO: [Simtcl 6-16] Simulation closed
set_property top initialization_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'initialization_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'initialization_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj initialization_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj initialization_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot initialization_tb_behav xil_defaultlib.initialization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.initialization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot initialization_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "initialization_tb_behav -key {Behavioral:sim_1:Functional:initialization_tb} -tclbatch {initialization_tb.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_clk was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_rst_n was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_width was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/input_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/layer_idx_dbg was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_ARBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_RRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWLEN was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWSIZE was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_AWBURST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WLAST was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/M_BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_addr_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/start_dma_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/num_trans_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_vld_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_last_o_ld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/data_cnt_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/in_img_addr_offset was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/ARREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/RREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWADDR was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/AWREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WDATA was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/WSTRB was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BRESP was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BVALID was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/BREADY was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/aw_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/w_hs was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_idle was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_ready was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_auto_restart was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_read_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_write_address was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_width_height was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_axi_lite_slave/int_framesize was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/conv_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ap_start was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ctrl_skip_run was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/all_done was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/blk_mem_cstate was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/blk_mem_nstate was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/blk_mem_init_finish was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias_blk_mem_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias_blk_mem_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/bias_blk_mem_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale_blk_mem_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale_blk_mem_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/scale_blk_mem_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_0_blk_mem_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_0_blk_mem_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_0_blk_mem_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem/addra was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/u_weight_0_blk_mem/douta was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_1_blk_mem_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_1_blk_mem_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_1_blk_mem_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_2_blk_mem_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_2_blk_mem_ena was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/weight_2_blk_mem_data was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_l1_w was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_l2_w was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_mask_maker/mask_l3_w was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dst_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/blk_addr_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/dma_data_last_wr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_dma was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/num_trans was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/start_addr was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/indata was not found in the design.
WARNING: Simulation object /apatb_ConvNormReluPoolWrapper_top/u_cnn_dma_wrapper/u_cnn_dma_axi/u_out_writer/u_dma_write/data_last_o was not found in the design.
source initialization_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'initialization_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2148.234 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5.1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module initialization_tb.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module initialization_tb.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top apatb_ConvNormReluPoolWrapper_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'apatb_ConvNormReluPoolWrapper_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/bias_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_biases.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/scale_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_scales.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_0_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_1_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/weight_2_blk_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/mask_weights_layer2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L3.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/omap_b.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/convout_L2.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apatb_ConvNormReluPoolWrapper_top_behav -key {Behavioral:sim_1:Functional:apatb_ConvNormReluPoolWrapper_top} -tclbatch {apatb_ConvNormReluPoolWrapper_top.tcl} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}} -view {{C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/initialization_tb_behav.wcfg}
WARNING: Simulation object /initialization_tb/u_mask_maker/maskgen_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_l1_o_data_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer1_current_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l1_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/line_buf_l2_receiving was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_latch_done was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/inc_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/base_line_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/load_batch_pulse was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_receiving_state was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_load was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_output was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_inputs was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/tmp_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/receiving_col_cnt_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/writing_line_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_0_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_1_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_2_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/restructured_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_last_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/is_first_batch_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/zeroth_batch_write was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_line_buf_wrapper_l2/line_buf_l2_skip was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_sync_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_load_batch was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_row_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/local_col_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/end_of_line was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/mask_layer was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/u_mask_gen_fsm/nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/win0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din0 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/din3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/acc_o was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/pix_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_st was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/vld_i_ed was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ctrl_data_run was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_first_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/is_last_row was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/read_IFM_finished was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/batch_ch_idx_d3 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/l2_o_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/layer3_din was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/col_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/output_pixel_cnt was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr_adv was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_wr_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/omask_out_pix_vld was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d1 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/sender_cstate_d2 was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/ifm_data_rd_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/finished_sending was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/all_done was not found in the design.
WARNING: Simulation object /initialization_tb/clk was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/blk_mem_cstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/blk_mem_nstate was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/blk_mem_init_finish was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias_blk_mem_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias_blk_mem_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/bias_blk_mem_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale_blk_mem_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale_blk_mem_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/scale_blk_mem_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_0_blk_mem_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_0_blk_mem_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_0_blk_mem_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_1_blk_mem_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_1_blk_mem_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_1_blk_mem_data was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_2_blk_mem_addr was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_2_blk_mem_ena was not found in the design.
WARNING: Simulation object /initialization_tb/u_mask_maker/weight_2_blk_mem_data was not found in the design.
open_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
source apatb_ConvNormReluPoolWrapper_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apatb_ConvNormReluPoolWrapper_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 2148.234 ; gain = 0.000
run 5.1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5.1 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 605048 KB (Peak: 605048 KB), Simulation CPU Usage: 5186 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2148.234 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2148.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2148.234 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2148.234 ; gain = 0.000
run 5.1 us
run 5.1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apatb_ConvNormReluPoolWrapper_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bnorm_quant_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_wrapper_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module reduction_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_kern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_gen_fsm
INFO: [VRFC 10-2458] undeclared symbol o_end_of_line, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:280]
INFO: [VRFC 10-2458] undeclared symbol o_layer_done, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_maker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dma_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_memory_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvNormReluPoolWrapper_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_buffer
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_decoder
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_throttl
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvNormReluPoolWrapper_memory_bus_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v:2236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_wrapper_l2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2_o_data_128x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initialization_tb
INFO: [VRFC 10-2458] undeclared symbol read_IFM_finished, assumed default net type wire [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v:90]
"xvhdl --incr --relax -prj apatb_ConvNormReluPoolWrapper_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2154.480 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'apatb_ConvNormReluPoolWrapper_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_6 -L axi_clock_converter_v2_1_24 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apatb_ConvNormReluPoolWrapper_top_behav xil_defaultlib.apatb_ConvNormReluPoolWrapper_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_WDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:327]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'm_axi_WSTRB' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:328]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'm_axi_RDATA' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:347]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 5 for port 'q_current_conv_layer' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'omask_out_pix' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:461]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_wdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:488]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 's_axi_wstrb' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:489]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:497]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 's_axi_rdata' [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:504]
WARNING: [VRFC 10-5021] port 's_axi_awlen' is not connected on this instance [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v:358]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v" Line 1. Module axi_dma_rd_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v" Line 6. Module axi_dma_wr_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_fsm_default
Compiling module xil_defaultlib.axi_dma_rd_default
Compiling module xil_defaultlib.mask_gen_fsm
Compiling module xil_defaultlib.dsp_wrapper
Compiling module xil_defaultlib.reduction_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_kern_default
Compiling module xil_defaultlib.bias_shifter(DATA_BITS=43)
Compiling module xil_defaultlib.act_shifter(DATA_BITS=27)
Compiling module xil_defaultlib.bnorm_quant_act
Compiling module xil_defaultlib.conv_kern
Compiling module xil_defaultlib.conv_kern_wrapper_mask_default
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bias_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.scale_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_0_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_1_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.weight_2_blk_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.ifm_data_128x32768
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l1_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.l2_o_data_128x4096
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer1_line_buffer_128x256
Compiling module xil_defaultlib.line_buffer_wrapper_l1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.layer2_line_buffer_192x32
Compiling module xil_defaultlib.line_buffer_wrapper_l2
Compiling module xil_defaultlib.mask_maker_default
Compiling module xil_defaultlib.dual_port_block_ram(W_DATA=32,N_...
Compiling module xil_defaultlib.reg_fifo_default
Compiling module xil_defaultlib.axi_dma_wr_default
Compiling module xil_defaultlib.out_writer_default
Compiling module xil_defaultlib.cnn_dma_axi_default
Compiling module xil_defaultlib.S_axilite
Compiling module xil_defaultlib.cnn_dma_wrapper_default
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axilite_clock_converter_0
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_p...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_24.axi_clock_converter_v2_1_24_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.AESL_axi_master_memory_bus_defau...
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_ConvNormReluPoolWrapper_to...
Compiling module xil_defaultlib.glbl
Built simulation snapshot apatb_ConvNormReluPoolWrapper_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2154.480 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_bias_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_scale_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_0_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_1_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_weight_2_blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_ifm_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l1_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_l2_o_data.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l1.u_line_buf_l1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module apatb_ConvNormReluPoolWrapper_top.u_cnn_dma_wrapper.u_cnn_dma_axi.u_mask_maker.u_line_buf_wrapper_l2.u_line_buf_l2_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2154.480 ; gain = 0.000
run 5.1 us
run 18 ms
run: Time (s): cpu = 00:03:09 ; elapsed = 00:11:27 . Memory (MB): peak = 2201.371 ; gain = 16.449
save_wave_config {C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/cnn_wrapper_tb.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 321380 KB (Peak: 321380 KB), Simulation CPU Usage: 688015 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 21:40:01 2023...
