{
  "Top": "matrixmul_5",
  "RtlTop": "matrixmul_5",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.1.0"
    ]},
  "Args": {
    "in_A": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out_C": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "275",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul_5",
    "Version": "1.0",
    "DisplayName": "Matrixmul_5",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/matrix_mul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_5_fpextsc4.vhd",
      "impl\/vhdl\/matrixmul_5_inputbkb.vhd",
      "impl\/vhdl\/matrixmul_5_outpurcU.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/matrixmul_5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_5_fpextsc4.v",
      "impl\/verilog\/matrixmul_5_inputbkb.v",
      "impl\/verilog\/matrixmul_5_outpurcU.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/matrixmul_5.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/matrixmul_5_ap_fpext_0_no_dsp_32_ip.tcl"],
    "DesignXml": "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.autopilot\/db\/matrixmul_5.design.xml",
    "DebugDir": "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug",
    "ProtoInst": [
      "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug\/matrixmul_1.protoinst",
      "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug\/matrixmul_2.protoinst",
      "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug\/matrixmul_3.protoinst",
      "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug\/matrixmul_4.protoinst",
      "C:\/Users\/Samarth\/OneDrive\/Desktop\/IIT\/IIIT_Intern\/Training\/Lab2\/MatrixMul\/solution1\/.debug\/matrixmul_5.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "matrixmul_5_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name matrixmul_5_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_A out_C",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_A": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_A",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "out_C": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_C",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_A_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_C_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_C_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_C_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_C_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrixmul_5"},
    "Info": {"matrixmul_5": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul_5": {
        "Latency": {
          "LatencyBest": "275",
          "LatencyAvg": "275",
          "LatencyWorst": "275",
          "PipelineII": "276",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.670"
        },
        "Loops": [
          {
            "Name": "loop_input_A1_loop_input_A2",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "loop_input_B1_loop_input_B2",
            "TripCount": "64",
            "Latency": "66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "loop1_loop2",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "loop_output_C1_loop_output_C2",
            "TripCount": "64",
            "Latency": "68",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "16",
          "FF": "2775",
          "LUT": "3914",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matrixmul_5",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-18 15:23:36 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
