Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 21 19:51:22 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2C_controller_timing_summary_routed.rpt -pb I2C_controller_timing_summary_routed.pb -rpx I2C_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK1MHZ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.669        0.000                      0                    9        0.249        0.000                      0                    9        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.669        0.000                      0                    9        0.249        0.000                      0                    9        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1MHZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.934ns (28.751%)  route 2.315ns (71.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.985     6.749    counter_reg[5]
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.901 f  CLK1MHZ_i_3/O
                         net (fo=3, routed)           0.744     7.645    CLK1MHZ_i_3_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.326     7.971 r  CLK1MHZ_i_1/O
                         net (fo=2, routed)           0.586     8.557    p_0_in__0
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg/C
                         clock pessimism              0.301    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)       -0.047    15.226    CLK1MHZ_reg
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1MHZ_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.934ns (30.588%)  route 2.119ns (69.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  counter_reg[5]/Q
                         net (fo=6, routed)           0.985     6.749    counter_reg[5]
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.901 f  CLK1MHZ_i_3/O
                         net (fo=3, routed)           0.744     7.645    CLK1MHZ_i_3_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.326     7.971 r  CLK1MHZ_i_1/O
                         net (fo=2, routed)           0.391     8.362    p_0_in__0
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg_lopt_replica/C
                         clock pessimism              0.301    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)       -0.062    15.211    CLK1MHZ_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.934ns (39.253%)  route 1.445ns (60.747%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  counter_reg[5]/Q
                         net (fo=6, routed)           0.985     6.749    counter_reg[5]
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.901 r  CLK1MHZ_i_3/O
                         net (fo=3, routed)           0.460     7.362    CLK1MHZ_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.326     7.688 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.688    p_0_in__1[1]
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y110         FDCE (Setup_fdce_C_D)        0.029    15.280    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.934ns (39.302%)  route 1.442ns (60.698%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  counter_reg[5]/Q
                         net (fo=6, routed)           0.985     6.749    counter_reg[5]
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.152     6.901 r  CLK1MHZ_i_3/O
                         net (fo=3, routed)           0.457     7.359    CLK1MHZ_i_3_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.326     7.685 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.685    p_0_in__1[4]
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y110         FDCE (Setup_fdce_C_D)        0.031    15.282    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.704ns (33.417%)  route 1.403ns (66.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.718     6.482    counter_reg[1]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.606 r  counter[6]_i_2/O
                         net (fo=2, routed)           0.685     7.291    counter[6]_i_2_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.415 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.415    p_0_in__1[5]
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.029    15.280    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.704ns (33.532%)  route 1.395ns (66.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.718     6.482    counter_reg[1]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     6.606 r  counter[6]_i_2/O
                         net (fo=2, routed)           0.678     7.284    counter[6]_i_2_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.408 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.408    p_0_in__1[6]
    SLICE_X4Y110         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.279    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.031    15.282    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.589%)  route 1.522ns (72.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  counter_reg[2]/Q
                         net (fo=8, routed)           1.522     7.288    counter_reg[2]
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.412 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.412    p_0_in__1[2]
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDCE (Setup_fdce_C_D)        0.029    15.303    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.580ns (32.924%)  route 1.182ns (67.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  counter_reg[2]/Q
                         net (fo=8, routed)           1.182     6.947    counter_reg[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.071 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.071    p_0_in__1[3]
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.029    15.277    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.215ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.580ns (33.059%)  route 1.174ns (66.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.707     5.309    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  counter_reg[2]/Q
                         net (fo=8, routed)           1.174     6.940    counter_reg[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.064    p_0_in__1[0]
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.031    15.279    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  8.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.155     1.812    counter_reg[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_0_in__1[0]
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X4Y109         FDCE (Hold_fdce_C_D)         0.092     1.607    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.332%)  route 0.156ns (45.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.156     1.813    counter_reg[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    p_0_in__1[3]
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X4Y109         FDCE (Hold_fdce_C_D)         0.091     1.606    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.012%)  route 0.193ns (50.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.193     1.849    counter_reg[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    p_0_in__1[6]
    SLICE_X4Y110         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.092     1.619    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.173%)  route 0.200ns (51.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  counter_reg[3]/Q
                         net (fo=7, routed)           0.200     1.857    counter_reg[3]
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    p_0_in__1[1]
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.091     1.621    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.049%)  route 0.201ns (51.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  counter_reg[3]/Q
                         net (fo=7, routed)           0.201     1.858    counter_reg[3]
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    p_0_in__1[4]
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.092     1.622    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.849%)  route 0.203ns (52.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.203     1.858    counter_reg[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    p_0_in__1[5]
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.091     1.618    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1MHZ_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.406%)  route 0.243ns (56.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.115     1.770    counter_reg[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  CLK1MHZ_i_1/O
                         net (fo=2, routed)           0.128     1.943    p_0_in__0
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg_lopt_replica/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.071     1.598    CLK1MHZ_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.990%)  route 0.317ns (63.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.317     1.972    counter_reg[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.045     2.017 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    p_0_in__1[2]
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.091     1.622    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1MHZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.603%)  route 0.309ns (62.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.115     1.770    counter_reg[4]
    SLICE_X4Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  CLK1MHZ_i_1/O
                         net (fo=2, routed)           0.194     2.009    p_0_in__0
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  CLK1MHZ_reg/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.075     1.602    CLK1MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.407    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    CLK1MHZ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    CLK1MHZ_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109    counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    CLK1MHZ_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    counter_reg[2]/C



