\hypertarget{stm32f7xx__hal__dma_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+dma.\+c}
\label{stm32f7xx__hal__dma_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_dma.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_dma.c}}
\mbox{\hyperlink{stm32f7xx__hal__dma_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00097}00097 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00098}00098 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00099}00099 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00109}00109 \textcolor{preprocessor}{\#ifdef HAL\_DMA\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00110}00110 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00111}00111 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00112}00112 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00113}00113 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00114}00114   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISR;   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00115}00115   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t Reserved0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00116}00116   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IFCR;  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00117}00117 \} DMA\_Base\_Registers;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00118}00118 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00119}00119 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00120}00120 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00124}00124 \textcolor{preprocessor}{ \#define HAL\_TIMEOUT\_DMA\_ABORT    ((uint32\_t)5)  }\textcolor{comment}{/* 5 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00128}00128 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00129}00129 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00133}00133 \textcolor{keyword}{static} \textcolor{keywordtype}{void} DMA\_SetConfig(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00134}00134 \textcolor{keyword}{static} uint32\_t DMA\_CalcBaseAndBitshift(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00135}00135 \textcolor{keyword}{static} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} DMA\_CheckFifoParam(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00136}00136 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00141}00141 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00171}00171 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga0fbcb690074233a03f2fa366dc22ff01}{HAL\_DMA\_Init}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00172}00172 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00173}00173   uint32\_t tmp = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00174}00174   uint32\_t tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00175}00175   DMA\_Base\_Registers *regs;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00176}00176 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00177}00177   \textcolor{comment}{/* Check the DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00178}00178   \textcolor{keywordflow}{if}(hdma == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00179}00179   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00180}00180     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00181}00181   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00182}00182 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00183}00183   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00184}00184   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga3cf59cfa8a2443896858a1d4a4ccbb1f}{IS\_DMA\_STREAM\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00185}00185   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a_ex___private___macros_gac7f4709d9244f25b853789d888a74d46}{IS\_DMA\_CHANNEL}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00186}00186   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gae2b02e8e823854bcd7c5746cdd29e70d}{IS\_DMA\_DIRECTION}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00187}00187   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga28762105b3f567c16ba79a47e68ff0fa}{IS\_DMA\_PERIPHERAL\_INC\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{PeriphInc}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00188}00188   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaa880f39d499d1e80449cf80381e4eb67}{IS\_DMA\_MEMORY\_INC\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{MemInc}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00189}00189   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gad7916e0ae55cdf5efdfa68a09a028037}{IS\_DMA\_PERIPHERAL\_DATA\_SIZE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{PeriphDataAlignment}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00190}00190   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gac9e3748cebcb16d4ae4206d562bc804c}{IS\_DMA\_MEMORY\_DATA\_SIZE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00191}00191   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gad88ee5030574d6a573904378fb62c7ac}{IS\_DMA\_MODE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00192}00192   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaa1cae2ab458948511596467c87cd02b6}{IS\_DMA\_PRIORITY}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00193}00193   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gadb90a893aeb49fd4bc14af750af3837c}{IS\_DMA\_FIFO\_MODE\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00194}00194   \textcolor{comment}{/* Check the memory burst, peripheral burst and FIFO threshold parameters only}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00195}00195 \textcolor{comment}{     when FIFO mode is enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00196}00196   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}} != \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_gaec22b199f9da9214bf908d7edbcd83e8}{DMA\_FIFOMODE\_DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00197}00197   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00198}00198     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaeafc0d9e327d6e5b26cd37f6744b232f}{IS\_DMA\_FIFO\_THRESHOLD}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00199}00199     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga921ebf06447dc036180fff50b7e4846a}{IS\_DMA\_MEMORY\_BURST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00200}00200     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga7c60961178e2a32e9e364a220a8aca88}{IS\_DMA\_PERIPHERAL\_BURST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}{PeriphBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00201}00201   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00202}00202   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00203}00203   \textcolor{comment}{/* Change DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00204}00204   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00205}00205   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00206}00206   \textcolor{comment}{/* Allocate lock resource */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00207}00207   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00208}00208 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00209}00209   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00210}00210   \textcolor{comment}{/* Disable the peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00211}00211   \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00212}00212   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00213}00213   \textcolor{comment}{/* Check if the DMA Stream is effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00214}00214   \textcolor{keywordflow}{while}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00215}00215   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00216}00216     \textcolor{comment}{/* Check for the Timeout */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00217}00217     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > HAL\_TIMEOUT\_DMA\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00218}00218     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00219}00219       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00220}00220       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00221}00221       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00222}00222       \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00223}00223       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\_DMA\_STATE\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00224}00224       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00225}00225       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00226}00226     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00227}00227   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00228}00228   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00229}00229   \textcolor{comment}{/* Get the CR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00230}00230   tmp = hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00231}00231 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00232}00232   \textcolor{comment}{/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00233}00233   tmp \&= ((uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\_SxCR\_CHSEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}} | \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00234}00234                       \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}    | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}  | \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00235}00235                       \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}   | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}   | \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00236}00236                       \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}   | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}     | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00237}00237 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00238}00238   \textcolor{comment}{/* Prepare the DMA Stream configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00239}00239   tmp |=  hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}             | hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}        |}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00240}00240           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{PeriphInc}}           | hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{MemInc}}           |}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00241}00241           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{PeriphDataAlignment}} | hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}} |}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00242}00242           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}                | hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00243}00243 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00244}00244   \textcolor{comment}{/* the Memory burst and peripheral burst are not used when the FIFO is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00245}00245   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}} == \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_ga18709570bed6b9112520701c482fbe4b}{DMA\_FIFOMODE\_ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00246}00246   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00247}00247     \textcolor{comment}{/* Get memory burst and peripheral burst */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00248}00248     tmp |=  hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} | hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}{PeriphBurst}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00249}00249   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00250}00250   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00251}00251   \textcolor{comment}{/* Write to DMA Stream CR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00252}00252   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} = tmp;  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00253}00253 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00254}00254   \textcolor{comment}{/* Get the FCR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00255}00255   tmp = hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00256}00256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00257}00257   \textcolor{comment}{/* Clear Direct mode and FIFO threshold bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00258}00258   tmp \&= (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00259}00259 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00260}00260   \textcolor{comment}{/* Prepare the DMA Stream FIFO configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00261}00261   tmp |= hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00262}00262 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00263}00263   \textcolor{comment}{/* The FIFO threshold is not used when the FIFO mode is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00264}00264   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}} == \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_ga18709570bed6b9112520701c482fbe4b}{DMA\_FIFOMODE\_ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00265}00265   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00266}00266     \textcolor{comment}{/* Get the FIFO threshold */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00267}00267     tmp |= hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00268}00268     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00269}00269     \textcolor{comment}{/* Check compatibility between FIFO threshold level and size of the memory burst */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00270}00270     \textcolor{comment}{/* for INCR4, INCR8, INCR16 bursts */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00271}00271     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} != \mbox{\hyperlink{group___d_m_a___memory__burst_ga4e94b7250e6a4f53d702b42b15796953}{DMA\_MBURST\_SINGLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00272}00272     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00273}00273       \textcolor{keywordflow}{if} (DMA\_CheckFifoParam(hdma) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00274}00274       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00275}00275         \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00276}00276         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_ga5aaaad3b88a77147d1e3daa3a3ad9e60}{HAL\_DMA\_ERROR\_PARAM}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00277}00277         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00278}00278         \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00279}00279         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00280}00280         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00281}00281         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00282}00282       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00283}00283     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00284}00284   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00285}00285   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00286}00286   \textcolor{comment}{/* Write to DMA Stream FCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00287}00287   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}} = tmp;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00288}00288 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00289}00289   \textcolor{comment}{/* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00290}00290 \textcolor{comment}{     DMA steam Base Address needed by HAL\_DMA\_IRQHandler() and HAL\_DMA\_PollForTransfer() */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00291}00291   regs = (DMA\_Base\_Registers *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00292}00292   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00293}00293   \textcolor{comment}{/* Clear all interrupt flags */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00294}00294   regs-\/>IFCR = 0x3FU << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00295}00295 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00296}00296   \textcolor{comment}{/* Initialize the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00297}00297   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00298}00298                                                                                      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00299}00299   \textcolor{comment}{/* Initialize the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00300}00300   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00301}00301 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00302}00302   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00303}00303 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00304}00304 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00311}00311 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga7bb8587d642da11252a97f5c41c389ef}{HAL\_DMA\_DeInit}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00312}00312 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00313}00313   DMA\_Base\_Registers *regs;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00314}00314 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00315}00315   \textcolor{comment}{/* Check the DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00316}00316   \textcolor{keywordflow}{if}(hdma == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00317}00317   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00318}00318     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00319}00319   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00320}00320   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00321}00321   \textcolor{comment}{/* Check the DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00322}00322   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} == \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00323}00323   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00324}00324     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00325}00325     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00326}00326   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00327}00327 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00328}00328   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00329}00329   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga3cf59cfa8a2443896858a1d4a4ccbb1f}{IS\_DMA\_STREAM\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00330}00330 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00331}00331   \textcolor{comment}{/* Disable the selected DMA Streamx */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00332}00332   \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00333}00333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00334}00334   \textcolor{comment}{/* Reset DMA Streamx control register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00335}00335   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}   = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00336}00336 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00337}00337   \textcolor{comment}{/* Reset DMA Streamx number of data to transfer register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00338}00338   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}} = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00339}00339 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00340}00340   \textcolor{comment}{/* Reset DMA Streamx peripheral address register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00341}00341   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}}  = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00342}00342 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00343}00343   \textcolor{comment}{/* Reset DMA Streamx memory 0 address register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00344}00344   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}} = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00345}00345   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00346}00346   \textcolor{comment}{/* Reset DMA Streamx memory 1 address register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00347}00347   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1AR}} = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00348}00348   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00349}00349   \textcolor{comment}{/* Reset DMA Streamx FIFO control register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00350}00350   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}}  = (uint32\_t)0x00000021U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00351}00351   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00352}00352   \textcolor{comment}{/* Get DMA steam Base Address */}  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00353}00353   regs = (DMA\_Base\_Registers *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00354}00354   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00355}00355   \textcolor{comment}{/* Clear all interrupt flags at correct offset within the register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00356}00356   regs-\/>IFCR = 0x3FU << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00357}00357   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00358}00358   \textcolor{comment}{/* Clean all callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00359}00359   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00360}00360   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00361}00361   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00362}00362   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00363}00363   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00364}00364   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}} = NULL;  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00365}00365 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00366}00366   \textcolor{comment}{/* Reset the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00367}00367   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00368}00368 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00369}00369   \textcolor{comment}{/* Reset the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00370}00370   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\_DMA\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00371}00371 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00372}00372   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00373}00373   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00374}00374 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00375}00375   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00376}00376 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00377}00377 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00409}00409 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga96fbd9c285135f558fd9283a57406330}{HAL\_DMA\_Start}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00410}00410 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00411}00411   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00412}00412   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00413}00413   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00414}00414   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\_DMA\_BUFFER\_SIZE}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00415}00415 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00416}00416   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00417}00417   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00418}00418 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00419}00419   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}} == hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00420}00420   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00421}00421     \textcolor{comment}{/* Change DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00422}00422     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00423}00423     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00424}00424     \textcolor{comment}{/* Initialize the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00425}00425     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00426}00426     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00427}00427     \textcolor{comment}{/* Configure the source, destination address and the data length */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00428}00428     DMA\_SetConfig(hdma, SrcAddress, DstAddress, DataLength);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00429}00429 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00430}00430     \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00431}00431     \mbox{\hyperlink{group___d_m_a_ga93900b3ef3f87ef924eb887279a434b4}{\_\_HAL\_DMA\_ENABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00432}00432   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00433}00433   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00434}00434   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00435}00435     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00436}00436     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00437}00437     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00438}00438     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00439}00439     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00440}00440   \} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00441}00441   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00442}00442 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00443}00443 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00453}00453 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00454}00454 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00455}00455   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00456}00456 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00457}00457   \textcolor{comment}{/* calculate DMA base and stream number */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00458}00458   DMA\_Base\_Registers *regs = (DMA\_Base\_Registers *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00459}00459   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00460}00460   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00461}00461   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\_DMA\_BUFFER\_SIZE}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00462}00462  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00463}00463   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00464}00464   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00465}00465   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00466}00466   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}} == hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00467}00467   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00468}00468     \textcolor{comment}{/* Change DMA peripheral state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00469}00469     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00470}00470     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00471}00471     \textcolor{comment}{/* Initialize the error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00472}00472     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00473}00473     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00474}00474     \textcolor{comment}{/* Configure the source, destination address and the data length */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00475}00475     DMA\_SetConfig(hdma, SrcAddress, DstAddress, DataLength);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00476}00476     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00477}00477     \textcolor{comment}{/* Clear all interrupt flags at correct offset within the register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00478}00478     regs-\/>IFCR = 0x3FU << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00479}00479     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00480}00480     \textcolor{comment}{/* Enable Common interrupts*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00481}00481     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  |= \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00482}00482     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}} |= \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00483}00483     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00484}00484     \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00485}00485     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00486}00486       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  |= \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00487}00487     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00488}00488     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00489}00489     \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00490}00490     \mbox{\hyperlink{group___d_m_a_ga93900b3ef3f87ef924eb887279a434b4}{\_\_HAL\_DMA\_ENABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00491}00491   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00492}00492   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00493}00493   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00494}00494     \textcolor{comment}{/* Process unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00495}00495     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00496}00496     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00497}00497     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00498}00498     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00499}00499   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00500}00500   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00501}00501   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00502}00502 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00503}00503 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00516}00516 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00517}00517 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00518}00518   \textcolor{comment}{/* calculate DMA base and stream number */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00519}00519   DMA\_Base\_Registers *regs = (DMA\_Base\_Registers *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00520}00520   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00521}00521   uint32\_t tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00522}00522   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00523}00523   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} != \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00524}00524   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00525}00525     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00526}00526     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00527}00527     \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00528}00528     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00529}00529     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00530}00530     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00531}00531   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00532}00532   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00533}00533   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00534}00534     \textcolor{comment}{/* Disable all the transfer interrupts */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00535}00535     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00536}00536     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}} \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00537}00537     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00538}00538     \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} != NULL) || (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} != NULL))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00539}00539     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00540}00540       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00541}00541     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00542}00542     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00543}00543     \textcolor{comment}{/* Disable the stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00544}00544     \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00545}00545     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00546}00546     \textcolor{comment}{/* Check if the DMA Stream is effectively disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00547}00547     \textcolor{keywordflow}{while}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00548}00548     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00549}00549       \textcolor{comment}{/* Check for the Timeout */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00550}00550       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > HAL\_TIMEOUT\_DMA\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00551}00551       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00552}00552         \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00553}00553         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00554}00554         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00555}00555         \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00556}00556         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\_DMA\_STATE\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00557}00557         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00558}00558         \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00559}00559         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00560}00560 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00561}00561         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00562}00562       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00563}00563     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00564}00564     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00565}00565     \textcolor{comment}{/* Clear all interrupt flags at correct offset within the register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00566}00566     regs-\/>IFCR = 0x3FU << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00567}00567     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00568}00568     \textcolor{comment}{/* Change the DMA state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00569}00569     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00570}00570     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00571}00571     \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00572}00572     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00573}00573     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00574}00574   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00575}00575   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00576}00576 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00577}00577 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00584}00584 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00585}00585 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00586}00586   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} != \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00587}00587   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00588}00588     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00589}00589     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00590}00590   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00591}00591   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00592}00592   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00593}00593     \textcolor{comment}{/* Set Abort State  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00594}00594     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00595}00595     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00596}00596     \textcolor{comment}{/* Disable the stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00597}00597     \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00598}00598   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00599}00599 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00600}00600   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00601}00601 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00602}00602 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00614}00614 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga976a30472df973e3ad983f21289c9b5d}{HAL\_DMA\_PollForTransfer}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}} CompleteLevel, uint32\_t Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00615}00615 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00616}00616   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00617}00617   uint32\_t mask\_cpltlevel;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00618}00618   uint32\_t tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}(); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00619}00619   uint32\_t tmpisr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00620}00620   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00621}00621   \textcolor{comment}{/* calculate DMA base and stream number */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00622}00622   DMA\_Base\_Registers *regs;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00623}00623 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00624}00624   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}} != hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00625}00625   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00626}00626     \textcolor{comment}{/* No transfer ongoing */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00627}00627     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00628}00628     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00629}00629     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00630}00630   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00631}00631 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00632}00632   \textcolor{comment}{/* Polling mode not supported in circular mode and double buffering mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00633}00633   \textcolor{keywordflow}{if} ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00634}00634   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00635}00635     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_ga7432f31f9972e1c0a398a3f20587d118}{HAL\_DMA\_ERROR\_NOT\_SUPPORTED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00636}00636     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00637}00637   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00638}00638   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00639}00639   \textcolor{comment}{/* Get the level transfer complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00640}00640   \textcolor{keywordflow}{if}(CompleteLevel == \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00641}00641   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00642}00642     \textcolor{comment}{/* Transfer Complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00643}00643     mask\_cpltlevel = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00644}00644   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00645}00645   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00646}00646   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00647}00647     \textcolor{comment}{/* Half Transfer Complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00648}00648     mask\_cpltlevel = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00649}00649   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00650}00650   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00651}00651   regs = (DMA\_Base\_Registers *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00652}00652   tmpisr = regs-\/>ISR;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00653}00653   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00654}00654   \textcolor{keywordflow}{while}(((tmpisr \& mask\_cpltlevel) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}) \&\& ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} \& \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00655}00655   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00656}00656     \textcolor{comment}{/* Check for the Timeout (Not applicable in circular mode)*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00657}00657     \textcolor{keywordflow}{if}(Timeout != \mbox{\hyperlink{stm32f7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00658}00658     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00659}00659       \textcolor{keywordflow}{if}((Timeout == 0)||((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > Timeout))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00660}00660       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00661}00661         \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00662}00662         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} = \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00663}00663         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00664}00664         \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00665}00665         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00666}00666 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00667}00667         \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00668}00668         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00669}00669 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00670}00670         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00671}00671       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00672}00672     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00673}00673 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00674}00674     \textcolor{comment}{/* Get the ISR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00675}00675     tmpisr = regs-\/>ISR;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00676}00676 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00677}00677     \textcolor{keywordflow}{if}((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00678}00678     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00679}00679       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00680}00680       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00681}00681       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00682}00682       \textcolor{comment}{/* Clear the transfer error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00683}00683       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00684}00684     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00685}00685     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00686}00686     \textcolor{keywordflow}{if}((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00687}00687     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00688}00688       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00689}00689       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_ga019411712b9aee1d34b57d029a461fa4}{HAL\_DMA\_ERROR\_FE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00690}00690       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00691}00691       \textcolor{comment}{/* Clear the FIFO error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00692}00692       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00693}00693     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00694}00694     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00695}00695     \textcolor{keywordflow}{if}((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00696}00696     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00697}00697       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00698}00698       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_gabac48184446aea8f467483382fc6689b}{HAL\_DMA\_ERROR\_DME}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00699}00699       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00700}00700       \textcolor{comment}{/* Clear the Direct Mode error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00701}00701       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00702}00702     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00703}00703   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00704}00704   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00705}00705   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} != \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00706}00706   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00707}00707     \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} \& \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00708}00708     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00709}00709       \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00710}00710     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00711}00711       \textcolor{comment}{/* Clear the half transfer and transfer complete flags */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00712}00712       regs-\/>IFCR = (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}} | \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}) << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00713}00713     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00714}00714       \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00715}00715       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}= \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00716}00716 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00717}00717       \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00718}00718       \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00719}00719 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00720}00720       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00721}00721    \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00722}00722   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00723}00723   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00724}00724   \textcolor{comment}{/* Get the level transfer complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00725}00725   \textcolor{keywordflow}{if}(CompleteLevel == \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00726}00726   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00727}00727     \textcolor{comment}{/* Clear the half transfer and transfer complete flags */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00728}00728     regs-\/>IFCR = (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}} | \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}) << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00729}00729     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00730}00730     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00731}00731 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00732}00732     \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00733}00733     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00734}00734 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00735}00735   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00736}00736   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00737}00737   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00738}00738     \textcolor{comment}{/* Clear the half transfer flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00739}00739     regs-\/>IFCR = (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}) << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00740}00740   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00741}00741   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00742}00742   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00743}00743 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00744}00744 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00751}00751 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga8c8564d06f6d39b702af1c5cbb7dd54a}{HAL\_DMA\_IRQHandler}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00752}00752 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00753}00753   uint32\_t tmpisr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00754}00754   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t count = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00755}00755   uint32\_t timeout = \mbox{\hyperlink{group___s_t_m32_f7xx___system___exported___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} / 9600;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00756}00756 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00757}00757   \textcolor{comment}{/* calculate DMA base and stream number */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00758}00758   DMA\_Base\_Registers *regs = (DMA\_Base\_Registers *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00759}00759 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00760}00760   tmpisr = regs-\/>ISR;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00761}00761 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00762}00762   \textcolor{comment}{/* Transfer Error Interrupt management ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00763}00763   if ((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00764}00764   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00765}00765     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma, \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00766}00766     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00767}00767       \textcolor{comment}{/* Disable the transfer error interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00768}00768       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00769}00769       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00770}00770       \textcolor{comment}{/* Clear the transfer error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00771}00771       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00772}00772       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00773}00773       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00774}00774       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00775}00775     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00776}00776   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00777}00777   \textcolor{comment}{/* FIFO Error Interrupt management ******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00778}00778   \textcolor{keywordflow}{if} ((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00779}00779   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00780}00780     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma, \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00781}00781     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00782}00782       \textcolor{comment}{/* Clear the FIFO error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00783}00783       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00784}00784 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00785}00785       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00786}00786       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_ga019411712b9aee1d34b57d029a461fa4}{HAL\_DMA\_ERROR\_FE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00787}00787     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00788}00788   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00789}00789   \textcolor{comment}{/* Direct Mode Error Interrupt management ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00790}00790   \textcolor{keywordflow}{if} ((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00791}00791   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00792}00792     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma, \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00793}00793     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00794}00794       \textcolor{comment}{/* Clear the direct mode error flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00795}00795       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00796}00796 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00797}00797       \textcolor{comment}{/* Update error code */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00798}00798       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} |= \mbox{\hyperlink{group___d_m_a___error___code_gabac48184446aea8f467483382fc6689b}{HAL\_DMA\_ERROR\_DME}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00799}00799     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00800}00800   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00801}00801   \textcolor{comment}{/* Half Transfer Complete Interrupt management ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00802}00802   \textcolor{keywordflow}{if} ((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00803}00803   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00804}00804     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma, \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00805}00805     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00806}00806       \textcolor{comment}{/* Clear the half transfer complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00807}00807       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00808}00808       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00809}00809       \textcolor{comment}{/* Multi\_Buffering mode enabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00810}00810       \textcolor{keywordflow}{if}(((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}) \& (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00811}00811       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00812}00812         \textcolor{comment}{/* Current memory buffer used is Memory 0 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00813}00813         \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00814}00814         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00815}00815           \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00816}00816           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00817}00817             \textcolor{comment}{/* Half transfer callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00818}00818             hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00819}00819           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00820}00820         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00821}00821         \textcolor{comment}{/* Current memory buffer used is Memory 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00822}00822         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00823}00823         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00824}00824           \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00825}00825           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00826}00826             \textcolor{comment}{/* Half transfer callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00827}00827             hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00828}00828           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00829}00829         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00830}00830       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00831}00831       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00832}00832       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00833}00833         \textcolor{comment}{/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00834}00834         \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00835}00835         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00836}00836           \textcolor{comment}{/* Disable the half transfer interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00837}00837           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00838}00838         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00839}00839         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00840}00840         \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00841}00841         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00842}00842           \textcolor{comment}{/* Half transfer callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00843}00843           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00844}00844         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00845}00845       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00846}00846     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00847}00847   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00848}00848   \textcolor{comment}{/* Transfer Complete Interrupt management ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00849}00849   \textcolor{keywordflow}{if} ((tmpisr \& (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00850}00850   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00851}00851     \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma, \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00852}00852     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00853}00853       \textcolor{comment}{/* Clear the transfer complete flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00854}00854       regs-\/>IFCR = \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}} << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00855}00855       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00856}00856       \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}} == hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00857}00857       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00858}00858         \textcolor{comment}{/* Disable all the transfer interrupts */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00859}00859         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}} | \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00860}00860         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}} \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00861}00861         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00862}00862         \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} != NULL) || (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} != NULL))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00863}00863         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00864}00864           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00865}00865         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00866}00866 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00867}00867         \textcolor{comment}{/* Clear all interrupt flags at correct offset within the register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00868}00868         regs-\/>IFCR = 0x3FU << hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00869}00869 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00870}00870         \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00871}00871         hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00872}00872 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00873}00873         \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00874}00874         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00875}00875 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00876}00876         \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00877}00877         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00878}00878           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00879}00879         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00880}00880         \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00881}00881       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00882}00882 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00883}00883       \textcolor{keywordflow}{if}(((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}) \& (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00884}00884       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00885}00885         \textcolor{comment}{/* Current memory buffer used is Memory 0 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00886}00886         \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00887}00887         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00888}00888           \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00889}00889           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00890}00890             \textcolor{comment}{/* Transfer complete Callback for memory1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00891}00891             hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00892}00892           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00893}00893         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00894}00894         \textcolor{comment}{/* Current memory buffer used is Memory 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00895}00895         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00896}00896         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00897}00897           \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00898}00898           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00899}00899             \textcolor{comment}{/* Transfer complete Callback for memory0 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00900}00900             hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00901}00901           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00902}00902         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00903}00903       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00904}00904       \textcolor{comment}{/* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00905}00905       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00906}00906       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00907}00907         \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00908}00908         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00909}00909           \textcolor{comment}{/* Disable the transfer complete interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00910}00910           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}  \&= \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00911}00911 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00912}00912           \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00913}00913           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00914}00914 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00915}00915           \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00916}00916           \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00917}00917 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00918}00918         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00919}00919 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00920}00920         \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00921}00921         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00922}00922           \textcolor{comment}{/* Transfer complete callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00923}00923           hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00924}00924         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00925}00925       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00926}00926     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00927}00927   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00928}00928   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00929}00929   \textcolor{comment}{/* manage error case */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00930}00930   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} != \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00931}00931   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00932}00932     \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}} \& \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00933}00933     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00934}00934       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00935}00935 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00936}00936       \textcolor{comment}{/* Disable the stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00937}00937       \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00938}00938 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00939}00939       \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00940}00940       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00941}00941         \textcolor{keywordflow}{if} (++count > timeout)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00942}00942         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00943}00943           \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00944}00944         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00945}00945       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00946}00946       \textcolor{keywordflow}{while}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00947}00947 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00948}00948       \textcolor{comment}{/* Change the DMA state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00949}00949       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}} = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00950}00950 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00951}00951       \textcolor{comment}{/* Process Unlocked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00952}00952       \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00953}00953 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00954}00954     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00955}00955 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00956}00956     \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} != NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00957}00957     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00958}00958       \textcolor{comment}{/* Transfer error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00959}00959       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00960}00960     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00961}00961   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00962}00962 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00963}00963 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00974}00974 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_gaabec77de08a59c94f2c6265ce7ae8261}{HAL\_DMA\_RegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID, \textcolor{keywordtype}{void} (* pCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *\_hdma))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00975}00975 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00976}00976 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00977}00977   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00978}00978 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00979}00979   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00980}00980   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00981}00981 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00982}00982   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}} == hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00983}00983   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00984}00984     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00985}00985     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00986}00986     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00987}00987       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00988}00988       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00989}00989 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00990}00990     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00991}00991       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00992}00992       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00993}00993 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00994}00994     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051}{HAL\_DMA\_XFER\_M1CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00995}00995       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00996}00996       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00997}00997 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00998}00998     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9}{HAL\_DMA\_XFER\_M1HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l00999}00999       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01000}01000       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01001}01001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01002}01002     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01003}01003       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01004}01004       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01005}01005 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01006}01006     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01007}01007       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}} = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01008}01008       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01009}01009 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01010}01010     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01011}01011       \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01012}01012       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01013}01013       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01014}01014     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01015}01015   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01016}01016   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01017}01017   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01018}01018     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01019}01019     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} =  \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01020}01020   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01021}01021 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01022}01022   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01023}01023   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01024}01024   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01025}01025   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01026}01026 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01027}01027 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01036}01036 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga87842d3780f0e54c7fb29a003e6b5ac4}{HAL\_DMA\_UnRegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}} CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01037}01037 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01038}01038   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01039}01039   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01040}01040   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01041}01041   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01042}01042   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01043}01043   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}} == hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01044}01044   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01045}01045     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01046}01046     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01047}01047     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01048}01048       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01049}01049       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01050}01050       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01051}01051     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01052}01052       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01053}01053       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01054}01054       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01055}01055     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051}{HAL\_DMA\_XFER\_M1CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01056}01056       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01057}01057       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01058}01058       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01059}01059     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9}{HAL\_DMA\_XFER\_M1HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01060}01060       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01061}01061       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01062}01062       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01063}01063     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01064}01064       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01065}01065       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01066}01066       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01067}01067     \textcolor{keywordflow}{case}  \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01068}01068       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01069}01069       \textcolor{keywordflow}{break}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01070}01070       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01071}01071     \textcolor{keywordflow}{case}   \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\_DMA\_XFER\_ALL\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01072}01072       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01073}01073       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01074}01074       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01075}01075       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01076}01076       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01077}01077       hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}} = NULL;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01078}01078       \textcolor{keywordflow}{break}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01079}01079       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01080}01080     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01081}01081       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01082}01082       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01083}01083     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01084}01084   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01085}01085   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01086}01086   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01087}01087     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01088}01088   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01089}01089   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01090}01090   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01091}01091   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01092}01092   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01093}01093   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01094}01094 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01095}01095 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01121}01121 \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}} \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gaef09509c41da57dc118c8ffb9533ce3f}{HAL\_DMA\_GetState}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01122}01122 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01123}01123   \textcolor{keywordflow}{return} hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01124}01124 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01125}01125 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01132}01132 uint32\_t \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gabc0735694a0dd08e352b796d7fa7634f}{HAL\_DMA\_GetError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01133}01133 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01134}01134   \textcolor{keywordflow}{return} hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01135}01135 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01136}01136 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01158}01158 \textcolor{keyword}{static} \textcolor{keywordtype}{void} DMA\_SetConfig(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t DataLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01159}01159 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01160}01160   \textcolor{comment}{/* Clear DBM bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01161}01161   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}} \&= (uint32\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01162}01162 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01163}01163   \textcolor{comment}{/* Configure DMA Stream data length */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01164}01164   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}} = DataLength;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01165}01165 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01166}01166   \textcolor{comment}{/* Memory to Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01167}01167   \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}) == \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}{DMA\_MEMORY\_TO\_PERIPH}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01168}01168   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01169}01169     \textcolor{comment}{/* Configure DMA Stream destination address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01170}01170     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}} = DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01171}01171 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01172}01172     \textcolor{comment}{/* Configure DMA Stream source address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01173}01173     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}} = SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01174}01174   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01175}01175   \textcolor{comment}{/* Peripheral to Memory */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01176}01176   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01177}01177   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01178}01178     \textcolor{comment}{/* Configure DMA Stream source address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01179}01179     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}} = SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01180}01180 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01181}01181     \textcolor{comment}{/* Configure DMA Stream destination address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01182}01182     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}}-\/>\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}} = DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01183}01183   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01184}01184 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01185}01185 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01192}01192 \textcolor{keyword}{static} uint32\_t DMA\_CalcBaseAndBitshift(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01193}01193 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01194}01194   uint32\_t stream\_number = (((uint32\_t)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}} \& 0xFFU) -\/ 16U) / 24U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01195}01195   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01196}01196   \textcolor{comment}{/* lookup table for necessary bitshift of flags within status registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01197}01197   \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t flagBitshiftOffset[8U] = \{0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U\};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01198}01198   hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}} = flagBitshiftOffset[stream\_number];}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01199}01199   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01200}01200   \textcolor{keywordflow}{if} (stream\_number > 3U)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01201}01201   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01202}01202     \textcolor{comment}{/* return pointer to HISR and HIFCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01203}01203     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}} = (((uint32\_t)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}} \& (uint32\_t)(\string~0x3FFU)) + 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01204}01204   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01205}01205   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01206}01206   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01207}01207     \textcolor{comment}{/* return pointer to LISR and LIFCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01208}01208     hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}} = ((uint32\_t)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}{Instance}} \& (uint32\_t)(\string~0x3FFU));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01209}01209   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01210}01210   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01211}01211   \textcolor{keywordflow}{return} hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01212}01212 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01213}01213 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01220}01220 \textcolor{keyword}{static} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} DMA\_CheckFifoParam(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01221}01221 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01222}01222   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01223}01223   uint32\_t tmp = hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01224}01224   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01225}01225   \textcolor{comment}{/* Memory Data size equal to Byte */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01226}01226   \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}} == \mbox{\hyperlink{group___d_m_a___memory__data__size_ga9ed07bddf736298eba11508382ea4d51}{DMA\_MDATAALIGN\_BYTE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01227}01227   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01228}01228     \textcolor{keywordflow}{switch} (tmp)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01229}01229     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01230}01230     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01231}01231     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01232}01232       \textcolor{keywordflow}{if} ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01233}01233       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01234}01234         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01235}01235       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01236}01236       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01237}01237     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01238}01238       \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} == \mbox{\hyperlink{group___d_m_a___memory__burst_ga7812aea620b09c4f4281d614d86e6094}{DMA\_MBURST\_INC16}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01239}01239       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01240}01240         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01241}01241       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01242}01242       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01243}01243     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01244}01244       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01245}01245     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01246}01246       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01247}01247     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01248}01248   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01249}01249   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01250}01250   \textcolor{comment}{/* Memory Data size equal to Half-\/Word */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01251}01251   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}} == \mbox{\hyperlink{group___d_m_a___memory__data__size_ga2c7355971c0da34a7ffe50ec87403071}{DMA\_MDATAALIGN\_HALFWORD}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01252}01252   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01253}01253     \textcolor{keywordflow}{switch} (tmp)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01254}01254     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01255}01255     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01256}01256     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01257}01257       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01258}01258       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01259}01259     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01260}01260       \textcolor{keywordflow}{if} ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01261}01261       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01262}01262         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01263}01263       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01264}01264       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01265}01265     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01266}01266       \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} == \mbox{\hyperlink{group___d_m_a___memory__burst_ga7812aea620b09c4f4281d614d86e6094}{DMA\_MBURST\_INC16}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01267}01267       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01268}01268         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01269}01269       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01270}01270       \textcolor{keywordflow}{break};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01271}01271     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01272}01272       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01273}01273     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01274}01274   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01275}01275   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01276}01276   \textcolor{comment}{/* Memory Data size equal to Word */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01277}01277   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01278}01278   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01279}01279     \textcolor{keywordflow}{switch} (tmp)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01280}01280     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01281}01281     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01282}01282     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01283}01283     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01284}01284       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01285}01285       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01286}01286     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01287}01287       \textcolor{keywordflow}{if} ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}}) == \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01288}01288       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01289}01289         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01290}01290       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01291}01291       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01292}01292     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01293}01293       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01294}01294     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01295}01295   \} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01296}01296   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01297}01297   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01298}01298 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01299}01299 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__dma_8c_source_l01304}01304 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_DMA\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
