// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tri2d_locateTriangleSimple (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        triangleCount,
        enhanced_grid_grid_size_x,
        enhanced_grid_x_min_V,
        enhanced_grid_cell_width_V,
        enhanced_grid_grid_size_y,
        enhanced_grid_y_min_V,
        enhanced_grid_cell_height_V,
        enhanced_grid_flat_cells_triangle_count_address0,
        enhanced_grid_flat_cells_triangle_count_ce0,
        enhanced_grid_flat_cells_triangle_count_q0,
        enhanced_grid_flat_cells_triangles_V_address0,
        enhanced_grid_flat_cells_triangles_V_ce0,
        enhanced_grid_flat_cells_triangles_V_q0,
        face_used_V_address0,
        face_used_V_ce0,
        face_used_V_q0,
        face_edge_V_address0,
        face_edge_V_ce0,
        face_edge_V_q0,
        he_tail_V_address0,
        he_tail_V_ce0,
        he_tail_V_q0,
        he_next_V_address0,
        he_next_V_ce0,
        he_next_V_q0,
        vertex_x_V_address0,
        vertex_x_V_ce0,
        vertex_x_V_q0,
        vertex_y_V_address0,
        vertex_y_V_ce0,
        vertex_y_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_state28 = 67'd134217728;
parameter    ap_ST_fsm_state29 = 67'd268435456;
parameter    ap_ST_fsm_state30 = 67'd536870912;
parameter    ap_ST_fsm_state31 = 67'd1073741824;
parameter    ap_ST_fsm_state32 = 67'd2147483648;
parameter    ap_ST_fsm_state33 = 67'd4294967296;
parameter    ap_ST_fsm_state34 = 67'd8589934592;
parameter    ap_ST_fsm_state35 = 67'd17179869184;
parameter    ap_ST_fsm_state36 = 67'd34359738368;
parameter    ap_ST_fsm_state37 = 67'd68719476736;
parameter    ap_ST_fsm_state38 = 67'd137438953472;
parameter    ap_ST_fsm_state39 = 67'd274877906944;
parameter    ap_ST_fsm_state40 = 67'd549755813888;
parameter    ap_ST_fsm_state41 = 67'd1099511627776;
parameter    ap_ST_fsm_state42 = 67'd2199023255552;
parameter    ap_ST_fsm_state43 = 67'd4398046511104;
parameter    ap_ST_fsm_state44 = 67'd8796093022208;
parameter    ap_ST_fsm_state45 = 67'd17592186044416;
parameter    ap_ST_fsm_state46 = 67'd35184372088832;
parameter    ap_ST_fsm_state47 = 67'd70368744177664;
parameter    ap_ST_fsm_state48 = 67'd140737488355328;
parameter    ap_ST_fsm_state49 = 67'd281474976710656;
parameter    ap_ST_fsm_state50 = 67'd562949953421312;
parameter    ap_ST_fsm_state51 = 67'd1125899906842624;
parameter    ap_ST_fsm_state52 = 67'd2251799813685248;
parameter    ap_ST_fsm_state53 = 67'd4503599627370496;
parameter    ap_ST_fsm_state54 = 67'd9007199254740992;
parameter    ap_ST_fsm_state55 = 67'd18014398509481984;
parameter    ap_ST_fsm_state56 = 67'd36028797018963968;
parameter    ap_ST_fsm_state57 = 67'd72057594037927936;
parameter    ap_ST_fsm_state58 = 67'd144115188075855872;
parameter    ap_ST_fsm_state59 = 67'd288230376151711744;
parameter    ap_ST_fsm_state60 = 67'd576460752303423488;
parameter    ap_ST_fsm_state61 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] p_read;
input  [23:0] p_read1;
input  [13:0] triangleCount;
input  [6:0] enhanced_grid_grid_size_x;
input  [23:0] enhanced_grid_x_min_V;
input  [23:0] enhanced_grid_cell_width_V;
input  [6:0] enhanced_grid_grid_size_y;
input  [23:0] enhanced_grid_y_min_V;
input  [23:0] enhanced_grid_cell_height_V;
output  [11:0] enhanced_grid_flat_cells_triangle_count_address0;
output   enhanced_grid_flat_cells_triangle_count_ce0;
input  [31:0] enhanced_grid_flat_cells_triangle_count_q0;
output  [16:0] enhanced_grid_flat_cells_triangles_V_address0;
output   enhanced_grid_flat_cells_triangles_V_ce0;
input  [13:0] enhanced_grid_flat_cells_triangles_V_q0;
output  [13:0] face_used_V_address0;
output   face_used_V_ce0;
input  [0:0] face_used_V_q0;
output  [13:0] face_edge_V_address0;
output   face_edge_V_ce0;
input  [14:0] face_edge_V_q0;
output  [15:0] he_tail_V_address0;
output   he_tail_V_ce0;
input  [12:0] he_tail_V_q0;
output  [15:0] he_next_V_address0;
output   he_next_V_ce0;
input  [14:0] he_next_V_q0;
output  [12:0] vertex_x_V_address0;
output   vertex_x_V_ce0;
input  [23:0] vertex_x_V_q0;
output  [12:0] vertex_y_V_address0;
output   vertex_y_V_ce0;
input  [23:0] vertex_y_V_q0;
output  [13:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg enhanced_grid_flat_cells_triangle_count_ce0;
reg[13:0] face_used_V_address0;
reg face_used_V_ce0;
reg[13:0] face_edge_V_address0;
reg face_edge_V_ce0;
reg[15:0] he_tail_V_address0;
reg he_tail_V_ce0;
reg[15:0] he_next_V_address0;
reg he_next_V_ce0;
reg[12:0] vertex_x_V_address0;
reg vertex_x_V_ce0;
reg[12:0] vertex_y_V_address0;
reg vertex_y_V_ce0;
reg[13:0] ap_return;

(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_292;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln276_fu_1403_p2;
wire   [0:0] icmp_ln1027_fu_1530_p2;
wire    ap_CS_fsm_state58;
wire   [0:0] icmp_ln1090_fu_397_p2;
reg   [0:0] icmp_ln1090_reg_1673;
wire    ap_CS_fsm_state49;
wire   [0:0] p_Result_26_fu_403_p3;
reg   [0:0] p_Result_26_reg_1678;
wire   [45:0] tmp_V_4_fu_417_p3;
reg   [45:0] tmp_V_4_reg_1683;
wire   [31:0] sub_ln1099_fu_459_p2;
reg   [31:0] sub_ln1099_reg_1689;
wire   [1:0] or_ln_fu_559_p3;
reg   [1:0] or_ln_reg_1695;
wire   [0:0] icmp_ln1109_fu_567_p2;
reg   [0:0] icmp_ln1109_reg_1700;
wire   [7:0] trunc_ln1098_fu_573_p1;
reg   [7:0] trunc_ln1098_reg_1705;
wire   [0:0] icmp_ln1090_1_fu_581_p2;
reg   [0:0] icmp_ln1090_1_reg_1710;
wire   [0:0] p_Result_31_fu_587_p3;
reg   [0:0] p_Result_31_reg_1715;
wire   [45:0] tmp_V_5_fu_601_p3;
reg   [45:0] tmp_V_5_reg_1720;
wire   [31:0] sub_ln1099_1_fu_643_p2;
reg   [31:0] sub_ln1099_1_reg_1726;
wire   [1:0] or_ln1104_1_fu_743_p3;
reg   [1:0] or_ln1104_1_reg_1732;
wire   [0:0] icmp_ln1109_1_fu_751_p2;
reg   [0:0] icmp_ln1109_1_reg_1737;
wire   [7:0] trunc_ln1098_1_fu_757_p1;
reg   [7:0] trunc_ln1098_1_reg_1742;
reg   [0:0] p_Result_29_reg_1747;
wire    ap_CS_fsm_state50;
reg   [7:0] xs_exp_V_reg_1752;
wire   [22:0] p_Result_30_fu_898_p1;
reg   [22:0] p_Result_30_reg_1758;
reg   [0:0] p_Result_34_reg_1763;
reg   [7:0] xs_exp_V_1_reg_1768;
wire   [22:0] p_Result_35_fu_1039_p1;
reg   [22:0] p_Result_35_reg_1774;
wire    ap_CS_fsm_state51;
wire   [8:0] zext_ln268_1_fu_1203_p1;
reg   [8:0] zext_ln268_1_reg_1785;
wire   [8:0] zext_ln270_1_fu_1367_p1;
reg   [8:0] zext_ln270_1_reg_1791;
wire   [11:0] zext_ln284_fu_1371_p1;
reg   [11:0] zext_ln284_reg_1796;
wire   [8:0] zext_ln276_fu_1375_p1;
reg   [8:0] zext_ln276_reg_1801;
wire   [8:0] zext_ln276_1_fu_1379_p1;
reg   [8:0] zext_ln276_1_reg_1807;
reg   [0:0] icmp_ln276_reg_1812;
wire   [4:0] add_ln276_1_fu_1409_p2;
reg   [4:0] add_ln276_1_reg_1816;
wire  signed [2:0] select_ln276_fu_1430_p3;
reg  signed [2:0] select_ln276_reg_1821;
wire  signed [11:0] sext_ln276_2_fu_1455_p1;
reg  signed [11:0] sext_ln276_2_reg_1826;
wire   [2:0] select_ln276_3_fu_1472_p3;
reg   [2:0] select_ln276_3_reg_1831;
wire   [0:0] and_ln281_1_fu_1524_p2;
reg   [0:0] and_ln281_1_reg_1841;
wire   [11:0] grp_fu_1582_p3;
reg  signed [11:0] add_ln284_reg_1848;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
wire  signed [16:0] grp_fu_1589_p2;
reg   [16:0] mul_ln288_reg_1863;
reg   [31:0] enhanced_grid_flat_cells_triangle_count_load_reg_1868;
wire   [0:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_return;
reg   [0:0] targetBlock_reg_1873;
wire    ap_CS_fsm_state59;
wire   [0:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_return;
reg   [0:0] targetBlock1_reg_1877;
wire    ap_CS_fsm_state61;
wire   [13:0] select_ln308_fu_1575_p3;
wire    ap_CS_fsm_state67;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_done;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_idle;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_ready;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out_ap_vld;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_ce0;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_ce0;
wire   [15:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_ce0;
wire   [15:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_ce0;
wire   [12:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_ce0;
wire   [12:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_ce0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_done;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_idle;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_ready;
wire   [31:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out_ap_vld;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out_ap_vld;
wire   [16:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_ce0;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_ce0;
wire   [13:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_ce0;
wire   [15:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_ce0;
wire   [15:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_ce0;
wire   [12:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_ce0;
wire   [12:0] grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_address0;
wire    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_ce0;
reg   [13:0] ap_phi_mux_phi_ln325_phi_fu_231_p6;
reg   [13:0] phi_ln325_reg_227;
wire    ap_CS_fsm_state60;
reg    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg;
reg   [13:0] select_ln317_cast_loc_fu_184;
reg    grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg;
reg   [31:0] retval_2_loc_fu_192;
reg   [13:0] select_ln298_loc_fu_188;
wire   [63:0] add_ln284_cast_fu_1538_p1;
reg   [2:0] dy_fu_168;
wire   [2:0] add_ln277_fu_1554_p2;
reg   [2:0] dx_fu_172;
reg   [4:0] indvar_flatten_fu_176;
reg   [31:0] retval_149_fu_180;
wire  signed [23:0] sext_ln1348_fu_302_p0;
wire  signed [24:0] sext_ln1348_fu_302_p1;
wire  signed [24:0] sext_ln1348_1_fu_306_p1;
wire   [24:0] ret_V_fu_310_p2;
wire   [44:0] grp_fu_332_p0;
wire  signed [23:0] sext_ln1348_2_fu_342_p0;
wire  signed [24:0] sext_ln1348_2_fu_342_p1;
wire  signed [24:0] sext_ln1348_3_fu_346_p1;
wire   [24:0] ret_V_37_fu_350_p2;
wire   [44:0] grp_fu_372_p0;
wire  signed [44:0] grp_fu_332_p2;
wire  signed [45:0] sext_ln1303_1_fu_393_p1;
wire   [45:0] tmp_V_fu_411_p2;
reg   [45:0] p_Result_s_fu_425_p4;
wire   [46:0] p_Result_27_fu_435_p3;
wire  signed [63:0] sext_ln1204_fu_443_p1;
reg   [63:0] tmp_fu_447_p3;
wire   [31:0] l_fu_455_p1;
wire   [31:0] lsb_index_fu_465_p2;
wire   [30:0] tmp_7_fu_471_p4;
wire   [5:0] trunc_ln1102_fu_487_p1;
wire   [5:0] sub_ln1102_fu_491_p2;
wire   [45:0] zext_ln1102_fu_497_p1;
wire   [45:0] lshr_ln1102_fu_501_p2;
wire   [45:0] p_Result_9_fu_507_p2;
wire   [0:0] icmp_ln1101_fu_481_p2;
wire   [0:0] icmp_ln1102_fu_513_p2;
wire   [0:0] tmp_9_fu_525_p3;
wire   [0:0] p_Result_10_fu_539_p3;
wire   [0:0] xor_ln1104_fu_533_p2;
wire   [0:0] and_ln1104_fu_547_p2;
wire   [0:0] a_fu_519_p2;
wire   [0:0] or_ln1104_2_fu_553_p2;
wire  signed [44:0] grp_fu_372_p2;
wire  signed [45:0] sext_ln1303_3_fu_577_p1;
wire   [45:0] tmp_V_2_fu_595_p2;
reg   [45:0] p_Result_17_fu_609_p4;
wire   [46:0] p_Result_32_fu_619_p3;
wire  signed [63:0] sext_ln1204_1_fu_627_p1;
reg   [63:0] tmp_s_fu_631_p3;
wire   [31:0] l_1_fu_639_p1;
wire   [31:0] lsb_index_1_fu_649_p2;
wire   [30:0] tmp_16_fu_655_p4;
wire   [5:0] trunc_ln1102_1_fu_671_p1;
wire   [5:0] sub_ln1102_1_fu_675_p2;
wire   [45:0] zext_ln1102_1_fu_681_p1;
wire   [45:0] lshr_ln1102_1_fu_685_p2;
wire   [45:0] p_Result_19_fu_691_p2;
wire   [0:0] icmp_ln1101_1_fu_665_p2;
wire   [0:0] icmp_ln1102_1_fu_697_p2;
wire   [0:0] tmp_17_fu_709_p3;
wire   [0:0] p_Result_20_fu_723_p3;
wire   [0:0] xor_ln1104_1_fu_717_p2;
wire   [0:0] and_ln1104_1_fu_731_p2;
wire   [0:0] a_1_fu_703_p2;
wire   [0:0] or_ln1104_fu_737_p2;
wire   [31:0] add_ln1109_fu_761_p2;
wire   [45:0] zext_ln1109_fu_766_p1;
wire   [31:0] sub_ln1110_fu_775_p2;
wire   [45:0] zext_ln1110_fu_780_p1;
wire   [45:0] lshr_ln1109_fu_770_p2;
wire   [45:0] shl_ln1110_fu_784_p2;
wire   [45:0] m_fu_789_p3;
wire   [46:0] zext_ln1106_fu_796_p1;
wire   [46:0] zext_ln1116_fu_800_p1;
wire   [46:0] m_1_fu_803_p2;
wire   [45:0] m_8_fu_809_p4;
wire   [0:0] p_Result_11_fu_823_p3;
wire   [7:0] sub_ln1119_fu_839_p2;
wire   [7:0] select_ln1098_fu_831_p3;
wire   [7:0] add_ln1124_fu_844_p2;
wire   [63:0] zext_ln1106_1_fu_819_p1;
wire   [8:0] tmp_1_fu_850_p3;
wire   [63:0] p_Result_28_fu_857_p5;
wire   [31:0] LD_fu_869_p1;
wire   [31:0] data_V_fu_873_p3;
wire   [31:0] add_ln1109_1_fu_902_p2;
wire   [45:0] zext_ln1109_1_fu_907_p1;
wire   [31:0] sub_ln1110_1_fu_916_p2;
wire   [45:0] zext_ln1110_1_fu_921_p1;
wire   [45:0] lshr_ln1109_1_fu_911_p2;
wire   [45:0] shl_ln1110_1_fu_925_p2;
wire   [45:0] m_3_fu_930_p3;
wire   [46:0] zext_ln1106_2_fu_937_p1;
wire   [46:0] zext_ln1116_1_fu_941_p1;
wire   [46:0] m_4_fu_944_p2;
wire   [45:0] m_9_fu_950_p4;
wire   [0:0] p_Result_21_fu_964_p3;
wire   [7:0] sub_ln1119_1_fu_980_p2;
wire   [7:0] select_ln1098_1_fu_972_p3;
wire   [7:0] add_ln1124_1_fu_985_p2;
wire   [63:0] zext_ln1106_3_fu_960_p1;
wire   [8:0] tmp_2_fu_991_p3;
wire   [63:0] p_Result_33_fu_998_p5;
wire   [31:0] LD_3_fu_1010_p1;
wire   [31:0] data_V_1_fu_1014_p3;
wire   [7:0] zext_ln268_fu_1047_p1;
wire   [7:0] add_ln268_fu_1051_p2;
wire   [24:0] mantissa_fu_1061_p4;
wire   [8:0] zext_ln346_fu_1074_p1;
wire   [8:0] add_ln346_fu_1077_p2;
wire   [7:0] sub_ln1512_fu_1091_p2;
wire   [0:0] isNeg_fu_1083_p3;
wire  signed [8:0] sext_ln1512_fu_1096_p1;
wire   [8:0] ush_fu_1100_p3;
wire  signed [31:0] sext_ln1488_fu_1108_p1;
wire   [78:0] zext_ln15_fu_1070_p1;
wire   [78:0] zext_ln1488_fu_1112_p1;
wire   [78:0] r_V_fu_1116_p2;
wire   [0:0] tmp_14_fu_1128_p3;
wire   [78:0] r_V_12_fu_1122_p2;
wire   [31:0] zext_ln818_fu_1136_p1;
wire   [31:0] tmp_5_fu_1140_p4;
wire   [31:0] val_fu_1150_p3;
wire   [31:0] result_V_2_fu_1158_p2;
wire   [31:0] result_V_fu_1164_p3;
wire  signed [31:0] sext_ln813_fu_1057_p1;
wire   [0:0] icmp_ln200_fu_1171_p2;
wire   [31:0] select_ln224_fu_1177_p3;
wire   [0:0] icmp_ln224_fu_1189_p2;
wire   [6:0] trunc_ln224_fu_1185_p1;
wire   [6:0] center_x_fu_1195_p3;
wire   [7:0] zext_ln270_fu_1211_p1;
wire   [7:0] add_ln270_fu_1215_p2;
wire   [24:0] mantissa_1_fu_1225_p4;
wire   [8:0] zext_ln346_1_fu_1238_p1;
wire   [8:0] add_ln346_1_fu_1241_p2;
wire   [7:0] sub_ln1512_1_fu_1255_p2;
wire   [0:0] isNeg_1_fu_1247_p3;
wire  signed [8:0] sext_ln1512_1_fu_1260_p1;
wire   [8:0] ush_1_fu_1264_p3;
wire  signed [31:0] sext_ln1488_1_fu_1272_p1;
wire   [78:0] zext_ln15_1_fu_1234_p1;
wire   [78:0] zext_ln1488_1_fu_1276_p1;
wire   [78:0] r_V_14_fu_1280_p2;
wire   [0:0] tmp_22_fu_1292_p3;
wire   [78:0] r_V_15_fu_1286_p2;
wire   [31:0] zext_ln818_1_fu_1300_p1;
wire   [31:0] tmp_8_fu_1304_p4;
wire   [31:0] val_1_fu_1314_p3;
wire   [31:0] result_V_6_fu_1322_p2;
wire   [31:0] result_V_7_fu_1328_p3;
wire  signed [31:0] sext_ln813_1_fu_1221_p1;
wire   [0:0] icmp_ln200_1_fu_1335_p2;
wire   [31:0] select_ln224_1_fu_1341_p3;
wire   [0:0] icmp_ln224_1_fu_1353_p2;
wire   [6:0] trunc_ln224_1_fu_1349_p1;
wire   [6:0] center_y_fu_1359_p3;
wire  signed [2:0] sext_ln276_fu_1389_p0;
wire  signed [8:0] sext_ln276_fu_1389_p1;
wire   [8:0] p_cast_fu_1393_p2;
wire  signed [2:0] add_ln276_fu_1418_p0;
wire   [0:0] icmp_ln277_fu_1424_p2;
wire  signed [2:0] add_ln276_fu_1418_p2;
wire  signed [8:0] sext_ln276_1_fu_1438_p1;
wire   [8:0] p_cast_mid1_fu_1442_p2;
wire  signed [8:0] select_ln276_1_fu_1447_p3;
wire   [0:0] cmp22_mid1_fu_1459_p2;
wire   [0:0] cmp22_fu_1398_p2;
wire  signed [2:0] select_ln276_3_fu_1472_p2;
wire  signed [8:0] sext_ln277_fu_1480_p1;
wire  signed [8:0] add_ln281_fu_1484_p2;
wire   [8:0] or_ln281_fu_1493_p2;
wire   [0:0] tmp_23_fu_1499_p3;
wire   [0:0] select_ln276_2_fu_1464_p3;
wire   [0:0] icmp_ln282_fu_1513_p2;
wire   [0:0] and_ln281_fu_1518_p2;
wire   [0:0] xor_ln281_fu_1507_p2;
wire  signed [11:0] zext_ln288_fu_1535_p0;
wire   [6:0] grp_fu_1582_p1;
wire  signed [8:0] grp_fu_1582_p2;
wire    ap_CS_fsm_state54;
wire   [11:0] grp_fu_1589_p0;
wire   [4:0] grp_fu_1589_p1;
reg    grp_fu_332_ap_start;
wire    grp_fu_332_ap_done;
reg    grp_fu_372_ap_start;
wire    grp_fu_372_ap_done;
reg   [13:0] ap_return_preg;
reg   [66:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire   [16:0] grp_fu_1589_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 67'd1;
#0 grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg = 1'b0;
#0 grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg = 1'b0;
#0 ap_return_preg = 14'd0;
end

tri2d_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4 grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start),
    .ap_done(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_done),
    .ap_idle(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_idle),
    .ap_ready(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_ready),
    .retval_149(reg_292),
    .triangleCount(triangleCount),
    .sext_ln1348_2(p_read1),
    .sext_ln1348(p_read),
    .select_ln317_cast_out(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out),
    .select_ln317_cast_out_ap_vld(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out_ap_vld),
    .face_used_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_address0),
    .face_used_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_ce0),
    .face_used_V_q0(face_used_V_q0),
    .face_edge_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_address0),
    .face_edge_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_ce0),
    .face_edge_V_q0(face_edge_V_q0),
    .he_tail_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_address0),
    .he_tail_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_ce0),
    .he_tail_V_q0(he_tail_V_q0),
    .he_next_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_address0),
    .he_next_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_ce0),
    .he_next_V_q0(he_next_V_q0),
    .vertex_x_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_address0),
    .vertex_x_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_ce0),
    .vertex_x_V_q0(vertex_x_V_q0),
    .vertex_y_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_address0),
    .vertex_y_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_ce0),
    .vertex_y_V_q0(vertex_y_V_q0),
    .ap_return(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_return)
);

tri2d_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3 grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start),
    .ap_done(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_done),
    .ap_idle(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_idle),
    .ap_ready(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_ready),
    .retval_149(reg_292),
    .enhanced_grid_flat_cells_triangle_count_load(enhanced_grid_flat_cells_triangle_count_load_reg_1868),
    .mul_ln288(mul_ln288_reg_1863),
    .sext_ln1348_2(p_read1),
    .sext_ln1348(p_read),
    .retval_2_out(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out),
    .retval_2_out_ap_vld(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out_ap_vld),
    .select_ln298_out(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out),
    .select_ln298_out_ap_vld(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out_ap_vld),
    .enhanced_grid_flat_cells_triangles_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_address0),
    .enhanced_grid_flat_cells_triangles_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_ce0),
    .enhanced_grid_flat_cells_triangles_V_q0(enhanced_grid_flat_cells_triangles_V_q0),
    .face_used_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_address0),
    .face_used_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_ce0),
    .face_used_V_q0(face_used_V_q0),
    .face_edge_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_address0),
    .face_edge_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_ce0),
    .face_edge_V_q0(face_edge_V_q0),
    .he_tail_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_address0),
    .he_tail_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_ce0),
    .he_tail_V_q0(he_tail_V_q0),
    .he_next_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_address0),
    .he_next_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_ce0),
    .he_next_V_q0(he_next_V_q0),
    .vertex_x_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_address0),
    .vertex_x_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_ce0),
    .vertex_x_V_q0(vertex_x_V_q0),
    .vertex_y_V_address0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_address0),
    .vertex_y_V_ce0(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_ce0),
    .vertex_y_V_q0(vertex_y_V_q0),
    .ap_return(grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_return)
);

tri2d_sdiv_45ns_24s_45_49_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 49 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 45 ))
sdiv_45ns_24s_45_49_seq_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_332_ap_start),
    .done(grp_fu_332_ap_done),
    .din0(grp_fu_332_p0),
    .din1(enhanced_grid_cell_width_V),
    .ce(1'b1),
    .dout(grp_fu_332_p2)
);

tri2d_sdiv_45ns_24s_45_49_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 49 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 45 ))
sdiv_45ns_24s_45_49_seq_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_372_ap_start),
    .done(grp_fu_372_ap_done),
    .din0(grp_fu_372_p0),
    .din1(enhanced_grid_cell_height_V),
    .ce(1'b1),
    .dout(grp_fu_372_p2)
);

tri2d_mac_muladd_9s_7ns_9s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mac_muladd_9s_7ns_9s_12_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln281_fu_1484_p2),
    .din1(grp_fu_1582_p1),
    .din2(grp_fu_1582_p2),
    .ce(1'b1),
    .dout(grp_fu_1582_p3)
);

tri2d_mul_mul_12ns_5ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 17 ))
mul_mul_12ns_5ns_17_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1589_p0),
    .din1(grp_fu_1589_p1),
    .ce(1'b1),
    .dout(grp_fu_1589_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 14'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) & ((icmp_ln276_reg_1812 == 1'd1) | ((targetBlock_reg_1873 == 1'd0) & (1'd1 == and_ln281_1_reg_1841))))) begin
            ap_return_preg <= ap_phi_mux_phi_ln325_phi_fu_231_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state58)) begin
            grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_ready == 1'b1)) begin
            grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln1027_fu_1530_p2 == 1'd0) & (icmp_ln276_fu_1403_p2 == 1'd1))) begin
            grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_ready == 1'b1)) begin
            grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dx_fu_172 <= 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state60) & (((targetBlock_reg_1873 == 1'd1) & (icmp_ln276_reg_1812 == 1'd0)) | ((icmp_ln276_reg_1812 == 1'd0) & (1'd0 == and_ln281_1_reg_1841))))) begin
        dx_fu_172 <= select_ln276_3_reg_1831;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dy_fu_168 <= 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state60) & (((targetBlock_reg_1873 == 1'd1) & (icmp_ln276_reg_1812 == 1'd0)) | ((icmp_ln276_reg_1812 == 1'd0) & (1'd0 == and_ln281_1_reg_1841))))) begin
        dy_fu_168 <= add_ln277_fu_1554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_176 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state60) & (((targetBlock_reg_1873 == 1'd1) & (icmp_ln276_reg_1812 == 1'd0)) | ((icmp_ln276_reg_1812 == 1'd0) & (1'd0 == and_ln281_1_reg_1841))))) begin
        indvar_flatten_fu_176 <= add_ln276_1_reg_1816;
    end
end

always @ (posedge ap_clk) begin
    if (((targetBlock_reg_1873 == 1'd0) & (icmp_ln276_reg_1812 == 1'd0) & (1'b1 == ap_CS_fsm_state60) & (1'd1 == and_ln281_1_reg_1841))) begin
        phi_ln325_reg_227 <= select_ln298_loc_fu_188;
    end else if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln1027_fu_1530_p2 == 1'd1) & (icmp_ln276_fu_1403_p2 == 1'd1))) begin
        phi_ln325_reg_227 <= 14'd16383;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        phi_ln325_reg_227 <= select_ln308_fu_1575_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln276_1_reg_1816 <= add_ln276_1_fu_1409_p2;
        icmp_ln276_reg_1812 <= icmp_ln276_fu_1403_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        add_ln284_reg_1848 <= grp_fu_1582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln276_fu_1403_p2 == 1'd0))) begin
        and_ln281_1_reg_1841 <= and_ln281_1_fu_1524_p2;
        select_ln276_3_reg_1831 <= select_ln276_3_fu_1472_p3;
        select_ln276_reg_1821 <= select_ln276_fu_1430_p3;
        sext_ln276_2_reg_1826 <= sext_ln276_2_fu_1455_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        enhanced_grid_flat_cells_triangle_count_load_reg_1868 <= enhanced_grid_flat_cells_triangle_count_q0;
        mul_ln288_reg_1863 <= grp_fu_1589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        icmp_ln1090_1_reg_1710 <= icmp_ln1090_1_fu_581_p2;
        icmp_ln1090_reg_1673 <= icmp_ln1090_fu_397_p2;
        icmp_ln1109_1_reg_1737 <= icmp_ln1109_1_fu_751_p2;
        icmp_ln1109_reg_1700 <= icmp_ln1109_fu_567_p2;
        or_ln1104_1_reg_1732[0] <= or_ln1104_1_fu_743_p3[0];
        or_ln_reg_1695[0] <= or_ln_fu_559_p3[0];
        p_Result_26_reg_1678 <= grp_fu_332_p2[32'd44];
        p_Result_31_reg_1715 <= grp_fu_372_p2[32'd44];
        sub_ln1099_1_reg_1726 <= sub_ln1099_1_fu_643_p2;
        sub_ln1099_reg_1689 <= sub_ln1099_fu_459_p2;
        tmp_V_4_reg_1683 <= tmp_V_4_fu_417_p3;
        tmp_V_5_reg_1720 <= tmp_V_5_fu_601_p3;
        trunc_ln1098_1_reg_1742 <= trunc_ln1098_1_fu_757_p1;
        trunc_ln1098_reg_1705 <= trunc_ln1098_fu_573_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        p_Result_29_reg_1747 <= data_V_fu_873_p3[32'd31];
        p_Result_30_reg_1758 <= p_Result_30_fu_898_p1;
        p_Result_34_reg_1763 <= data_V_1_fu_1014_p3[32'd31];
        p_Result_35_reg_1774 <= p_Result_35_fu_1039_p1;
        xs_exp_V_1_reg_1768 <= {{data_V_1_fu_1014_p3[30:23]}};
        xs_exp_V_reg_1752 <= {{data_V_fu_873_p3[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln1027_fu_1530_p2 == 1'd0) & (icmp_ln276_fu_1403_p2 == 1'd1)))) begin
        reg_292 <= retval_149_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if (((targetBlock_reg_1873 == 1'd1) & (icmp_ln276_reg_1812 == 1'd0) & (1'b1 == ap_CS_fsm_state60) & (1'd1 == and_ln281_1_reg_1841))) begin
        retval_149_fu_180 <= retval_2_loc_fu_192;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
        retval_2_loc_fu_192 <= grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_retval_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
        select_ln298_loc_fu_188 <= grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_select_ln298_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        select_ln317_cast_loc_fu_184 <= grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_select_ln317_cast_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        targetBlock1_reg_1877 <= grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        targetBlock_reg_1873 <= grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        zext_ln268_1_reg_1785[6 : 0] <= zext_ln268_1_fu_1203_p1[6 : 0];
        zext_ln270_1_reg_1791[6 : 0] <= zext_ln270_1_fu_1367_p1[6 : 0];
        zext_ln276_1_reg_1807[6 : 0] <= zext_ln276_1_fu_1379_p1[6 : 0];
        zext_ln276_reg_1801[6 : 0] <= zext_ln276_fu_1375_p1[6 : 0];
        zext_ln284_reg_1796[6 : 0] <= zext_ln284_fu_1371_p1[6 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state60) & ((icmp_ln276_reg_1812 == 1'd1) | ((targetBlock_reg_1873 == 1'd0) & (1'd1 == and_ln281_1_reg_1841)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((targetBlock_reg_1873 == 1'd0) & (icmp_ln276_reg_1812 == 1'd0) & (1'b1 == ap_CS_fsm_state60) & (1'd1 == and_ln281_1_reg_1841))) begin
        ap_phi_mux_phi_ln325_phi_fu_231_p6 = select_ln298_loc_fu_188;
    end else begin
        ap_phi_mux_phi_ln325_phi_fu_231_p6 = phi_ln325_reg_227;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) & ((icmp_ln276_reg_1812 == 1'd1) | ((targetBlock_reg_1873 == 1'd0) & (1'd1 == and_ln281_1_reg_1841))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) & ((icmp_ln276_reg_1812 == 1'd1) | ((targetBlock_reg_1873 == 1'd0) & (1'd1 == and_ln281_1_reg_1841))))) begin
        ap_return = ap_phi_mux_phi_ln325_phi_fu_231_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        enhanced_grid_flat_cells_triangle_count_ce0 = 1'b1;
    end else begin
        enhanced_grid_flat_cells_triangle_count_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        face_edge_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        face_edge_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_address0;
    end else begin
        face_edge_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        face_edge_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_edge_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        face_edge_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_edge_V_ce0;
    end else begin
        face_edge_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        face_used_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        face_used_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_address0;
    end else begin
        face_used_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        face_used_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_face_used_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        face_used_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_face_used_V_ce0;
    end else begin
        face_used_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_332_ap_start = 1'b1;
    end else begin
        grp_fu_332_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_372_ap_start = 1'b1;
    end else begin
        grp_fu_372_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        he_next_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        he_next_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_address0;
    end else begin
        he_next_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        he_next_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_next_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        he_next_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_next_V_ce0;
    end else begin
        he_next_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        he_tail_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        he_tail_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_address0;
    end else begin
        he_tail_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        he_tail_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_he_tail_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        he_tail_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_he_tail_V_ce0;
    end else begin
        he_tail_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        vertex_x_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        vertex_x_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_address0;
    end else begin
        vertex_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        vertex_x_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_x_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        vertex_x_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_x_V_ce0;
    end else begin
        vertex_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        vertex_y_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        vertex_y_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_address0;
    end else begin
        vertex_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        vertex_y_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_vertex_y_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        vertex_y_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_vertex_y_V_ce0;
    end else begin
        vertex_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln1027_fu_1530_p2 == 1'd0) & (icmp_ln276_fu_1403_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if (((1'b1 == ap_CS_fsm_state52) & (((icmp_ln1027_fu_1530_p2 == 1'd1) & (icmp_ln276_fu_1403_p2 == 1'd1)) | ((1'd0 == and_ln281_1_fu_1524_p2) & (icmp_ln276_fu_1403_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            if (((1'b1 == ap_CS_fsm_state60) & ((icmp_ln276_reg_1812 == 1'd1) | ((targetBlock_reg_1873 == 1'd0) & (1'd1 == and_ln281_1_reg_1841))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_3_fu_1010_p1 = p_Result_33_fu_998_p5[31:0];

assign LD_fu_869_p1 = p_Result_28_fu_857_p5[31:0];

assign a_1_fu_703_p2 = (icmp_ln1102_1_fu_697_p2 & icmp_ln1101_1_fu_665_p2);

assign a_fu_519_p2 = (icmp_ln1102_fu_513_p2 & icmp_ln1101_fu_481_p2);

assign add_ln1109_1_fu_902_p2 = ($signed(sub_ln1099_1_reg_1726) + $signed(32'd4294967271));

assign add_ln1109_fu_761_p2 = ($signed(sub_ln1099_reg_1689) + $signed(32'd4294967271));

assign add_ln1124_1_fu_985_p2 = (sub_ln1119_1_fu_980_p2 + select_ln1098_1_fu_972_p3);

assign add_ln1124_fu_844_p2 = (sub_ln1119_fu_839_p2 + select_ln1098_fu_831_p3);

assign add_ln268_fu_1051_p2 = ($signed(zext_ln268_fu_1047_p1) + $signed(8'd255));

assign add_ln270_fu_1215_p2 = ($signed(zext_ln270_fu_1211_p1) + $signed(8'd255));

assign add_ln276_1_fu_1409_p2 = (indvar_flatten_fu_176 + 5'd1);

assign add_ln276_fu_1418_p0 = dx_fu_172;

assign add_ln276_fu_1418_p2 = ($signed(add_ln276_fu_1418_p0) + $signed(3'd1));

assign add_ln277_fu_1554_p2 = ($signed(select_ln276_reg_1821) + $signed(3'd1));

assign add_ln281_fu_1484_p2 = ($signed(sext_ln277_fu_1480_p1) + $signed(zext_ln270_1_reg_1791));

assign add_ln284_cast_fu_1538_p1 = $unsigned(add_ln284_reg_1848);

assign add_ln346_1_fu_1241_p2 = ($signed(zext_ln346_1_fu_1238_p1) + $signed(9'd385));

assign add_ln346_fu_1077_p2 = ($signed(zext_ln346_fu_1074_p1) + $signed(9'd385));

assign and_ln1104_1_fu_731_p2 = (xor_ln1104_1_fu_717_p2 & p_Result_20_fu_723_p3);

assign and_ln1104_fu_547_p2 = (xor_ln1104_fu_533_p2 & p_Result_10_fu_539_p3);

assign and_ln281_1_fu_1524_p2 = (xor_ln281_fu_1507_p2 & and_ln281_fu_1518_p2);

assign and_ln281_fu_1518_p2 = (select_ln276_2_fu_1464_p3 & icmp_ln282_fu_1513_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign center_x_fu_1195_p3 = ((icmp_ln224_fu_1189_p2[0:0] == 1'b1) ? trunc_ln224_fu_1185_p1 : 7'd0);

assign center_y_fu_1359_p3 = ((icmp_ln224_1_fu_1353_p2[0:0] == 1'b1) ? trunc_ln224_1_fu_1349_p1 : 7'd0);

assign cmp22_fu_1398_p2 = (($signed(p_cast_fu_1393_p2) < $signed(zext_ln276_reg_1801)) ? 1'b1 : 1'b0);

assign cmp22_mid1_fu_1459_p2 = (($signed(p_cast_mid1_fu_1442_p2) < $signed(zext_ln276_reg_1801)) ? 1'b1 : 1'b0);

assign data_V_1_fu_1014_p3 = ((icmp_ln1090_1_reg_1710[0:0] == 1'b1) ? 32'd0 : LD_3_fu_1010_p1);

assign data_V_fu_873_p3 = ((icmp_ln1090_reg_1673[0:0] == 1'b1) ? 32'd0 : LD_fu_869_p1);

assign enhanced_grid_flat_cells_triangle_count_address0 = add_ln284_cast_fu_1538_p1;

assign enhanced_grid_flat_cells_triangles_V_address0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_address0;

assign enhanced_grid_flat_cells_triangles_V_ce0 = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_enhanced_grid_flat_cells_triangles_V_ce0;

assign grp_fu_1582_p1 = zext_ln284_reg_1796;

assign grp_fu_1582_p2 = sext_ln276_2_reg_1826;

assign grp_fu_1589_p0 = grp_fu_1589_p00;

assign grp_fu_1589_p00 = $unsigned(zext_ln288_fu_1535_p0);

assign grp_fu_1589_p1 = 17'd25;

assign grp_fu_332_p0 = {{ret_V_fu_310_p2}, {20'd0}};

assign grp_fu_372_p0 = {{ret_V_37_fu_350_p2}, {20'd0}};

assign grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_287_3_fu_261_ap_start_reg;

assign grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start = grp_locateTriangleSimple_Pipeline_VITIS_LOOP_308_4_fu_240_ap_start_reg;

assign icmp_ln1027_fu_1530_p2 = ((triangleCount == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_1_fu_581_p2 = ((grp_fu_372_p2 == 45'd0) ? 1'b1 : 1'b0);

assign icmp_ln1090_fu_397_p2 = ((grp_fu_332_p2 == 45'd0) ? 1'b1 : 1'b0);

assign icmp_ln1101_1_fu_665_p2 = (($signed(tmp_16_fu_655_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1101_fu_481_p2 = (($signed(tmp_7_fu_471_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1102_1_fu_697_p2 = ((p_Result_19_fu_691_p2 != 46'd0) ? 1'b1 : 1'b0);

assign icmp_ln1102_fu_513_p2 = ((p_Result_9_fu_507_p2 != 46'd0) ? 1'b1 : 1'b0);

assign icmp_ln1109_1_fu_751_p2 = (($signed(lsb_index_1_fu_649_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1109_fu_567_p2 = (($signed(lsb_index_fu_465_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_1335_p2 = (($signed(result_V_7_fu_1328_p3) < $signed(sext_ln813_1_fu_1221_p1)) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_1171_p2 = (($signed(result_V_fu_1164_p3) < $signed(sext_ln813_fu_1057_p1)) ? 1'b1 : 1'b0);

assign icmp_ln224_1_fu_1353_p2 = (($signed(select_ln224_1_fu_1341_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1189_p2 = (($signed(select_ln224_fu_1177_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln276_fu_1403_p2 = ((indvar_flatten_fu_176 == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_1424_p2 = ((dy_fu_168 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln282_fu_1513_p2 = (($signed(add_ln281_fu_1484_p2) < $signed(zext_ln276_1_reg_1807)) ? 1'b1 : 1'b0);

assign isNeg_1_fu_1247_p3 = add_ln346_1_fu_1241_p2[32'd8];

assign isNeg_fu_1083_p3 = add_ln346_fu_1077_p2[32'd8];

assign l_1_fu_639_p1 = tmp_s_fu_631_p3[31:0];

assign l_fu_455_p1 = tmp_fu_447_p3[31:0];

assign lsb_index_1_fu_649_p2 = ($signed(sub_ln1099_1_fu_643_p2) + $signed(32'd4294967272));

assign lsb_index_fu_465_p2 = ($signed(sub_ln1099_fu_459_p2) + $signed(32'd4294967272));

assign lshr_ln1102_1_fu_685_p2 = 46'd70368744177663 >> zext_ln1102_1_fu_681_p1;

assign lshr_ln1102_fu_501_p2 = 46'd70368744177663 >> zext_ln1102_fu_497_p1;

assign lshr_ln1109_1_fu_911_p2 = tmp_V_5_reg_1720 >> zext_ln1109_1_fu_907_p1;

assign lshr_ln1109_fu_770_p2 = tmp_V_4_reg_1683 >> zext_ln1109_fu_766_p1;

assign m_1_fu_803_p2 = (zext_ln1106_fu_796_p1 + zext_ln1116_fu_800_p1);

assign m_3_fu_930_p3 = ((icmp_ln1109_1_reg_1737[0:0] == 1'b1) ? lshr_ln1109_1_fu_911_p2 : shl_ln1110_1_fu_925_p2);

assign m_4_fu_944_p2 = (zext_ln1106_2_fu_937_p1 + zext_ln1116_1_fu_941_p1);

assign m_8_fu_809_p4 = {{m_1_fu_803_p2[46:1]}};

assign m_9_fu_950_p4 = {{m_4_fu_944_p2[46:1]}};

assign m_fu_789_p3 = ((icmp_ln1109_reg_1700[0:0] == 1'b1) ? lshr_ln1109_fu_770_p2 : shl_ln1110_fu_784_p2);

assign mantissa_1_fu_1225_p4 = {{{{1'd1}, {p_Result_35_reg_1774}}}, {1'd0}};

assign mantissa_fu_1061_p4 = {{{{1'd1}, {p_Result_30_reg_1758}}}, {1'd0}};

assign or_ln1104_1_fu_743_p3 = {{1'd0}, {or_ln1104_fu_737_p2}};

assign or_ln1104_2_fu_553_p2 = (and_ln1104_fu_547_p2 | a_fu_519_p2);

assign or_ln1104_fu_737_p2 = (and_ln1104_1_fu_731_p2 | a_1_fu_703_p2);

assign or_ln281_fu_1493_p2 = (select_ln276_1_fu_1447_p3 | add_ln281_fu_1484_p2);

assign or_ln_fu_559_p3 = {{1'd0}, {or_ln1104_2_fu_553_p2}};

assign p_Result_10_fu_539_p3 = tmp_V_4_fu_417_p3[lsb_index_fu_465_p2];

assign p_Result_11_fu_823_p3 = m_1_fu_803_p2[32'd25];

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_601_p3) begin
    for (ap_tvar_int_0 = 46 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 45 - 0) begin
            p_Result_17_fu_609_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_17_fu_609_p4[ap_tvar_int_0] = tmp_V_5_fu_601_p3[45 - ap_tvar_int_0];
        end
    end
end

assign p_Result_19_fu_691_p2 = (tmp_V_5_fu_601_p3 & lshr_ln1102_1_fu_685_p2);

assign p_Result_20_fu_723_p3 = tmp_V_5_fu_601_p3[lsb_index_1_fu_649_p2];

assign p_Result_21_fu_964_p3 = m_4_fu_944_p2[32'd25];

assign p_Result_26_fu_403_p3 = grp_fu_332_p2[32'd44];

assign p_Result_27_fu_435_p3 = {{1'd1}, {p_Result_s_fu_425_p4}};

assign p_Result_28_fu_857_p5 = {{zext_ln1106_1_fu_819_p1[63:32]}, {tmp_1_fu_850_p3}, {zext_ln1106_1_fu_819_p1[22:0]}};

assign p_Result_30_fu_898_p1 = data_V_fu_873_p3[22:0];

assign p_Result_31_fu_587_p3 = grp_fu_372_p2[32'd44];

assign p_Result_32_fu_619_p3 = {{1'd1}, {p_Result_17_fu_609_p4}};

assign p_Result_33_fu_998_p5 = {{zext_ln1106_3_fu_960_p1[63:32]}, {tmp_2_fu_991_p3}, {zext_ln1106_3_fu_960_p1[22:0]}};

assign p_Result_35_fu_1039_p1 = data_V_1_fu_1014_p3[22:0];

assign p_Result_9_fu_507_p2 = (tmp_V_4_fu_417_p3 & lshr_ln1102_fu_501_p2);

integer ap_tvar_int_1;

always @ (tmp_V_4_fu_417_p3) begin
    for (ap_tvar_int_1 = 46 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 45 - 0) begin
            p_Result_s_fu_425_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_425_p4[ap_tvar_int_1] = tmp_V_4_fu_417_p3[45 - ap_tvar_int_1];
        end
    end
end

assign p_cast_fu_1393_p2 = ($signed(sext_ln276_fu_1389_p1) + $signed(zext_ln268_1_reg_1785));

assign p_cast_mid1_fu_1442_p2 = ($signed(sext_ln276_1_fu_1438_p1) + $signed(zext_ln268_1_reg_1785));

assign r_V_12_fu_1122_p2 = zext_ln15_fu_1070_p1 << zext_ln1488_fu_1112_p1;

assign r_V_14_fu_1280_p2 = zext_ln15_1_fu_1234_p1 >> zext_ln1488_1_fu_1276_p1;

assign r_V_15_fu_1286_p2 = zext_ln15_1_fu_1234_p1 << zext_ln1488_1_fu_1276_p1;

assign r_V_fu_1116_p2 = zext_ln15_fu_1070_p1 >> zext_ln1488_fu_1112_p1;

assign result_V_2_fu_1158_p2 = (32'd0 - val_fu_1150_p3);

assign result_V_6_fu_1322_p2 = (32'd0 - val_1_fu_1314_p3);

assign result_V_7_fu_1328_p3 = ((p_Result_34_reg_1763[0:0] == 1'b1) ? result_V_6_fu_1322_p2 : val_1_fu_1314_p3);

assign result_V_fu_1164_p3 = ((p_Result_29_reg_1747[0:0] == 1'b1) ? result_V_2_fu_1158_p2 : val_fu_1150_p3);

assign ret_V_37_fu_350_p2 = ($signed(sext_ln1348_2_fu_342_p1) - $signed(sext_ln1348_3_fu_346_p1));

assign ret_V_fu_310_p2 = ($signed(sext_ln1348_fu_302_p1) - $signed(sext_ln1348_1_fu_306_p1));

assign select_ln1098_1_fu_972_p3 = ((p_Result_21_fu_964_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln1098_fu_831_p3 = ((p_Result_11_fu_823_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln224_1_fu_1341_p3 = ((icmp_ln200_1_fu_1335_p2[0:0] == 1'b1) ? result_V_7_fu_1328_p3 : sext_ln813_1_fu_1221_p1);

assign select_ln224_fu_1177_p3 = ((icmp_ln200_fu_1171_p2[0:0] == 1'b1) ? result_V_fu_1164_p3 : sext_ln813_fu_1057_p1);

assign select_ln276_1_fu_1447_p3 = ((icmp_ln277_fu_1424_p2[0:0] == 1'b1) ? p_cast_mid1_fu_1442_p2 : p_cast_fu_1393_p2);

assign select_ln276_2_fu_1464_p3 = ((icmp_ln277_fu_1424_p2[0:0] == 1'b1) ? cmp22_mid1_fu_1459_p2 : cmp22_fu_1398_p2);

assign select_ln276_3_fu_1472_p2 = dx_fu_172;

assign select_ln276_3_fu_1472_p3 = ((icmp_ln277_fu_1424_p2[0:0] == 1'b1) ? add_ln276_fu_1418_p2 : select_ln276_3_fu_1472_p2);

assign select_ln276_fu_1430_p3 = ((icmp_ln277_fu_1424_p2[0:0] == 1'b1) ? 3'd6 : dy_fu_168);

assign select_ln308_fu_1575_p3 = ((targetBlock1_reg_1877[0:0] == 1'b1) ? 14'd16383 : select_ln317_cast_loc_fu_184);

assign sext_ln1204_1_fu_627_p1 = $signed(p_Result_32_fu_619_p3);

assign sext_ln1204_fu_443_p1 = $signed(p_Result_27_fu_435_p3);

assign sext_ln1303_1_fu_393_p1 = grp_fu_332_p2;

assign sext_ln1303_3_fu_577_p1 = grp_fu_372_p2;

assign sext_ln1348_1_fu_306_p1 = $signed(enhanced_grid_x_min_V);

assign sext_ln1348_2_fu_342_p0 = p_read1;

assign sext_ln1348_2_fu_342_p1 = sext_ln1348_2_fu_342_p0;

assign sext_ln1348_3_fu_346_p1 = $signed(enhanced_grid_y_min_V);

assign sext_ln1348_fu_302_p0 = p_read;

assign sext_ln1348_fu_302_p1 = sext_ln1348_fu_302_p0;

assign sext_ln1488_1_fu_1272_p1 = $signed(ush_1_fu_1264_p3);

assign sext_ln1488_fu_1108_p1 = $signed(ush_fu_1100_p3);

assign sext_ln1512_1_fu_1260_p1 = $signed(sub_ln1512_1_fu_1255_p2);

assign sext_ln1512_fu_1096_p1 = $signed(sub_ln1512_fu_1091_p2);

assign sext_ln276_1_fu_1438_p1 = add_ln276_fu_1418_p2;

assign sext_ln276_2_fu_1455_p1 = select_ln276_1_fu_1447_p3;

assign sext_ln276_fu_1389_p0 = dx_fu_172;

assign sext_ln276_fu_1389_p1 = sext_ln276_fu_1389_p0;

assign sext_ln277_fu_1480_p1 = select_ln276_fu_1430_p3;

assign sext_ln813_1_fu_1221_p1 = $signed(add_ln270_fu_1215_p2);

assign sext_ln813_fu_1057_p1 = $signed(add_ln268_fu_1051_p2);

assign shl_ln1110_1_fu_925_p2 = tmp_V_5_reg_1720 << zext_ln1110_1_fu_921_p1;

assign shl_ln1110_fu_784_p2 = tmp_V_4_reg_1683 << zext_ln1110_fu_780_p1;

assign sub_ln1099_1_fu_643_p2 = (32'd46 - l_1_fu_639_p1);

assign sub_ln1099_fu_459_p2 = (32'd46 - l_fu_455_p1);

assign sub_ln1102_1_fu_675_p2 = (6'd7 - trunc_ln1102_1_fu_671_p1);

assign sub_ln1102_fu_491_p2 = (6'd7 - trunc_ln1102_fu_487_p1);

assign sub_ln1110_1_fu_916_p2 = (32'd25 - sub_ln1099_1_reg_1726);

assign sub_ln1110_fu_775_p2 = (32'd25 - sub_ln1099_reg_1689);

assign sub_ln1119_1_fu_980_p2 = (8'd26 - trunc_ln1098_1_reg_1742);

assign sub_ln1119_fu_839_p2 = (8'd26 - trunc_ln1098_reg_1705);

assign sub_ln1512_1_fu_1255_p2 = (8'd127 - xs_exp_V_1_reg_1768);

assign sub_ln1512_fu_1091_p2 = (8'd127 - xs_exp_V_reg_1752);

assign tmp_14_fu_1128_p3 = r_V_fu_1116_p2[32'd24];

assign tmp_16_fu_655_p4 = {{lsb_index_1_fu_649_p2[31:1]}};

assign tmp_17_fu_709_p3 = lsb_index_1_fu_649_p2[32'd31];

assign tmp_1_fu_850_p3 = {{p_Result_26_reg_1678}, {add_ln1124_fu_844_p2}};

assign tmp_22_fu_1292_p3 = r_V_14_fu_1280_p2[32'd24];

assign tmp_23_fu_1499_p3 = or_ln281_fu_1493_p2[32'd8];

assign tmp_2_fu_991_p3 = {{p_Result_31_reg_1715}, {add_ln1124_1_fu_985_p2}};

assign tmp_5_fu_1140_p4 = {{r_V_12_fu_1122_p2[55:24]}};

assign tmp_7_fu_471_p4 = {{lsb_index_fu_465_p2[31:1]}};

assign tmp_8_fu_1304_p4 = {{r_V_15_fu_1286_p2[55:24]}};

assign tmp_9_fu_525_p3 = lsb_index_fu_465_p2[32'd31];

assign tmp_V_2_fu_595_p2 = ($signed(46'd0) - $signed(sext_ln1303_3_fu_577_p1));

assign tmp_V_4_fu_417_p3 = ((p_Result_26_fu_403_p3[0:0] == 1'b1) ? tmp_V_fu_411_p2 : sext_ln1303_1_fu_393_p1);

assign tmp_V_5_fu_601_p3 = ((p_Result_31_fu_587_p3[0:0] == 1'b1) ? tmp_V_2_fu_595_p2 : sext_ln1303_3_fu_577_p1);

assign tmp_V_fu_411_p2 = ($signed(46'd0) - $signed(sext_ln1303_1_fu_393_p1));


always @ (sext_ln1204_fu_443_p1) begin
    if (sext_ln1204_fu_443_p1[0] == 1'b1) begin
        tmp_fu_447_p3 = 64'd0;
    end else if (sext_ln1204_fu_443_p1[1] == 1'b1) begin
        tmp_fu_447_p3 = 64'd1;
    end else if (sext_ln1204_fu_443_p1[2] == 1'b1) begin
        tmp_fu_447_p3 = 64'd2;
    end else if (sext_ln1204_fu_443_p1[3] == 1'b1) begin
        tmp_fu_447_p3 = 64'd3;
    end else if (sext_ln1204_fu_443_p1[4] == 1'b1) begin
        tmp_fu_447_p3 = 64'd4;
    end else if (sext_ln1204_fu_443_p1[5] == 1'b1) begin
        tmp_fu_447_p3 = 64'd5;
    end else if (sext_ln1204_fu_443_p1[6] == 1'b1) begin
        tmp_fu_447_p3 = 64'd6;
    end else if (sext_ln1204_fu_443_p1[7] == 1'b1) begin
        tmp_fu_447_p3 = 64'd7;
    end else if (sext_ln1204_fu_443_p1[8] == 1'b1) begin
        tmp_fu_447_p3 = 64'd8;
    end else if (sext_ln1204_fu_443_p1[9] == 1'b1) begin
        tmp_fu_447_p3 = 64'd9;
    end else if (sext_ln1204_fu_443_p1[10] == 1'b1) begin
        tmp_fu_447_p3 = 64'd10;
    end else if (sext_ln1204_fu_443_p1[11] == 1'b1) begin
        tmp_fu_447_p3 = 64'd11;
    end else if (sext_ln1204_fu_443_p1[12] == 1'b1) begin
        tmp_fu_447_p3 = 64'd12;
    end else if (sext_ln1204_fu_443_p1[13] == 1'b1) begin
        tmp_fu_447_p3 = 64'd13;
    end else if (sext_ln1204_fu_443_p1[14] == 1'b1) begin
        tmp_fu_447_p3 = 64'd14;
    end else if (sext_ln1204_fu_443_p1[15] == 1'b1) begin
        tmp_fu_447_p3 = 64'd15;
    end else if (sext_ln1204_fu_443_p1[16] == 1'b1) begin
        tmp_fu_447_p3 = 64'd16;
    end else if (sext_ln1204_fu_443_p1[17] == 1'b1) begin
        tmp_fu_447_p3 = 64'd17;
    end else if (sext_ln1204_fu_443_p1[18] == 1'b1) begin
        tmp_fu_447_p3 = 64'd18;
    end else if (sext_ln1204_fu_443_p1[19] == 1'b1) begin
        tmp_fu_447_p3 = 64'd19;
    end else if (sext_ln1204_fu_443_p1[20] == 1'b1) begin
        tmp_fu_447_p3 = 64'd20;
    end else if (sext_ln1204_fu_443_p1[21] == 1'b1) begin
        tmp_fu_447_p3 = 64'd21;
    end else if (sext_ln1204_fu_443_p1[22] == 1'b1) begin
        tmp_fu_447_p3 = 64'd22;
    end else if (sext_ln1204_fu_443_p1[23] == 1'b1) begin
        tmp_fu_447_p3 = 64'd23;
    end else if (sext_ln1204_fu_443_p1[24] == 1'b1) begin
        tmp_fu_447_p3 = 64'd24;
    end else if (sext_ln1204_fu_443_p1[25] == 1'b1) begin
        tmp_fu_447_p3 = 64'd25;
    end else if (sext_ln1204_fu_443_p1[26] == 1'b1) begin
        tmp_fu_447_p3 = 64'd26;
    end else if (sext_ln1204_fu_443_p1[27] == 1'b1) begin
        tmp_fu_447_p3 = 64'd27;
    end else if (sext_ln1204_fu_443_p1[28] == 1'b1) begin
        tmp_fu_447_p3 = 64'd28;
    end else if (sext_ln1204_fu_443_p1[29] == 1'b1) begin
        tmp_fu_447_p3 = 64'd29;
    end else if (sext_ln1204_fu_443_p1[30] == 1'b1) begin
        tmp_fu_447_p3 = 64'd30;
    end else if (sext_ln1204_fu_443_p1[31] == 1'b1) begin
        tmp_fu_447_p3 = 64'd31;
    end else if (sext_ln1204_fu_443_p1[32] == 1'b1) begin
        tmp_fu_447_p3 = 64'd32;
    end else if (sext_ln1204_fu_443_p1[33] == 1'b1) begin
        tmp_fu_447_p3 = 64'd33;
    end else if (sext_ln1204_fu_443_p1[34] == 1'b1) begin
        tmp_fu_447_p3 = 64'd34;
    end else if (sext_ln1204_fu_443_p1[35] == 1'b1) begin
        tmp_fu_447_p3 = 64'd35;
    end else if (sext_ln1204_fu_443_p1[36] == 1'b1) begin
        tmp_fu_447_p3 = 64'd36;
    end else if (sext_ln1204_fu_443_p1[37] == 1'b1) begin
        tmp_fu_447_p3 = 64'd37;
    end else if (sext_ln1204_fu_443_p1[38] == 1'b1) begin
        tmp_fu_447_p3 = 64'd38;
    end else if (sext_ln1204_fu_443_p1[39] == 1'b1) begin
        tmp_fu_447_p3 = 64'd39;
    end else if (sext_ln1204_fu_443_p1[40] == 1'b1) begin
        tmp_fu_447_p3 = 64'd40;
    end else if (sext_ln1204_fu_443_p1[41] == 1'b1) begin
        tmp_fu_447_p3 = 64'd41;
    end else if (sext_ln1204_fu_443_p1[42] == 1'b1) begin
        tmp_fu_447_p3 = 64'd42;
    end else if (sext_ln1204_fu_443_p1[43] == 1'b1) begin
        tmp_fu_447_p3 = 64'd43;
    end else if (sext_ln1204_fu_443_p1[44] == 1'b1) begin
        tmp_fu_447_p3 = 64'd44;
    end else if (sext_ln1204_fu_443_p1[45] == 1'b1) begin
        tmp_fu_447_p3 = 64'd45;
    end else if (sext_ln1204_fu_443_p1[46] == 1'b1) begin
        tmp_fu_447_p3 = 64'd46;
    end else if (sext_ln1204_fu_443_p1[47] == 1'b1) begin
        tmp_fu_447_p3 = 64'd47;
    end else if (sext_ln1204_fu_443_p1[48] == 1'b1) begin
        tmp_fu_447_p3 = 64'd48;
    end else if (sext_ln1204_fu_443_p1[49] == 1'b1) begin
        tmp_fu_447_p3 = 64'd49;
    end else if (sext_ln1204_fu_443_p1[50] == 1'b1) begin
        tmp_fu_447_p3 = 64'd50;
    end else if (sext_ln1204_fu_443_p1[51] == 1'b1) begin
        tmp_fu_447_p3 = 64'd51;
    end else if (sext_ln1204_fu_443_p1[52] == 1'b1) begin
        tmp_fu_447_p3 = 64'd52;
    end else if (sext_ln1204_fu_443_p1[53] == 1'b1) begin
        tmp_fu_447_p3 = 64'd53;
    end else if (sext_ln1204_fu_443_p1[54] == 1'b1) begin
        tmp_fu_447_p3 = 64'd54;
    end else if (sext_ln1204_fu_443_p1[55] == 1'b1) begin
        tmp_fu_447_p3 = 64'd55;
    end else if (sext_ln1204_fu_443_p1[56] == 1'b1) begin
        tmp_fu_447_p3 = 64'd56;
    end else if (sext_ln1204_fu_443_p1[57] == 1'b1) begin
        tmp_fu_447_p3 = 64'd57;
    end else if (sext_ln1204_fu_443_p1[58] == 1'b1) begin
        tmp_fu_447_p3 = 64'd58;
    end else if (sext_ln1204_fu_443_p1[59] == 1'b1) begin
        tmp_fu_447_p3 = 64'd59;
    end else if (sext_ln1204_fu_443_p1[60] == 1'b1) begin
        tmp_fu_447_p3 = 64'd60;
    end else if (sext_ln1204_fu_443_p1[61] == 1'b1) begin
        tmp_fu_447_p3 = 64'd61;
    end else if (sext_ln1204_fu_443_p1[62] == 1'b1) begin
        tmp_fu_447_p3 = 64'd62;
    end else if (sext_ln1204_fu_443_p1[63] == 1'b1) begin
        tmp_fu_447_p3 = 64'd63;
    end else begin
        tmp_fu_447_p3 = 64'd64;
    end
end


always @ (sext_ln1204_1_fu_627_p1) begin
    if (sext_ln1204_1_fu_627_p1[0] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd0;
    end else if (sext_ln1204_1_fu_627_p1[1] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd1;
    end else if (sext_ln1204_1_fu_627_p1[2] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd2;
    end else if (sext_ln1204_1_fu_627_p1[3] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd3;
    end else if (sext_ln1204_1_fu_627_p1[4] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd4;
    end else if (sext_ln1204_1_fu_627_p1[5] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd5;
    end else if (sext_ln1204_1_fu_627_p1[6] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd6;
    end else if (sext_ln1204_1_fu_627_p1[7] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd7;
    end else if (sext_ln1204_1_fu_627_p1[8] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd8;
    end else if (sext_ln1204_1_fu_627_p1[9] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd9;
    end else if (sext_ln1204_1_fu_627_p1[10] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd10;
    end else if (sext_ln1204_1_fu_627_p1[11] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd11;
    end else if (sext_ln1204_1_fu_627_p1[12] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd12;
    end else if (sext_ln1204_1_fu_627_p1[13] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd13;
    end else if (sext_ln1204_1_fu_627_p1[14] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd14;
    end else if (sext_ln1204_1_fu_627_p1[15] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd15;
    end else if (sext_ln1204_1_fu_627_p1[16] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd16;
    end else if (sext_ln1204_1_fu_627_p1[17] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd17;
    end else if (sext_ln1204_1_fu_627_p1[18] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd18;
    end else if (sext_ln1204_1_fu_627_p1[19] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd19;
    end else if (sext_ln1204_1_fu_627_p1[20] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd20;
    end else if (sext_ln1204_1_fu_627_p1[21] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd21;
    end else if (sext_ln1204_1_fu_627_p1[22] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd22;
    end else if (sext_ln1204_1_fu_627_p1[23] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd23;
    end else if (sext_ln1204_1_fu_627_p1[24] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd24;
    end else if (sext_ln1204_1_fu_627_p1[25] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd25;
    end else if (sext_ln1204_1_fu_627_p1[26] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd26;
    end else if (sext_ln1204_1_fu_627_p1[27] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd27;
    end else if (sext_ln1204_1_fu_627_p1[28] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd28;
    end else if (sext_ln1204_1_fu_627_p1[29] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd29;
    end else if (sext_ln1204_1_fu_627_p1[30] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd30;
    end else if (sext_ln1204_1_fu_627_p1[31] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd31;
    end else if (sext_ln1204_1_fu_627_p1[32] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd32;
    end else if (sext_ln1204_1_fu_627_p1[33] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd33;
    end else if (sext_ln1204_1_fu_627_p1[34] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd34;
    end else if (sext_ln1204_1_fu_627_p1[35] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd35;
    end else if (sext_ln1204_1_fu_627_p1[36] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd36;
    end else if (sext_ln1204_1_fu_627_p1[37] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd37;
    end else if (sext_ln1204_1_fu_627_p1[38] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd38;
    end else if (sext_ln1204_1_fu_627_p1[39] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd39;
    end else if (sext_ln1204_1_fu_627_p1[40] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd40;
    end else if (sext_ln1204_1_fu_627_p1[41] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd41;
    end else if (sext_ln1204_1_fu_627_p1[42] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd42;
    end else if (sext_ln1204_1_fu_627_p1[43] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd43;
    end else if (sext_ln1204_1_fu_627_p1[44] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd44;
    end else if (sext_ln1204_1_fu_627_p1[45] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd45;
    end else if (sext_ln1204_1_fu_627_p1[46] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd46;
    end else if (sext_ln1204_1_fu_627_p1[47] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd47;
    end else if (sext_ln1204_1_fu_627_p1[48] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd48;
    end else if (sext_ln1204_1_fu_627_p1[49] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd49;
    end else if (sext_ln1204_1_fu_627_p1[50] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd50;
    end else if (sext_ln1204_1_fu_627_p1[51] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd51;
    end else if (sext_ln1204_1_fu_627_p1[52] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd52;
    end else if (sext_ln1204_1_fu_627_p1[53] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd53;
    end else if (sext_ln1204_1_fu_627_p1[54] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd54;
    end else if (sext_ln1204_1_fu_627_p1[55] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd55;
    end else if (sext_ln1204_1_fu_627_p1[56] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd56;
    end else if (sext_ln1204_1_fu_627_p1[57] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd57;
    end else if (sext_ln1204_1_fu_627_p1[58] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd58;
    end else if (sext_ln1204_1_fu_627_p1[59] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd59;
    end else if (sext_ln1204_1_fu_627_p1[60] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd60;
    end else if (sext_ln1204_1_fu_627_p1[61] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd61;
    end else if (sext_ln1204_1_fu_627_p1[62] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd62;
    end else if (sext_ln1204_1_fu_627_p1[63] == 1'b1) begin
        tmp_s_fu_631_p3 = 64'd63;
    end else begin
        tmp_s_fu_631_p3 = 64'd64;
    end
end

assign trunc_ln1098_1_fu_757_p1 = tmp_s_fu_631_p3[7:0];

assign trunc_ln1098_fu_573_p1 = tmp_fu_447_p3[7:0];

assign trunc_ln1102_1_fu_671_p1 = sub_ln1099_1_fu_643_p2[5:0];

assign trunc_ln1102_fu_487_p1 = sub_ln1099_fu_459_p2[5:0];

assign trunc_ln224_1_fu_1349_p1 = select_ln224_1_fu_1341_p3[6:0];

assign trunc_ln224_fu_1185_p1 = select_ln224_fu_1177_p3[6:0];

assign ush_1_fu_1264_p3 = ((isNeg_1_fu_1247_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_1260_p1 : add_ln346_1_fu_1241_p2);

assign ush_fu_1100_p3 = ((isNeg_fu_1083_p3[0:0] == 1'b1) ? sext_ln1512_fu_1096_p1 : add_ln346_fu_1077_p2);

assign val_1_fu_1314_p3 = ((isNeg_1_fu_1247_p3[0:0] == 1'b1) ? zext_ln818_1_fu_1300_p1 : tmp_8_fu_1304_p4);

assign val_fu_1150_p3 = ((isNeg_fu_1083_p3[0:0] == 1'b1) ? zext_ln818_fu_1136_p1 : tmp_5_fu_1140_p4);

assign xor_ln1104_1_fu_717_p2 = (tmp_17_fu_709_p3 ^ 1'd1);

assign xor_ln1104_fu_533_p2 = (tmp_9_fu_525_p3 ^ 1'd1);

assign xor_ln281_fu_1507_p2 = (tmp_23_fu_1499_p3 ^ 1'd1);

assign zext_ln1102_1_fu_681_p1 = sub_ln1102_1_fu_675_p2;

assign zext_ln1102_fu_497_p1 = sub_ln1102_fu_491_p2;

assign zext_ln1106_1_fu_819_p1 = m_8_fu_809_p4;

assign zext_ln1106_2_fu_937_p1 = m_3_fu_930_p3;

assign zext_ln1106_3_fu_960_p1 = m_9_fu_950_p4;

assign zext_ln1106_fu_796_p1 = m_fu_789_p3;

assign zext_ln1109_1_fu_907_p1 = add_ln1109_1_fu_902_p2;

assign zext_ln1109_fu_766_p1 = add_ln1109_fu_761_p2;

assign zext_ln1110_1_fu_921_p1 = sub_ln1110_1_fu_916_p2;

assign zext_ln1110_fu_780_p1 = sub_ln1110_fu_775_p2;

assign zext_ln1116_1_fu_941_p1 = or_ln1104_1_reg_1732;

assign zext_ln1116_fu_800_p1 = or_ln_reg_1695;

assign zext_ln1488_1_fu_1276_p1 = $unsigned(sext_ln1488_1_fu_1272_p1);

assign zext_ln1488_fu_1112_p1 = $unsigned(sext_ln1488_fu_1108_p1);

assign zext_ln15_1_fu_1234_p1 = mantissa_1_fu_1225_p4;

assign zext_ln15_fu_1070_p1 = mantissa_fu_1061_p4;

assign zext_ln268_1_fu_1203_p1 = center_x_fu_1195_p3;

assign zext_ln268_fu_1047_p1 = enhanced_grid_grid_size_x;

assign zext_ln270_1_fu_1367_p1 = center_y_fu_1359_p3;

assign zext_ln270_fu_1211_p1 = enhanced_grid_grid_size_y;

assign zext_ln276_1_fu_1379_p1 = enhanced_grid_grid_size_y;

assign zext_ln276_fu_1375_p1 = enhanced_grid_grid_size_x;

assign zext_ln284_fu_1371_p1 = enhanced_grid_grid_size_x;

assign zext_ln288_fu_1535_p0 = grp_fu_1582_p3;

assign zext_ln346_1_fu_1238_p1 = xs_exp_V_1_reg_1768;

assign zext_ln346_fu_1074_p1 = xs_exp_V_reg_1752;

assign zext_ln818_1_fu_1300_p1 = tmp_22_fu_1292_p3;

assign zext_ln818_fu_1136_p1 = tmp_14_fu_1128_p3;

always @ (posedge ap_clk) begin
    or_ln_reg_1695[1] <= 1'b0;
    or_ln1104_1_reg_1732[1] <= 1'b0;
    zext_ln268_1_reg_1785[8:7] <= 2'b00;
    zext_ln270_1_reg_1791[8:7] <= 2'b00;
    zext_ln284_reg_1796[11:7] <= 5'b00000;
    zext_ln276_reg_1801[8:7] <= 2'b00;
    zext_ln276_1_reg_1807[8:7] <= 2'b00;
end

endmodule //tri2d_locateTriangleSimple
