
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Tue Feb 02 18:19:10 CST 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2'
INFO: [HLS 200-10] Creating and opening project '/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m5s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_conv2d_large.h:601:24
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_pooling.h:329:19
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/myproject.cpp:44:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 84228 ; free virtual = 141754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 84228 ; free virtual = 141754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:292) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:292) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:299).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_conv2d_large.h:299).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 589.254 ; gain = 133.328 ; free physical = 84130 ; free virtual = 141665
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_pooling.h:255) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_pooling.h:255) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 589.254 ; gain = 133.328 ; free physical = 84131 ; free virtual = 141668
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:107) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:107) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:267) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_pooling.h:205:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_pooling.h:205:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' (firmware/nnet_utils/nnet_pooling.h:12:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:301) in function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:306) in function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_activation.h:271) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_dense_large.h:574) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:588) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:224) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:247) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:251) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:224) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:247) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:251) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:13) in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-131] Reshaping array 'w16.V'  in dimension 1 with a block factor of 1024.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:249) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 1152.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w7.V'  in dimension 1 with a block factor of 576.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:249) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 200.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_3.V.V' (firmware/myproject.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.V' (firmware/myproject.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_cache.V' (firmware/nnet_utils/nnet_activation.h:297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_cache'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpdata.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:579:8), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_3.V.V' (firmware/myproject.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.V' (firmware/myproject.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:75) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject.cpp:79) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (firmware/myproject.cpp:83) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (firmware/myproject.cpp:87) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' (firmware/myproject.cpp:91) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-721] Changing loop 'Loop_6_proc' (firmware/myproject.cpp:93) to a process function for dataflow in function 'myproject_in'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_in', detected/extracted 7 process function(s): 
	 'myproject_in_Block_codeRepl21_proc'
	 'myproject_in_Loop_1_proc'
	 'myproject_in_Loop_2_proc'
	 'myproject_in_Loop_3_proc'
	 'myproject_in_Loop_4_proc'
	 'myproject_in_Loop_5_proc'
	 'myproject_in_Loop_6_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:268:43) to (firmware/nnet_utils/nnet_activation.h:267:39) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:286:27) to (firmware/nnet_utils/nnet_activation.h:285:39) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' (firmware/nnet_utils/nnet_activation.h:258:39)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...576 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...200 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...1024 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...1152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:53 ; elapsed = 00:10:53 . Memory (MB): peak = 2068.078 ; gain = 1612.152 ; free physical = 82991 ; free virtual = 140543
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'zeropad' (firmware/nnet_utils/nnet_conv2d_large.h:516:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'zeropad.1' (firmware/nnet_utils/nnet_conv2d_large.h:516:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'zeropad.2' (firmware/nnet_utils/nnet_conv2d_large.h:516:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' to 'softmax_stream' (firmware/nnet_utils/nnet_activation.h:303:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' to 'softmax' (firmware/nnet_utils/nnet_activation.h:258:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:93:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'pooling2d_cl' (firmware/nnet_utils/nnet_pooling.h:205:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'pooling2d_cl.1' (firmware/nnet_utils/nnet_pooling.h:205:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' to 'pool_op' (firmware/nnet_utils/nnet_pooling.h:12:19)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large.h:568:8)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_large.2' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' to 'dense_large.3' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'conv_2d_large_cl_nop' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_large_cl_nop.1' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'conv_2d_large_cl_nop.2' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'conv_2d_large_cl2' (firmware/nnet_utils/nnet_conv2d_large.h:580:35)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_large_cl2.1' (firmware/nnet_utils/nnet_conv2d_large.h:580:35)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'conv_2d_large_cl2.2' (firmware/nnet_utils/nnet_conv2d_large.h:580:35)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'cnnshift_arr' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'cnnshift_arr.1' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'cnnshift_arr.2' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'cnnshift' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'cnnshift.1' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_6_proc' to 'myproject_in_Loop_6_' (firmware/myproject.cpp:93:36)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_5_proc' to 'myproject_in_Loop_5_' (firmware/myproject.cpp:91:33)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_4_proc' to 'myproject_in_Loop_4_' (firmware/myproject.cpp:87:33)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_3_proc' to 'myproject_in_Loop_3_' (firmware/myproject.cpp:83:33)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_2_proc' to 'myproject_in_Loop_2_' (firmware/myproject.cpp:79:32)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Loop_1_proc' to 'myproject_in_Loop_1_' (firmware/myproject.cpp:75:32)
WARNING: [XFORM 203-631] Renaming function 'myproject_in_Block_codeRepl21_proc' to 'myproject_in_Block_c' (firmware/myproject.cpp:44:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:57 ; elapsed = 00:12:57 . Memory (MB): peak = 2068.078 ; gain = 1612.152 ; free physical = 82146 ; free virtual = 139741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad.1' to 'zeropad_1'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.1' to 'cnnshift_arr_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_nop.1' to 'conv_2d_large_cl_nop_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl2.1' to 'conv_2d_large_cl2_1'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_1_' to 'myproject_in_Loop_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_2_' to 'myproject_in_Loop_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad.2' to 'zeropad_2'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.2' to 'cnnshift_arr_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.3' to 'dense_large_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_nop.2' to 'conv_2d_large_cl_nop_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl2.2' to 'conv_2d_large_cl2_2'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_3_' to 'myproject_in_Loop_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift.1' to 'cnnshift_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl.1' to 'pooling2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_4_' to 'myproject_in_Loop_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.2' to 'dense_large_2'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_5_' to 'myproject_in_Loop_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'myproject_in_Loop_6_' to 'myproject_in_Loop_6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 780.58 seconds; current allocated memory: 631.282 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 631.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 632.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 632.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 632.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 632.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 634.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 640.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 641.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 642.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 642.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 643.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 643.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 643.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 643.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 643.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pool_op'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 644.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 644.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret_i', firmware/nnet_utils/nnet_pooling.h:253) to 'cnnshift' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:220 (firmware/nnet_utils/nnet_pooling.h:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 644.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 646.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 646.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 646.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 647.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 648.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 648.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 648.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 654.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 663.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 664.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 665.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 665.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 666.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 667.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 667.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 669.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 670.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 670.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 670.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.25 seconds; current allocated memory: 682.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.12 seconds; current allocated memory: 699.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.61 seconds; current allocated memory: 700.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 703.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 703.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 705.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 705.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 706.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 706.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 707.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret_i', firmware/nnet_utils/nnet_pooling.h:253) to 'cnnshift.1' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:220 (firmware/nnet_utils/nnet_pooling.h:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 708.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 710.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 710.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 711.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 722.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.93 seconds; current allocated memory: 738.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.38 seconds; current allocated memory: 741.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 744.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 744.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 745.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 747.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 749.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 749.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 749.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in_Loop_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 750.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 750.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 751.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.22 seconds; current allocated memory: 756.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.83 seconds; current allocated memory: 758.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 761.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_1'.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 764.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_67' to 'cnnshift_arr_1_labkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_64' to 'cnnshift_arr_1_lacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_61' to 'cnnshift_arr_1_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_58' to 'cnnshift_arr_1_laeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_66' to 'cnnshift_arr_1_lafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_63' to 'cnnshift_arr_1_lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_60' to 'cnnshift_arr_1_lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_57' to 'cnnshift_arr_1_laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_65' to 'cnnshift_arr_1_lajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_62' to 'cnnshift_arr_1_lakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_59' to 'cnnshift_arr_1_lalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_56' to 'cnnshift_arr_1_lamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 768.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_16s_16s_26_1_1' to 'myproject_mul_mulncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 768.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myproject_mux_1287_16_1_1' to 'myproject_mux_128ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_128ocq': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 785.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop_1'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 803.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2_1'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 807.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Block_c'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 808.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_7' to 'cnnshift_layer_inpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_6' to 'cnnshift_layer_inqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_5' to 'cnnshift_layer_inrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_4' to 'cnnshift_layer_insc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_3' to 'cnnshift_layer_intde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_2' to 'cnnshift_layer_inudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_1' to 'cnnshift_layer_invdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V' to 'cnnshift_layer_inwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 809.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_op'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 810.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 813.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_1_s'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 816.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_8' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 817.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_39' to 'cnnshift_arr_layexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_31' to 'cnnshift_arr_layeyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_38' to 'cnnshift_arr_layezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_30' to 'cnnshift_arr_layeAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_37' to 'cnnshift_arr_layeBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_29' to 'cnnshift_arr_layeCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_36' to 'cnnshift_arr_layeDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_28' to 'cnnshift_arr_layeEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_35' to 'cnnshift_arr_layeFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_27' to 'cnnshift_arr_layeGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_34' to 'cnnshift_arr_layeHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_26' to 'cnnshift_arr_layeIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_33' to 'cnnshift_arr_layeJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_25' to 'cnnshift_arr_layeKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_32' to 'cnnshift_arr_layeLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_24' to 'cnnshift_arr_layeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 821.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 9792 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (exitcond25_i_reg_17041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 839.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop'.
INFO: [HLS 200-111]  Elapsed time: 6.98 seconds; current allocated memory: 875.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 880.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 882.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_10' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_2'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 883.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_83' to 'cnnshift_arr_2_laNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_55' to 'cnnshift_arr_2_laOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_82' to 'cnnshift_arr_2_laPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_54' to 'cnnshift_arr_2_laQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_75' to 'cnnshift_arr_2_laRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_47' to 'cnnshift_arr_2_laShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_74' to 'cnnshift_arr_2_laThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_46' to 'cnnshift_arr_2_laUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_73' to 'cnnshift_arr_2_laVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_45' to 'cnnshift_arr_2_laWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_72' to 'cnnshift_arr_2_laXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_44' to 'cnnshift_arr_2_laYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_71' to 'cnnshift_arr_2_laZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_43' to 'cnnshift_arr_2_la0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_70' to 'cnnshift_arr_2_la1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_42' to 'cnnshift_arr_2_la2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_69' to 'cnnshift_arr_2_la3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_41' to 'cnnshift_arr_2_la4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_68' to 'cnnshift_arr_2_la5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_40' to 'cnnshift_arr_2_la6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_81' to 'cnnshift_arr_2_la7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_53' to 'cnnshift_arr_2_la8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_80' to 'cnnshift_arr_2_la9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_52' to 'cnnshift_arr_2_labak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_79' to 'cnnshift_arr_2_labbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_51' to 'cnnshift_arr_2_labck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_78' to 'cnnshift_arr_2_labdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_50' to 'cnnshift_arr_2_labek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_77' to 'cnnshift_arr_2_labfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_49' to 'cnnshift_arr_2_labgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_76' to 'cnnshift_arr_2_labhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_48' to 'cnnshift_arr_2_labil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_2'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 889.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_3' is 19584 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (exitcond25_i_reg_33837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_3'.
INFO: [HLS 200-111]  Elapsed time: 9.77 seconds; current allocated memory: 929.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop_2'.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 1001.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d22_A' is changed to 'fifo_w16_d22_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl2_2'.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 1008.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_3_s'.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 1011.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_23' to 'cnnshift_1_layer_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_22' to 'cnnshift_1_layer_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_15' to 'cnnshift_1_layer_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_14' to 'cnnshift_1_layer_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_13' to 'cnnshift_1_layer_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_12' to 'cnnshift_1_layer_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_11' to 'cnnshift_1_layer_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_10' to 'cnnshift_1_layer_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_9' to 'cnnshift_1_layer_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_8' to 'cnnshift_1_layer_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_21' to 'cnnshift_1_layer_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_20' to 'cnnshift_1_layer_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_19' to 'cnnshift_1_layer_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_18' to 'cnnshift_1_layer_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_17' to 'cnnshift_1_layer_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_16' to 'cnnshift_1_layer_byn' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_1'.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 1013.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1016.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_4_s'.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1022.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_2' is 18432 from HDL expression: ((exitcond25_i_reg_31825 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_2'.
INFO: [HLS 200-111]  Elapsed time: 9.91 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmpdata_V_255' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
INFO: [HLS 200-111]  Elapsed time: 16.75 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_5_s'.
INFO: [HLS 200-111]  Elapsed time: 5.95 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_invert_table13' to 'softmax_invert_tabzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_data_cache_V' to 'softmax_data_cachbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_94_16_1_1' to 'myproject_mux_94_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_164_16_1_1' to 'myproject_mux_164bCo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164bCo': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_94_bBo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
INFO: [HLS 200-111]  Elapsed time: 4.55 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stream'.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in_Loop_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in_Loop_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_1_U0' to 'start_for_myprojebDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_2_U0' to 'start_for_myprojebEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_3_U0' to 'start_for_myprojebFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_4_U0' to 'start_for_myprojebGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_5_U0' to 'start_for_myprojebHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_in_Loop_6_U0' to 'start_for_myprojebIp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_1_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_2_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_3_3_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_1_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_2_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_3_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_4_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_5_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_6_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_7_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_8_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 8.47 seconds; current allocated memory: 1.135 GB.
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w7_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_4_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_5_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_6_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_7_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_8_V_V_U(fifo_w16_d22_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_large_3_w11_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_4_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_5_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_6_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_7_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_8_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_9_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_10_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_11_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_12_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_13_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_14_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_15_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_16_V_V_U(fifo_w16_d22_A_x)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_large_2_w16_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_exp_table12_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_invert_tabzo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'softmax_exp_res_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'softmax_data_cachbAo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_0_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_1_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_2_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_3_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_4_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_5_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_6_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_7_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_V_8_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_0_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_1_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_2_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_3_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_4_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_5_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_6_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_7_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_V_8_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_0_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_1_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_2_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_3_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_4_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_5_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_6_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_7_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_8_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_9_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_10_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_11_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_12_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_13_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_14_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_15_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_V_16_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_0_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_1_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_2_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_3_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_4_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_5_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_6_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_7_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_8_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_9_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_10_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_11_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_12_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_13_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_14_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_15_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_V_16_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_0_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_1_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_2_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_3_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_4_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_5_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_6_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_7_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_8_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_9_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_10_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_11_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_12_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_13_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_14_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_15_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_V_16_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebDo_U(start_for_myprojebDo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebEo_U(start_for_myprojebEo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebFp_U(start_for_myprojebFp)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebGp_U(start_for_myprojebGp)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebHp_U(start_for_myprojebHp)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojebIp_U(start_for_myprojebIp)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:57 ; elapsed = 00:17:41 . Memory (MB): peak = 2068.078 ; gain = 1612.152 ; free physical = 80398 ; free virtual = 138353
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h17m35s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_layer_inpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_layer_inpcA_core
INFO: [VRFC 10-311] analyzing module cnnshift_layer_inpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebIp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebIp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebIp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Block_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Block_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_7_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_7_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax_exp_res_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_res_V_ram
INFO: [VRFC 10-311] analyzing module softmax_exp_res_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebDo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebDo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebDo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax_invert_tabzo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_invert_tabzo_rom
INFO: [VRFC 10-311] analyzing module softmax_invert_tabzo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d84_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d84_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax_data_cachbAo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_data_cachbAo_ram
INFO: [VRFC 10-311] analyzing module softmax_data_cachbAo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebFp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebFp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebFp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/zeropad_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/pooling2d_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_mux_128ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_128ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d22_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_8_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_8_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_1_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1_w2_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_1_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax_exp_table12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_exp_table12_rom
INFO: [VRFC 10-311] analyzing module softmax_exp_table12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d22_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d22_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebGp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebGp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebGp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_3_w11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_3_w11_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_3_w11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_mux_94_bBo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_94_bBo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_mul_mulncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mulncg_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mulncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_arr_1_labkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_labkb_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_labkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/pool_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_op
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_1_layer_bjl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_bjl_core
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_bjl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_w7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_w7_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_w7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_arr_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/dense_large_2_w16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2_w16_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_2_w16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/pooling2d_cl_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_3_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_3_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_arr_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_mux_164bCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_164bCo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/zeropad_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebHp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebHp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebHp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_6_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_6_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift_arr_layexdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layexdS_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layexdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/start_for_myprojebEo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myprojebEo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myprojebEo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/zeropad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/conv_2d_large_cl2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/cnnshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject_in_Loop_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in_Loop_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_5_V_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_large_1_w2_V_rom
Compiling module xil_defaultlib.dense_large_1_w2_V(DataWidth=318...
Compiling module xil_defaultlib.myproject_mul_mulncg_DSP48_0
Compiling module xil_defaultlib.myproject_mul_mulncg(ID=1,NUM_ST...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.myproject_mux_128ocq(ID=1,din0_W...
Compiling module xil_defaultlib.dense_large_1
Compiling module xil_defaultlib.cnnshift_arr_1_labkb_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_1_labkb(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr_1
Compiling module xil_defaultlib.conv_2d_large_cl_nop_1
Compiling module xil_defaultlib.zeropad_1
Compiling module xil_defaultlib.fifo_w16_d84_A
Compiling module xil_defaultlib.conv_2d_large_cl2_1
Compiling module xil_defaultlib.myproject_in_Block_c
Compiling module xil_defaultlib.pool_op
Compiling module xil_defaultlib.cnnshift_layer_inpcA_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_layer_inpcA(DataWidth=1...
Compiling module xil_defaultlib.cnnshift
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.pooling2d_cl
Compiling module xil_defaultlib.myproject_in_Loop_1_s
Compiling module xil_defaultlib.dense_large_w7_V_rom
Compiling module xil_defaultlib.dense_large_w7_V(DataWidth=9207,...
Compiling module xil_defaultlib.dense_large
Compiling module xil_defaultlib.cnnshift_arr_layexdS_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_layexdS(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr
Compiling module xil_defaultlib.conv_2d_large_cl_nop
Compiling module xil_defaultlib.zeropad
Compiling module xil_defaultlib.fifo_w16_d22_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d22_A
Compiling module xil_defaultlib.conv_2d_large_cl2
Compiling module xil_defaultlib.myproject_in_Loop_2_s
Compiling module xil_defaultlib.dense_large_3_w11_V_rom
Compiling module xil_defaultlib.dense_large_3_w11_V(DataWidth=18...
Compiling module xil_defaultlib.dense_large_3
Compiling module xil_defaultlib.cnnshift_arr_2
Compiling module xil_defaultlib.conv_2d_large_cl_nop_2
Compiling module xil_defaultlib.zeropad_2
Compiling module xil_defaultlib.fifo_w16_d22_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d22_A_x
Compiling module xil_defaultlib.conv_2d_large_cl2_2
Compiling module xil_defaultlib.myproject_in_Loop_3_s
Compiling module xil_defaultlib.cnnshift_1_layer_bjl_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_1_layer_bjl(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_1
Compiling module xil_defaultlib.fifo_w16_d1_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x
Compiling module xil_defaultlib.pooling2d_cl_1
Compiling module xil_defaultlib.myproject_in_Loop_4_s
Compiling module xil_defaultlib.dense_large_2_w16_V_rom
Compiling module xil_defaultlib.dense_large_2_w16_V(DataWidth=16...
Compiling module xil_defaultlib.dense_large_2
Compiling module xil_defaultlib.dense_large_stream
Compiling module xil_defaultlib.myproject_in_Loop_5_s
Compiling module xil_defaultlib.softmax_exp_table12_rom
Compiling module xil_defaultlib.softmax_exp_table12(DataWidth=18...
Compiling module xil_defaultlib.softmax_invert_tabzo_rom
Compiling module xil_defaultlib.softmax_invert_tabzo(DataWidth=1...
Compiling module xil_defaultlib.softmax_exp_res_V_ram
Compiling module xil_defaultlib.softmax_exp_res_V(DataWidth=18,A...
Compiling module xil_defaultlib.softmax_data_cachbAo_ram
Compiling module xil_defaultlib.softmax_data_cachbAo(DataWidth=1...
Compiling module xil_defaultlib.myproject_mux_94_bBo(ID=1,din0_W...
Compiling module xil_defaultlib.myproject_mux_164bCo(ID=1,din0_W...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.softmax_stream
Compiling module xil_defaultlib.myproject_in_Loop_6_s
Compiling module xil_defaultlib.fifo_w16_d256_A
Compiling module xil_defaultlib.fifo_w16_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d64_A
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x
Compiling module xil_defaultlib.start_for_myprojebDo_shiftReg
Compiling module xil_defaultlib.start_for_myprojebDo
Compiling module xil_defaultlib.start_for_myprojebEo_shiftReg
Compiling module xil_defaultlib.start_for_myprojebEo
Compiling module xil_defaultlib.start_for_myprojebFp_shiftReg
Compiling module xil_defaultlib.start_for_myprojebFp
Compiling module xil_defaultlib.start_for_myprojebGp_shiftReg
Compiling module xil_defaultlib.start_for_myprojebGp
Compiling module xil_defaultlib.start_for_myprojebHp_shiftReg
Compiling module xil_defaultlib.start_for_myprojebHp
Compiling module xil_defaultlib.start_for_myprojebIp_shiftReg
Compiling module xil_defaultlib.start_for_myprojebIp
Compiling module xil_defaultlib.myproject_in
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_3_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_3_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_3_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_3_3_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_6_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_7_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_8_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 18:59:09 2021...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer17_out_group [add_wave_group layer17_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_8_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_7_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_6_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_5_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_4_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_3_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_2_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_1_V_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_0_V_V_TDATA -into $layer17_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_3_group [add_wave_group input_3(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_3_V_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_3_V_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_3_V_V_TDATA -into $input_3_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_2_V_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_2_V_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_2_V_V_TDATA -into $input_3_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_1_V_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_1_V_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_1_V_V_TDATA -into $input_3_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_0_V_V_TREADY -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_0_V_V_TVALID -into $input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_3_0_V_V_TDATA -into $input_3_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_3_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_4_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_5_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_6_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_7_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_8_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer17_out_group [add_wave_group layer17_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_8_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_7_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_6_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_5_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_4_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_3_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_2_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_1_V_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_0_V_V_TDATA -into $tb_layer17_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_3_group [add_wave_group input_3(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_3_3_V_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_3_V_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_3_V_V_TDATA -into $tb_input_3_group -radix hex
## add_wave /apatb_myproject_top/input_3_2_V_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_2_V_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_2_V_V_TDATA -into $tb_input_3_group -radix hex
## add_wave /apatb_myproject_top/input_3_1_V_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_1_V_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_1_V_V_TDATA -into $tb_input_3_group -radix hex
## add_wave /apatb_myproject_top/input_3_0_V_V_TREADY -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_0_V_V_TVALID -into $tb_input_3_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_3_0_V_V_TDATA -into $tb_input_3_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 11 [n/a] @ "113000"
// RTL Simulation : 1 / 11 [n/a] @ "29378000"
// RTL Simulation : 2 / 11 [n/a] @ "63783000"
// RTL Simulation : 3 / 11 [n/a] @ "98188000"
// RTL Simulation : 4 / 11 [n/a] @ "132593000"
// RTL Simulation : 5 / 11 [n/a] @ "166998000"
// RTL Simulation : 6 / 11 [n/a] @ "201403000"
// RTL Simulation : 7 / 11 [n/a] @ "235808000"
// RTL Simulation : 8 / 11 [n/a] @ "270213000"
// RTL Simulation : 9 / 11 [n/a] @ "304618000"
// RTL Simulation : 10 / 11 [n/a] @ "339023000"
// RTL Simulation : 11 / 11 [n/a] @ "373428000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 373447500 ps : File "/data/kdlin/latency_models/phil_projects/latency_model8_rf2_conv2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 893
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.480 ; gain = 0.000 ; free physical = 79224 ; free virtual = 137967
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb  2 18:59:48 2021...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.5' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.6' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.7' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.8' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.9' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.10' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.11' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.12' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.13' is read while empty, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.4' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.3' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.17' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.16' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.15' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.14' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.30' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.29' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.28' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.27' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.43' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.42' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.41' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.40' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.56' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.55' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.54' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.53' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.69' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.68' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.67' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.66' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.82' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.81' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.80' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.79' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.95' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.94' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.93' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.92' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.108' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.107' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.106' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.105' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.121' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.120' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.119' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.118' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.134' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.133' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.132' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.131' contains leftover data, which may result in RTL simulation hanging.
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
***** C/RTL SIMULATION COMPLETED IN 0h22m58s *****
***** C/RTL VALIDATION *****
ERROR: Test failed
ERROR: - csim log:      ./tb_data/csim_results.log
ERROR: - RTL-cosim log: ./tb_data/rtl_cosim_results.log
INFO: [HLS 200-112] Total elapsed time: 2440.18 seconds; peak allocated memory: 1.135 GB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb  2 18:59:50 2021...
