Reading netlist file: "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg"
Parsing netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\tangnano9k.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
