m255
K3
13
cModel Technology
Z0 dC:\Users\bob90\verilog\IC_design_Homework\HW4_\file
vELA
Z1 IMb31nAd?mT]B<[jWIOmWi1
Z2 ViFUY7@j5[n:>8J5RJ:Z0a0
Z3 dC:\Users\bob90\verilog\IC_design_Homework\HW4_\file\postSim
Z4 w1652979836
Z5 8C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/ELA.vo
Z6 FC:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/ELA.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
Z9 n@e@l@a
!i10b 1
Z10 !s100 m@lHSede;8OSffZVQIYoH3
!s85 0
Z11 !s108 1652980090.138000
Z12 !s107 C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/ELA.vo|
Z13 !s90 -reportprogress|300|-work|work|C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/ELA.vo|
!s101 -O0
vTB_ELA
!i10b 1
!s100 ChlERBY>BERXGdW91YmZi1
I8J[=2Uk5BA`V:Lii^7?2o0
VBBd=Zj[[`IcI7jASjYe8K1
R3
w1652976838
8C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/testfixture.v
FC:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/testfixture.v
L0 11
R7
r1
!s85 0
31
!s108 1652980090.225000
!s107 C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/testfixture.v|
!s90 -reportprogress|300|-work|work|C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/postSim/testfixture.v|
!s101 -O0
R8
n@t@b_@e@l@a
