
BNO086_H745_UROS_UART_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d98  08100298  08100298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08107030  08107030  00008030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  081070d0  081070d0  000080d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  081070d4  081070d4  000080d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000080  10000000  081070d8  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000340  10000080  08107158  00009080  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100003c0  08107158  000093c0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
  9 .debug_info   000131f1  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002a63  00000000  00000000  0001c2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000011f8  00000000  00000000  0001ed08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000dca  00000000  00000000  0001ff00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003bc25  00000000  00000000  00020cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001595b  00000000  00000000  0005c8ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018b2a6  00000000  00000000  0007224a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001fd4f0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005124  00000000  00000000  001fd534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005c  00000000  00000000  00202658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000080 	.word	0x10000080
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08107018 	.word	0x08107018

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000084 	.word	0x10000084
 81002d4:	08107018 	.word	0x08107018

081002d8 <__aeabi_drsub>:
 81002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 81002dc:	e002      	b.n	81002e4 <__adddf3>
 81002de:	bf00      	nop

081002e0 <__aeabi_dsub>:
 81002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

081002e4 <__adddf3>:
 81002e4:	b530      	push	{r4, r5, lr}
 81002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81002ee:	ea94 0f05 	teq	r4, r5
 81002f2:	bf08      	it	eq
 81002f4:	ea90 0f02 	teqeq	r0, r2
 81002f8:	bf1f      	itttt	ne
 81002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 81002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8100302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8100306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 810030a:	f000 80e2 	beq.w	81004d2 <__adddf3+0x1ee>
 810030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8100312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8100316:	bfb8      	it	lt
 8100318:	426d      	neglt	r5, r5
 810031a:	dd0c      	ble.n	8100336 <__adddf3+0x52>
 810031c:	442c      	add	r4, r5
 810031e:	ea80 0202 	eor.w	r2, r0, r2
 8100322:	ea81 0303 	eor.w	r3, r1, r3
 8100326:	ea82 0000 	eor.w	r0, r2, r0
 810032a:	ea83 0101 	eor.w	r1, r3, r1
 810032e:	ea80 0202 	eor.w	r2, r0, r2
 8100332:	ea81 0303 	eor.w	r3, r1, r3
 8100336:	2d36      	cmp	r5, #54	@ 0x36
 8100338:	bf88      	it	hi
 810033a:	bd30      	pophi	{r4, r5, pc}
 810033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8100344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 810034c:	d002      	beq.n	8100354 <__adddf3+0x70>
 810034e:	4240      	negs	r0, r0
 8100350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 810035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100360:	d002      	beq.n	8100368 <__adddf3+0x84>
 8100362:	4252      	negs	r2, r2
 8100364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100368:	ea94 0f05 	teq	r4, r5
 810036c:	f000 80a7 	beq.w	81004be <__adddf3+0x1da>
 8100370:	f1a4 0401 	sub.w	r4, r4, #1
 8100374:	f1d5 0e20 	rsbs	lr, r5, #32
 8100378:	db0d      	blt.n	8100396 <__adddf3+0xb2>
 810037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 810037e:	fa22 f205 	lsr.w	r2, r2, r5
 8100382:	1880      	adds	r0, r0, r2
 8100384:	f141 0100 	adc.w	r1, r1, #0
 8100388:	fa03 f20e 	lsl.w	r2, r3, lr
 810038c:	1880      	adds	r0, r0, r2
 810038e:	fa43 f305 	asr.w	r3, r3, r5
 8100392:	4159      	adcs	r1, r3
 8100394:	e00e      	b.n	81003b4 <__adddf3+0xd0>
 8100396:	f1a5 0520 	sub.w	r5, r5, #32
 810039a:	f10e 0e20 	add.w	lr, lr, #32
 810039e:	2a01      	cmp	r2, #1
 81003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 81003a4:	bf28      	it	cs
 81003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 81003aa:	fa43 f305 	asr.w	r3, r3, r5
 81003ae:	18c0      	adds	r0, r0, r3
 81003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 81003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81003b8:	d507      	bpl.n	81003ca <__adddf3+0xe6>
 81003ba:	f04f 0e00 	mov.w	lr, #0
 81003be:	f1dc 0c00 	rsbs	ip, ip, #0
 81003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 81003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 81003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 81003ce:	d31b      	bcc.n	8100408 <__adddf3+0x124>
 81003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 81003d4:	d30c      	bcc.n	81003f0 <__adddf3+0x10c>
 81003d6:	0849      	lsrs	r1, r1, #1
 81003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 81003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81003e0:	f104 0401 	add.w	r4, r4, #1
 81003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81003ec:	f080 809a 	bcs.w	8100524 <__adddf3+0x240>
 81003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81003f4:	bf08      	it	eq
 81003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81003fa:	f150 0000 	adcs.w	r0, r0, #0
 81003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100402:	ea41 0105 	orr.w	r1, r1, r5
 8100406:	bd30      	pop	{r4, r5, pc}
 8100408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 810040c:	4140      	adcs	r0, r0
 810040e:	eb41 0101 	adc.w	r1, r1, r1
 8100412:	3c01      	subs	r4, #1
 8100414:	bf28      	it	cs
 8100416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 810041a:	d2e9      	bcs.n	81003f0 <__adddf3+0x10c>
 810041c:	f091 0f00 	teq	r1, #0
 8100420:	bf04      	itt	eq
 8100422:	4601      	moveq	r1, r0
 8100424:	2000      	moveq	r0, #0
 8100426:	fab1 f381 	clz	r3, r1
 810042a:	bf08      	it	eq
 810042c:	3320      	addeq	r3, #32
 810042e:	f1a3 030b 	sub.w	r3, r3, #11
 8100432:	f1b3 0220 	subs.w	r2, r3, #32
 8100436:	da0c      	bge.n	8100452 <__adddf3+0x16e>
 8100438:	320c      	adds	r2, #12
 810043a:	dd08      	ble.n	810044e <__adddf3+0x16a>
 810043c:	f102 0c14 	add.w	ip, r2, #20
 8100440:	f1c2 020c 	rsb	r2, r2, #12
 8100444:	fa01 f00c 	lsl.w	r0, r1, ip
 8100448:	fa21 f102 	lsr.w	r1, r1, r2
 810044c:	e00c      	b.n	8100468 <__adddf3+0x184>
 810044e:	f102 0214 	add.w	r2, r2, #20
 8100452:	bfd8      	it	le
 8100454:	f1c2 0c20 	rsble	ip, r2, #32
 8100458:	fa01 f102 	lsl.w	r1, r1, r2
 810045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100460:	bfdc      	itt	le
 8100462:	ea41 010c 	orrle.w	r1, r1, ip
 8100466:	4090      	lslle	r0, r2
 8100468:	1ae4      	subs	r4, r4, r3
 810046a:	bfa2      	ittt	ge
 810046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100470:	4329      	orrge	r1, r5
 8100472:	bd30      	popge	{r4, r5, pc}
 8100474:	ea6f 0404 	mvn.w	r4, r4
 8100478:	3c1f      	subs	r4, #31
 810047a:	da1c      	bge.n	81004b6 <__adddf3+0x1d2>
 810047c:	340c      	adds	r4, #12
 810047e:	dc0e      	bgt.n	810049e <__adddf3+0x1ba>
 8100480:	f104 0414 	add.w	r4, r4, #20
 8100484:	f1c4 0220 	rsb	r2, r4, #32
 8100488:	fa20 f004 	lsr.w	r0, r0, r4
 810048c:	fa01 f302 	lsl.w	r3, r1, r2
 8100490:	ea40 0003 	orr.w	r0, r0, r3
 8100494:	fa21 f304 	lsr.w	r3, r1, r4
 8100498:	ea45 0103 	orr.w	r1, r5, r3
 810049c:	bd30      	pop	{r4, r5, pc}
 810049e:	f1c4 040c 	rsb	r4, r4, #12
 81004a2:	f1c4 0220 	rsb	r2, r4, #32
 81004a6:	fa20 f002 	lsr.w	r0, r0, r2
 81004aa:	fa01 f304 	lsl.w	r3, r1, r4
 81004ae:	ea40 0003 	orr.w	r0, r0, r3
 81004b2:	4629      	mov	r1, r5
 81004b4:	bd30      	pop	{r4, r5, pc}
 81004b6:	fa21 f004 	lsr.w	r0, r1, r4
 81004ba:	4629      	mov	r1, r5
 81004bc:	bd30      	pop	{r4, r5, pc}
 81004be:	f094 0f00 	teq	r4, #0
 81004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 81004c6:	bf06      	itte	eq
 81004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 81004cc:	3401      	addeq	r4, #1
 81004ce:	3d01      	subne	r5, #1
 81004d0:	e74e      	b.n	8100370 <__adddf3+0x8c>
 81004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81004d6:	bf18      	it	ne
 81004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81004dc:	d029      	beq.n	8100532 <__adddf3+0x24e>
 81004de:	ea94 0f05 	teq	r4, r5
 81004e2:	bf08      	it	eq
 81004e4:	ea90 0f02 	teqeq	r0, r2
 81004e8:	d005      	beq.n	81004f6 <__adddf3+0x212>
 81004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 81004ee:	bf04      	itt	eq
 81004f0:	4619      	moveq	r1, r3
 81004f2:	4610      	moveq	r0, r2
 81004f4:	bd30      	pop	{r4, r5, pc}
 81004f6:	ea91 0f03 	teq	r1, r3
 81004fa:	bf1e      	ittt	ne
 81004fc:	2100      	movne	r1, #0
 81004fe:	2000      	movne	r0, #0
 8100500:	bd30      	popne	{r4, r5, pc}
 8100502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8100506:	d105      	bne.n	8100514 <__adddf3+0x230>
 8100508:	0040      	lsls	r0, r0, #1
 810050a:	4149      	adcs	r1, r1
 810050c:	bf28      	it	cs
 810050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8100512:	bd30      	pop	{r4, r5, pc}
 8100514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8100518:	bf3c      	itt	cc
 810051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 810051e:	bd30      	popcc	{r4, r5, pc}
 8100520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8100528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810052c:	f04f 0000 	mov.w	r0, #0
 8100530:	bd30      	pop	{r4, r5, pc}
 8100532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8100536:	bf1a      	itte	ne
 8100538:	4619      	movne	r1, r3
 810053a:	4610      	movne	r0, r2
 810053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100540:	bf1c      	itt	ne
 8100542:	460b      	movne	r3, r1
 8100544:	4602      	movne	r2, r0
 8100546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 810054a:	bf06      	itte	eq
 810054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100550:	ea91 0f03 	teqeq	r1, r3
 8100554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100558:	bd30      	pop	{r4, r5, pc}
 810055a:	bf00      	nop

0810055c <__aeabi_ui2d>:
 810055c:	f090 0f00 	teq	r0, #0
 8100560:	bf04      	itt	eq
 8100562:	2100      	moveq	r1, #0
 8100564:	4770      	bxeq	lr
 8100566:	b530      	push	{r4, r5, lr}
 8100568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100570:	f04f 0500 	mov.w	r5, #0
 8100574:	f04f 0100 	mov.w	r1, #0
 8100578:	e750      	b.n	810041c <__adddf3+0x138>
 810057a:	bf00      	nop

0810057c <__aeabi_i2d>:
 810057c:	f090 0f00 	teq	r0, #0
 8100580:	bf04      	itt	eq
 8100582:	2100      	moveq	r1, #0
 8100584:	4770      	bxeq	lr
 8100586:	b530      	push	{r4, r5, lr}
 8100588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8100594:	bf48      	it	mi
 8100596:	4240      	negmi	r0, r0
 8100598:	f04f 0100 	mov.w	r1, #0
 810059c:	e73e      	b.n	810041c <__adddf3+0x138>
 810059e:	bf00      	nop

081005a0 <__aeabi_f2d>:
 81005a0:	0042      	lsls	r2, r0, #1
 81005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 81005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 81005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 81005ae:	bf1f      	itttt	ne
 81005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 81005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 81005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 81005bc:	4770      	bxne	lr
 81005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 81005c2:	bf08      	it	eq
 81005c4:	4770      	bxeq	lr
 81005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 81005ca:	bf04      	itt	eq
 81005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 81005d0:	4770      	bxeq	lr
 81005d2:	b530      	push	{r4, r5, lr}
 81005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 81005e0:	e71c      	b.n	810041c <__adddf3+0x138>
 81005e2:	bf00      	nop

081005e4 <__aeabi_ul2d>:
 81005e4:	ea50 0201 	orrs.w	r2, r0, r1
 81005e8:	bf08      	it	eq
 81005ea:	4770      	bxeq	lr
 81005ec:	b530      	push	{r4, r5, lr}
 81005ee:	f04f 0500 	mov.w	r5, #0
 81005f2:	e00a      	b.n	810060a <__aeabi_l2d+0x16>

081005f4 <__aeabi_l2d>:
 81005f4:	ea50 0201 	orrs.w	r2, r0, r1
 81005f8:	bf08      	it	eq
 81005fa:	4770      	bxeq	lr
 81005fc:	b530      	push	{r4, r5, lr}
 81005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8100602:	d502      	bpl.n	810060a <__aeabi_l2d+0x16>
 8100604:	4240      	negs	r0, r0
 8100606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8100616:	f43f aed8 	beq.w	81003ca <__adddf3+0xe6>
 810061a:	f04f 0203 	mov.w	r2, #3
 810061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100622:	bf18      	it	ne
 8100624:	3203      	addne	r2, #3
 8100626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 810062a:	bf18      	it	ne
 810062c:	3203      	addne	r2, #3
 810062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8100632:	f1c2 0320 	rsb	r3, r2, #32
 8100636:	fa00 fc03 	lsl.w	ip, r0, r3
 810063a:	fa20 f002 	lsr.w	r0, r0, r2
 810063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8100642:	ea40 000e 	orr.w	r0, r0, lr
 8100646:	fa21 f102 	lsr.w	r1, r1, r2
 810064a:	4414      	add	r4, r2
 810064c:	e6bd      	b.n	81003ca <__adddf3+0xe6>
 810064e:	bf00      	nop

08100650 <__aeabi_dmul>:
 8100650:	b570      	push	{r4, r5, r6, lr}
 8100652:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100656:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 810065a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810065e:	bf1d      	ittte	ne
 8100660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100664:	ea94 0f0c 	teqne	r4, ip
 8100668:	ea95 0f0c 	teqne	r5, ip
 810066c:	f000 f8de 	bleq	810082c <__aeabi_dmul+0x1dc>
 8100670:	442c      	add	r4, r5
 8100672:	ea81 0603 	eor.w	r6, r1, r3
 8100676:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 810067a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 810067e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8100682:	bf18      	it	ne
 8100684:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100688:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 810068c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100690:	d038      	beq.n	8100704 <__aeabi_dmul+0xb4>
 8100692:	fba0 ce02 	umull	ip, lr, r0, r2
 8100696:	f04f 0500 	mov.w	r5, #0
 810069a:	fbe1 e502 	umlal	lr, r5, r1, r2
 810069e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 81006a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 81006a6:	f04f 0600 	mov.w	r6, #0
 81006aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 81006ae:	f09c 0f00 	teq	ip, #0
 81006b2:	bf18      	it	ne
 81006b4:	f04e 0e01 	orrne.w	lr, lr, #1
 81006b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 81006bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 81006c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 81006c4:	d204      	bcs.n	81006d0 <__aeabi_dmul+0x80>
 81006c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81006ca:	416d      	adcs	r5, r5
 81006cc:	eb46 0606 	adc.w	r6, r6, r6
 81006d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81006d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81006d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81006dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81006e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81006e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81006e8:	bf88      	it	hi
 81006ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81006ee:	d81e      	bhi.n	810072e <__aeabi_dmul+0xde>
 81006f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81006f4:	bf08      	it	eq
 81006f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81006fa:	f150 0000 	adcs.w	r0, r0, #0
 81006fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100702:	bd70      	pop	{r4, r5, r6, pc}
 8100704:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8100708:	ea46 0101 	orr.w	r1, r6, r1
 810070c:	ea40 0002 	orr.w	r0, r0, r2
 8100710:	ea81 0103 	eor.w	r1, r1, r3
 8100714:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8100718:	bfc2      	ittt	gt
 810071a:	ebd4 050c 	rsbsgt	r5, r4, ip
 810071e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100722:	bd70      	popgt	{r4, r5, r6, pc}
 8100724:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100728:	f04f 0e00 	mov.w	lr, #0
 810072c:	3c01      	subs	r4, #1
 810072e:	f300 80ab 	bgt.w	8100888 <__aeabi_dmul+0x238>
 8100732:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8100736:	bfde      	ittt	le
 8100738:	2000      	movle	r0, #0
 810073a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 810073e:	bd70      	pople	{r4, r5, r6, pc}
 8100740:	f1c4 0400 	rsb	r4, r4, #0
 8100744:	3c20      	subs	r4, #32
 8100746:	da35      	bge.n	81007b4 <__aeabi_dmul+0x164>
 8100748:	340c      	adds	r4, #12
 810074a:	dc1b      	bgt.n	8100784 <__aeabi_dmul+0x134>
 810074c:	f104 0414 	add.w	r4, r4, #20
 8100750:	f1c4 0520 	rsb	r5, r4, #32
 8100754:	fa00 f305 	lsl.w	r3, r0, r5
 8100758:	fa20 f004 	lsr.w	r0, r0, r4
 810075c:	fa01 f205 	lsl.w	r2, r1, r5
 8100760:	ea40 0002 	orr.w	r0, r0, r2
 8100764:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100768:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 810076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100770:	fa21 f604 	lsr.w	r6, r1, r4
 8100774:	eb42 0106 	adc.w	r1, r2, r6
 8100778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810077c:	bf08      	it	eq
 810077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8100782:	bd70      	pop	{r4, r5, r6, pc}
 8100784:	f1c4 040c 	rsb	r4, r4, #12
 8100788:	f1c4 0520 	rsb	r5, r4, #32
 810078c:	fa00 f304 	lsl.w	r3, r0, r4
 8100790:	fa20 f005 	lsr.w	r0, r0, r5
 8100794:	fa01 f204 	lsl.w	r2, r1, r4
 8100798:	ea40 0002 	orr.w	r0, r0, r2
 810079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 81007a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 81007a4:	f141 0100 	adc.w	r1, r1, #0
 81007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007ac:	bf08      	it	eq
 81007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81007b2:	bd70      	pop	{r4, r5, r6, pc}
 81007b4:	f1c4 0520 	rsb	r5, r4, #32
 81007b8:	fa00 f205 	lsl.w	r2, r0, r5
 81007bc:	ea4e 0e02 	orr.w	lr, lr, r2
 81007c0:	fa20 f304 	lsr.w	r3, r0, r4
 81007c4:	fa01 f205 	lsl.w	r2, r1, r5
 81007c8:	ea43 0302 	orr.w	r3, r3, r2
 81007cc:	fa21 f004 	lsr.w	r0, r1, r4
 81007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 81007d4:	fa21 f204 	lsr.w	r2, r1, r4
 81007d8:	ea20 0002 	bic.w	r0, r0, r2
 81007dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007e4:	bf08      	it	eq
 81007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81007ea:	bd70      	pop	{r4, r5, r6, pc}
 81007ec:	f094 0f00 	teq	r4, #0
 81007f0:	d10f      	bne.n	8100812 <__aeabi_dmul+0x1c2>
 81007f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81007f6:	0040      	lsls	r0, r0, #1
 81007f8:	eb41 0101 	adc.w	r1, r1, r1
 81007fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100800:	bf08      	it	eq
 8100802:	3c01      	subeq	r4, #1
 8100804:	d0f7      	beq.n	81007f6 <__aeabi_dmul+0x1a6>
 8100806:	ea41 0106 	orr.w	r1, r1, r6
 810080a:	f095 0f00 	teq	r5, #0
 810080e:	bf18      	it	ne
 8100810:	4770      	bxne	lr
 8100812:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8100816:	0052      	lsls	r2, r2, #1
 8100818:	eb43 0303 	adc.w	r3, r3, r3
 810081c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8100820:	bf08      	it	eq
 8100822:	3d01      	subeq	r5, #1
 8100824:	d0f7      	beq.n	8100816 <__aeabi_dmul+0x1c6>
 8100826:	ea43 0306 	orr.w	r3, r3, r6
 810082a:	4770      	bx	lr
 810082c:	ea94 0f0c 	teq	r4, ip
 8100830:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100834:	bf18      	it	ne
 8100836:	ea95 0f0c 	teqne	r5, ip
 810083a:	d00c      	beq.n	8100856 <__aeabi_dmul+0x206>
 810083c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100840:	bf18      	it	ne
 8100842:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100846:	d1d1      	bne.n	81007ec <__aeabi_dmul+0x19c>
 8100848:	ea81 0103 	eor.w	r1, r1, r3
 810084c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100850:	f04f 0000 	mov.w	r0, #0
 8100854:	bd70      	pop	{r4, r5, r6, pc}
 8100856:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 810085a:	bf06      	itte	eq
 810085c:	4610      	moveq	r0, r2
 810085e:	4619      	moveq	r1, r3
 8100860:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100864:	d019      	beq.n	810089a <__aeabi_dmul+0x24a>
 8100866:	ea94 0f0c 	teq	r4, ip
 810086a:	d102      	bne.n	8100872 <__aeabi_dmul+0x222>
 810086c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100870:	d113      	bne.n	810089a <__aeabi_dmul+0x24a>
 8100872:	ea95 0f0c 	teq	r5, ip
 8100876:	d105      	bne.n	8100884 <__aeabi_dmul+0x234>
 8100878:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 810087c:	bf1c      	itt	ne
 810087e:	4610      	movne	r0, r2
 8100880:	4619      	movne	r1, r3
 8100882:	d10a      	bne.n	810089a <__aeabi_dmul+0x24a>
 8100884:	ea81 0103 	eor.w	r1, r1, r3
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100890:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8100894:	f04f 0000 	mov.w	r0, #0
 8100898:	bd70      	pop	{r4, r5, r6, pc}
 810089a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 810089e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 81008a2:	bd70      	pop	{r4, r5, r6, pc}

081008a4 <__aeabi_ddiv>:
 81008a4:	b570      	push	{r4, r5, r6, lr}
 81008a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 81008aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 81008ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 81008b2:	bf1d      	ittte	ne
 81008b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 81008b8:	ea94 0f0c 	teqne	r4, ip
 81008bc:	ea95 0f0c 	teqne	r5, ip
 81008c0:	f000 f8a7 	bleq	8100a12 <__aeabi_ddiv+0x16e>
 81008c4:	eba4 0405 	sub.w	r4, r4, r5
 81008c8:	ea81 0e03 	eor.w	lr, r1, r3
 81008cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81008d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81008d4:	f000 8088 	beq.w	81009e8 <__aeabi_ddiv+0x144>
 81008d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81008dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 81008e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81008e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81008e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81008ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81008f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81008f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81008f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81008fc:	429d      	cmp	r5, r3
 81008fe:	bf08      	it	eq
 8100900:	4296      	cmpeq	r6, r2
 8100902:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8100906:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 810090a:	d202      	bcs.n	8100912 <__aeabi_ddiv+0x6e>
 810090c:	085b      	lsrs	r3, r3, #1
 810090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8100912:	1ab6      	subs	r6, r6, r2
 8100914:	eb65 0503 	sbc.w	r5, r5, r3
 8100918:	085b      	lsrs	r3, r3, #1
 810091a:	ea4f 0232 	mov.w	r2, r2, rrx
 810091e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8100922:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8100926:	ebb6 0e02 	subs.w	lr, r6, r2
 810092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810092e:	bf22      	ittt	cs
 8100930:	1ab6      	subcs	r6, r6, r2
 8100932:	4675      	movcs	r5, lr
 8100934:	ea40 000c 	orrcs.w	r0, r0, ip
 8100938:	085b      	lsrs	r3, r3, #1
 810093a:	ea4f 0232 	mov.w	r2, r2, rrx
 810093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100946:	bf22      	ittt	cs
 8100948:	1ab6      	subcs	r6, r6, r2
 810094a:	4675      	movcs	r5, lr
 810094c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100950:	085b      	lsrs	r3, r3, #1
 8100952:	ea4f 0232 	mov.w	r2, r2, rrx
 8100956:	ebb6 0e02 	subs.w	lr, r6, r2
 810095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810095e:	bf22      	ittt	cs
 8100960:	1ab6      	subcs	r6, r6, r2
 8100962:	4675      	movcs	r5, lr
 8100964:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100968:	085b      	lsrs	r3, r3, #1
 810096a:	ea4f 0232 	mov.w	r2, r2, rrx
 810096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100976:	bf22      	ittt	cs
 8100978:	1ab6      	subcs	r6, r6, r2
 810097a:	4675      	movcs	r5, lr
 810097c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100980:	ea55 0e06 	orrs.w	lr, r5, r6
 8100984:	d018      	beq.n	81009b8 <__aeabi_ddiv+0x114>
 8100986:	ea4f 1505 	mov.w	r5, r5, lsl #4
 810098a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 810098e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100996:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 810099a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 810099e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 81009a2:	d1c0      	bne.n	8100926 <__aeabi_ddiv+0x82>
 81009a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81009a8:	d10b      	bne.n	81009c2 <__aeabi_ddiv+0x11e>
 81009aa:	ea41 0100 	orr.w	r1, r1, r0
 81009ae:	f04f 0000 	mov.w	r0, #0
 81009b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 81009b6:	e7b6      	b.n	8100926 <__aeabi_ddiv+0x82>
 81009b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81009bc:	bf04      	itt	eq
 81009be:	4301      	orreq	r1, r0
 81009c0:	2000      	moveq	r0, #0
 81009c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81009c6:	bf88      	it	hi
 81009c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81009cc:	f63f aeaf 	bhi.w	810072e <__aeabi_dmul+0xde>
 81009d0:	ebb5 0c03 	subs.w	ip, r5, r3
 81009d4:	bf04      	itt	eq
 81009d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 81009da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81009de:	f150 0000 	adcs.w	r0, r0, #0
 81009e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81009e6:	bd70      	pop	{r4, r5, r6, pc}
 81009e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 81009ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 81009f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 81009f4:	bfc2      	ittt	gt
 81009f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 81009fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81009fe:	bd70      	popgt	{r4, r5, r6, pc}
 8100a00:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100a04:	f04f 0e00 	mov.w	lr, #0
 8100a08:	3c01      	subs	r4, #1
 8100a0a:	e690      	b.n	810072e <__aeabi_dmul+0xde>
 8100a0c:	ea45 0e06 	orr.w	lr, r5, r6
 8100a10:	e68d      	b.n	810072e <__aeabi_dmul+0xde>
 8100a12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100a16:	ea94 0f0c 	teq	r4, ip
 8100a1a:	bf08      	it	eq
 8100a1c:	ea95 0f0c 	teqeq	r5, ip
 8100a20:	f43f af3b 	beq.w	810089a <__aeabi_dmul+0x24a>
 8100a24:	ea94 0f0c 	teq	r4, ip
 8100a28:	d10a      	bne.n	8100a40 <__aeabi_ddiv+0x19c>
 8100a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100a2e:	f47f af34 	bne.w	810089a <__aeabi_dmul+0x24a>
 8100a32:	ea95 0f0c 	teq	r5, ip
 8100a36:	f47f af25 	bne.w	8100884 <__aeabi_dmul+0x234>
 8100a3a:	4610      	mov	r0, r2
 8100a3c:	4619      	mov	r1, r3
 8100a3e:	e72c      	b.n	810089a <__aeabi_dmul+0x24a>
 8100a40:	ea95 0f0c 	teq	r5, ip
 8100a44:	d106      	bne.n	8100a54 <__aeabi_ddiv+0x1b0>
 8100a46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100a4a:	f43f aefd 	beq.w	8100848 <__aeabi_dmul+0x1f8>
 8100a4e:	4610      	mov	r0, r2
 8100a50:	4619      	mov	r1, r3
 8100a52:	e722      	b.n	810089a <__aeabi_dmul+0x24a>
 8100a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100a58:	bf18      	it	ne
 8100a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100a5e:	f47f aec5 	bne.w	81007ec <__aeabi_dmul+0x19c>
 8100a62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100a66:	f47f af0d 	bne.w	8100884 <__aeabi_dmul+0x234>
 8100a6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100a6e:	f47f aeeb 	bne.w	8100848 <__aeabi_dmul+0x1f8>
 8100a72:	e712      	b.n	810089a <__aeabi_dmul+0x24a>

08100a74 <__gedf2>:
 8100a74:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8100a78:	e006      	b.n	8100a88 <__cmpdf2+0x4>
 8100a7a:	bf00      	nop

08100a7c <__ledf2>:
 8100a7c:	f04f 0c01 	mov.w	ip, #1
 8100a80:	e002      	b.n	8100a88 <__cmpdf2+0x4>
 8100a82:	bf00      	nop

08100a84 <__cmpdf2>:
 8100a84:	f04f 0c01 	mov.w	ip, #1
 8100a88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100a98:	bf18      	it	ne
 8100a9a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100a9e:	d01b      	beq.n	8100ad8 <__cmpdf2+0x54>
 8100aa0:	b001      	add	sp, #4
 8100aa2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100aa6:	bf0c      	ite	eq
 8100aa8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100aac:	ea91 0f03 	teqne	r1, r3
 8100ab0:	bf02      	ittt	eq
 8100ab2:	ea90 0f02 	teqeq	r0, r2
 8100ab6:	2000      	moveq	r0, #0
 8100ab8:	4770      	bxeq	lr
 8100aba:	f110 0f00 	cmn.w	r0, #0
 8100abe:	ea91 0f03 	teq	r1, r3
 8100ac2:	bf58      	it	pl
 8100ac4:	4299      	cmppl	r1, r3
 8100ac6:	bf08      	it	eq
 8100ac8:	4290      	cmpeq	r0, r2
 8100aca:	bf2c      	ite	cs
 8100acc:	17d8      	asrcs	r0, r3, #31
 8100ace:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100ad2:	f040 0001 	orr.w	r0, r0, #1
 8100ad6:	4770      	bx	lr
 8100ad8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ae0:	d102      	bne.n	8100ae8 <__cmpdf2+0x64>
 8100ae2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100ae6:	d107      	bne.n	8100af8 <__cmpdf2+0x74>
 8100ae8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100af0:	d1d6      	bne.n	8100aa0 <__cmpdf2+0x1c>
 8100af2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100af6:	d0d3      	beq.n	8100aa0 <__cmpdf2+0x1c>
 8100af8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100afc:	4770      	bx	lr
 8100afe:	bf00      	nop

08100b00 <__aeabi_cdrcmple>:
 8100b00:	4684      	mov	ip, r0
 8100b02:	4610      	mov	r0, r2
 8100b04:	4662      	mov	r2, ip
 8100b06:	468c      	mov	ip, r1
 8100b08:	4619      	mov	r1, r3
 8100b0a:	4663      	mov	r3, ip
 8100b0c:	e000      	b.n	8100b10 <__aeabi_cdcmpeq>
 8100b0e:	bf00      	nop

08100b10 <__aeabi_cdcmpeq>:
 8100b10:	b501      	push	{r0, lr}
 8100b12:	f7ff ffb7 	bl	8100a84 <__cmpdf2>
 8100b16:	2800      	cmp	r0, #0
 8100b18:	bf48      	it	mi
 8100b1a:	f110 0f00 	cmnmi.w	r0, #0
 8100b1e:	bd01      	pop	{r0, pc}

08100b20 <__aeabi_dcmpeq>:
 8100b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b24:	f7ff fff4 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b28:	bf0c      	ite	eq
 8100b2a:	2001      	moveq	r0, #1
 8100b2c:	2000      	movne	r0, #0
 8100b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b32:	bf00      	nop

08100b34 <__aeabi_dcmplt>:
 8100b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b38:	f7ff ffea 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b3c:	bf34      	ite	cc
 8100b3e:	2001      	movcc	r0, #1
 8100b40:	2000      	movcs	r0, #0
 8100b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b46:	bf00      	nop

08100b48 <__aeabi_dcmple>:
 8100b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b4c:	f7ff ffe0 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b50:	bf94      	ite	ls
 8100b52:	2001      	movls	r0, #1
 8100b54:	2000      	movhi	r0, #0
 8100b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b5a:	bf00      	nop

08100b5c <__aeabi_dcmpge>:
 8100b5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b60:	f7ff ffce 	bl	8100b00 <__aeabi_cdrcmple>
 8100b64:	bf94      	ite	ls
 8100b66:	2001      	movls	r0, #1
 8100b68:	2000      	movhi	r0, #0
 8100b6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b6e:	bf00      	nop

08100b70 <__aeabi_dcmpgt>:
 8100b70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b74:	f7ff ffc4 	bl	8100b00 <__aeabi_cdrcmple>
 8100b78:	bf34      	ite	cc
 8100b7a:	2001      	movcc	r0, #1
 8100b7c:	2000      	movcs	r0, #0
 8100b7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b82:	bf00      	nop

08100b84 <__aeabi_dcmpun>:
 8100b84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b8c:	d102      	bne.n	8100b94 <__aeabi_dcmpun+0x10>
 8100b8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b92:	d10a      	bne.n	8100baa <__aeabi_dcmpun+0x26>
 8100b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b9c:	d102      	bne.n	8100ba4 <__aeabi_dcmpun+0x20>
 8100b9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100ba2:	d102      	bne.n	8100baa <__aeabi_dcmpun+0x26>
 8100ba4:	f04f 0000 	mov.w	r0, #0
 8100ba8:	4770      	bx	lr
 8100baa:	f04f 0001 	mov.w	r0, #1
 8100bae:	4770      	bx	lr

08100bb0 <__aeabi_d2f>:
 8100bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100bb8:	bf24      	itt	cs
 8100bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100bc2:	d90d      	bls.n	8100be0 <__aeabi_d2f+0x30>
 8100bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100bd8:	bf08      	it	eq
 8100bda:	f020 0001 	biceq.w	r0, r0, #1
 8100bde:	4770      	bx	lr
 8100be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100be4:	d121      	bne.n	8100c2a <__aeabi_d2f+0x7a>
 8100be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100bea:	bfbc      	itt	lt
 8100bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100bf0:	4770      	bxlt	lr
 8100bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100bfa:	f1c2 0218 	rsb	r2, r2, #24
 8100bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8100c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8100c06:	fa20 f002 	lsr.w	r0, r0, r2
 8100c0a:	bf18      	it	ne
 8100c0c:	f040 0001 	orrne.w	r0, r0, #1
 8100c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100c1c:	ea40 000c 	orr.w	r0, r0, ip
 8100c20:	fa23 f302 	lsr.w	r3, r3, r2
 8100c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100c28:	e7cc      	b.n	8100bc4 <__aeabi_d2f+0x14>
 8100c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100c2e:	d107      	bne.n	8100c40 <__aeabi_d2f+0x90>
 8100c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100c34:	bf1e      	ittt	ne
 8100c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100c3e:	4770      	bxne	lr
 8100c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100c4c:	4770      	bx	lr
 8100c4e:	bf00      	nop

08100c50 <BNO080_Initialization>:
int16_t magnetometer_Q1 = 4;

unsigned char receivedData; // Byte Receive array

int BNO080_Initialization(BNO086_t *bno)
{
 8100c50:	b580      	push	{r7, lr}
 8100c52:	b082      	sub	sp, #8
 8100c54:	af00      	add	r7, sp, #0
 8100c56:	6078      	str	r0, [r7, #4]

	CHIP_DESELECT(BNO080);
 8100c58:	2201      	movs	r2, #1
 8100c5a:	2120      	movs	r1, #32
 8100c5c:	4827      	ldr	r0, [pc, #156]	@ (8100cfc <BNO080_Initialization+0xac>)
 8100c5e:	f002 f803 	bl	8102c68 <HAL_GPIO_WritePin>
	WAKE_HIGH();
 8100c62:	2201      	movs	r2, #1
 8100c64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8100c68:	4825      	ldr	r0, [pc, #148]	@ (8100d00 <BNO080_Initialization+0xb0>)
 8100c6a:	f001 fffd 	bl	8102c68 <HAL_GPIO_WritePin>
	RESET_HIGH();
 8100c6e:	2201      	movs	r2, #1
 8100c70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8100c74:	4822      	ldr	r0, [pc, #136]	@ (8100d00 <BNO080_Initialization+0xb0>)
 8100c76:	f001 fff7 	bl	8102c68 <HAL_GPIO_WritePin>

	CHIP_DESELECT(BNO080);
 8100c7a:	2201      	movs	r2, #1
 8100c7c:	2120      	movs	r1, #32
 8100c7e:	481f      	ldr	r0, [pc, #124]	@ (8100cfc <BNO080_Initialization+0xac>)
 8100c80:	f001 fff2 	bl	8102c68 <HAL_GPIO_WritePin>

	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8100c84:	2201      	movs	r2, #1
 8100c86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8100c8a:	481d      	ldr	r0, [pc, #116]	@ (8100d00 <BNO080_Initialization+0xb0>)
 8100c8c:	f001 ffec 	bl	8102c68 <HAL_GPIO_WritePin>
	RESET_LOW();	//Reset BNO080
 8100c90:	2200      	movs	r2, #0
 8100c92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8100c96:	481a      	ldr	r0, [pc, #104]	@ (8100d00 <BNO080_Initialization+0xb0>)
 8100c98:	f001 ffe6 	bl	8102c68 <HAL_GPIO_WritePin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 8100c9c:	20c8      	movs	r0, #200	@ 0xc8
 8100c9e:	f001 fcd3 	bl	8102648 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8100ca2:	2201      	movs	r2, #1
 8100ca4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8100ca8:	4815      	ldr	r0, [pc, #84]	@ (8100d00 <BNO080_Initialization+0xb0>)
 8100caa:	f001 ffdd 	bl	8102c68 <HAL_GPIO_WritePin>

	BNO080_waitForSPI(); //Wait until INT pin goes low.
 8100cae:	f000 fc21 	bl	81014f4 <BNO080_waitForSPI>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8100cb2:	f000 fc1f 	bl	81014f4 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8100cb6:	f000 fc3b 	bl	8101530 <BNO080_receivePacket>

	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8100cba:	f000 fc1b 	bl	81014f4 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8100cbe:	f000 fc37 	bl	8101530 <BNO080_receivePacket>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8100cc2:	4b10      	ldr	r3, [pc, #64]	@ (8100d04 <BNO080_Initialization+0xb4>)
 8100cc4:	22f9      	movs	r2, #249	@ 0xf9
 8100cc6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8100cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8100d04 <BNO080_Initialization+0xb4>)
 8100cca:	2200      	movs	r2, #0
 8100ccc:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8100cce:	2102      	movs	r1, #2
 8100cd0:	2002      	movs	r0, #2
 8100cd2:	f000 fc9d 	bl	8101610 <BNO080_sendPacket>

	//Now we wait for response
	BNO080_waitForSPI();
 8100cd6:	f000 fc0d 	bl	81014f4 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8100cda:	f000 fc29 	bl	8101530 <BNO080_receivePacket>
 8100cde:	4603      	mov	r3, r0
 8100ce0:	2b01      	cmp	r3, #1
 8100ce2:	d105      	bne.n	8100cf0 <BNO080_Initialization+0xa0>
	{
//		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8100ce4:	4b07      	ldr	r3, [pc, #28]	@ (8100d04 <BNO080_Initialization+0xb4>)
 8100ce6:	781b      	ldrb	r3, [r3, #0]
 8100ce8:	2bf8      	cmp	r3, #248	@ 0xf8
 8100cea:	d101      	bne.n	8100cf0 <BNO080_Initialization+0xa0>
		{
//			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
			return (0);
 8100cec:	2300      	movs	r3, #0
 8100cee:	e000      	b.n	8100cf2 <BNO080_Initialization+0xa2>
		}// Sensor OK
	}

//	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
	return (1); //Something went wrong
 8100cf0:	2301      	movs	r3, #1
}
 8100cf2:	4618      	mov	r0, r3
 8100cf4:	3708      	adds	r7, #8
 8100cf6:	46bd      	mov	sp, r7
 8100cf8:	bd80      	pop	{r7, pc}
 8100cfa:	bf00      	nop
 8100cfc:	58020400 	.word	0x58020400
 8100d00:	58020c00 	.word	0x58020c00
 8100d04:	100000a0 	.word	0x100000a0

08100d08 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data) // Todo
{
 8100d08:	b580      	push	{r7, lr}
 8100d0a:	b084      	sub	sp, #16
 8100d0c:	af02      	add	r7, sp, #8
 8100d0e:	4603      	mov	r3, r0
 8100d10:	71fb      	strb	r3, [r7, #7]
//	CHIP_SELECT(BNO080);

    HAL_SPI_TransmitReceive(&hspi1, &data, &receivedData, 1, HAL_MAX_DELAY);
 8100d12:	1df9      	adds	r1, r7, #7
 8100d14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8100d18:	9300      	str	r3, [sp, #0]
 8100d1a:	2301      	movs	r3, #1
 8100d1c:	4a04      	ldr	r2, [pc, #16]	@ (8100d30 <SPI2_SendByte+0x28>)
 8100d1e:	4805      	ldr	r0, [pc, #20]	@ (8100d34 <SPI2_SendByte+0x2c>)
 8100d20:	f003 fec8 	bl	8104ab4 <HAL_SPI_TransmitReceive>

    return receivedData;
 8100d24:	4b02      	ldr	r3, [pc, #8]	@ (8100d30 <SPI2_SendByte+0x28>)
 8100d26:	781b      	ldrb	r3, [r3, #0]
}
 8100d28:	4618      	mov	r0, r3
 8100d2a:	3708      	adds	r7, #8
 8100d2c:	46bd      	mov	sp, r7
 8100d2e:	bd80      	pop	{r7, pc}
 8100d30:	10000161 	.word	0x10000161
 8100d34:	100001b0 	.word	0x100001b0

08100d38 <BNO080_dataAvailable>:


//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 8100d38:	b580      	push	{r7, lr}
 8100d3a:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13

	if (HAL_GPIO_ReadPin(INT_GPIO_Port, INT_Pin) == 1)
 8100d3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8100d40:	4811      	ldr	r0, [pc, #68]	@ (8100d88 <BNO080_dataAvailable+0x50>)
 8100d42:	f001 ff79 	bl	8102c38 <HAL_GPIO_ReadPin>
 8100d46:	4603      	mov	r3, r0
 8100d48:	2b01      	cmp	r3, #1
 8100d4a:	d101      	bne.n	8100d50 <BNO080_dataAvailable+0x18>
		return (0);
 8100d4c:	2300      	movs	r3, #0
 8100d4e:	e019      	b.n	8100d84 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8100d50:	f000 fbee 	bl	8101530 <BNO080_receivePacket>
 8100d54:	4603      	mov	r3, r0
 8100d56:	2b01      	cmp	r3, #1
 8100d58:	d113      	bne.n	8100d82 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8100d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8100d8c <BNO080_dataAvailable+0x54>)
 8100d5c:	789b      	ldrb	r3, [r3, #2]
 8100d5e:	2b03      	cmp	r3, #3
 8100d60:	d107      	bne.n	8100d72 <BNO080_dataAvailable+0x3a>
 8100d62:	4b0b      	ldr	r3, [pc, #44]	@ (8100d90 <BNO080_dataAvailable+0x58>)
 8100d64:	781b      	ldrb	r3, [r3, #0]
 8100d66:	2bfb      	cmp	r3, #251	@ 0xfb
 8100d68:	d103      	bne.n	8100d72 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8100d6a:	f000 f82f 	bl	8100dcc <BNO080_parseInputReport>
			return (1);
 8100d6e:	2301      	movs	r3, #1
 8100d70:	e008      	b.n	8100d84 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8100d72:	4b06      	ldr	r3, [pc, #24]	@ (8100d8c <BNO080_dataAvailable+0x54>)
 8100d74:	789b      	ldrb	r3, [r3, #2]
 8100d76:	2b02      	cmp	r3, #2
 8100d78:	d103      	bne.n	8100d82 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8100d7a:	f000 f80b 	bl	8100d94 <BNO080_parseCommandReport>
			return (1);
 8100d7e:	2301      	movs	r3, #1
 8100d80:	e000      	b.n	8100d84 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 8100d82:	2300      	movs	r3, #0
}
 8100d84:	4618      	mov	r0, r3
 8100d86:	bd80      	pop	{r7, pc}
 8100d88:	58021800 	.word	0x58021800
 8100d8c:	1000009c 	.word	0x1000009c
 8100d90:	100000a0 	.word	0x100000a0

08100d94 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8100d94:	b480      	push	{r7}
 8100d96:	b083      	sub	sp, #12
 8100d98:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8100d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8100dc4 <BNO080_parseCommandReport+0x30>)
 8100d9c:	781b      	ldrb	r3, [r3, #0]
 8100d9e:	2bf1      	cmp	r3, #241	@ 0xf1
 8100da0:	d109      	bne.n	8100db6 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8100da2:	4b08      	ldr	r3, [pc, #32]	@ (8100dc4 <BNO080_parseCommandReport+0x30>)
 8100da4:	789b      	ldrb	r3, [r3, #2]
 8100da6:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8100da8:	79fb      	ldrb	r3, [r7, #7]
 8100daa:	2b07      	cmp	r3, #7
 8100dac:	d103      	bne.n	8100db6 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8100dae:	4b05      	ldr	r3, [pc, #20]	@ (8100dc4 <BNO080_parseCommandReport+0x30>)
 8100db0:	795a      	ldrb	r2, [r3, #5]
 8100db2:	4b05      	ldr	r3, [pc, #20]	@ (8100dc8 <BNO080_parseCommandReport+0x34>)
 8100db4:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	// additional feature reports may be strung together. Parse them all.
}
 8100db6:	bf00      	nop
 8100db8:	370c      	adds	r7, #12
 8100dba:	46bd      	mov	sp, r7
 8100dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dc0:	4770      	bx	lr
 8100dc2:	bf00      	nop
 8100dc4:	100000a0 	.word	0x100000a0
 8100dc8:	10000160 	.word	0x10000160

08100dcc <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8100dcc:	b480      	push	{r7}
 8100dce:	b087      	sub	sp, #28
 8100dd0:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8100dd2:	4b98      	ldr	r3, [pc, #608]	@ (8101034 <BNO080_parseInputReport+0x268>)
 8100dd4:	785b      	ldrb	r3, [r3, #1]
 8100dd6:	021b      	lsls	r3, r3, #8
 8100dd8:	b21a      	sxth	r2, r3
 8100dda:	4b96      	ldr	r3, [pc, #600]	@ (8101034 <BNO080_parseInputReport+0x268>)
 8100ddc:	781b      	ldrb	r3, [r3, #0]
 8100dde:	b21b      	sxth	r3, r3
 8100de0:	4313      	orrs	r3, r2
 8100de2:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8100de4:	8a3b      	ldrh	r3, [r7, #16]
 8100de6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8100dea:	823b      	strh	r3, [r7, #16]
	//Ignore it for now.  catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8100dec:	8a3b      	ldrh	r3, [r7, #16]
 8100dee:	3b04      	subs	r3, #4
 8100df0:	b29b      	uxth	r3, r3
 8100df2:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8100df4:	4b90      	ldr	r3, [pc, #576]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100df6:	791b      	ldrb	r3, [r3, #4]
 8100df8:	061a      	lsls	r2, r3, #24
 8100dfa:	4b8f      	ldr	r3, [pc, #572]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100dfc:	78db      	ldrb	r3, [r3, #3]
 8100dfe:	041b      	lsls	r3, r3, #16
 8100e00:	431a      	orrs	r2, r3
 8100e02:	4b8d      	ldr	r3, [pc, #564]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e04:	789b      	ldrb	r3, [r3, #2]
 8100e06:	021b      	lsls	r3, r3, #8
 8100e08:	4313      	orrs	r3, r2
 8100e0a:	4a8b      	ldr	r2, [pc, #556]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e0c:	7852      	ldrb	r2, [r2, #1]
 8100e0e:	4313      	orrs	r3, r2
 8100e10:	4a8a      	ldr	r2, [pc, #552]	@ (810103c <BNO080_parseInputReport+0x270>)
 8100e12:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8100e14:	4b88      	ldr	r3, [pc, #544]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e16:	79db      	ldrb	r3, [r3, #7]
 8100e18:	f003 0303 	and.w	r3, r3, #3
 8100e1c:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8100e1e:	4b86      	ldr	r3, [pc, #536]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e20:	7a9b      	ldrb	r3, [r3, #10]
 8100e22:	021b      	lsls	r3, r3, #8
 8100e24:	b21a      	sxth	r2, r3
 8100e26:	4b84      	ldr	r3, [pc, #528]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e28:	7a5b      	ldrb	r3, [r3, #9]
 8100e2a:	b21b      	sxth	r3, r3
 8100e2c:	4313      	orrs	r3, r2
 8100e2e:	b21b      	sxth	r3, r3
 8100e30:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8100e32:	4b81      	ldr	r3, [pc, #516]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e34:	7b1b      	ldrb	r3, [r3, #12]
 8100e36:	021b      	lsls	r3, r3, #8
 8100e38:	b21a      	sxth	r2, r3
 8100e3a:	4b7f      	ldr	r3, [pc, #508]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e3c:	7adb      	ldrb	r3, [r3, #11]
 8100e3e:	b21b      	sxth	r3, r3
 8100e40:	4313      	orrs	r3, r2
 8100e42:	b21b      	sxth	r3, r3
 8100e44:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8100e46:	4b7c      	ldr	r3, [pc, #496]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e48:	7b9b      	ldrb	r3, [r3, #14]
 8100e4a:	021b      	lsls	r3, r3, #8
 8100e4c:	b21a      	sxth	r2, r3
 8100e4e:	4b7a      	ldr	r3, [pc, #488]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e50:	7b5b      	ldrb	r3, [r3, #13]
 8100e52:	b21b      	sxth	r3, r3
 8100e54:	4313      	orrs	r3, r2
 8100e56:	b21b      	sxth	r3, r3
 8100e58:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8100e5a:	2300      	movs	r3, #0
 8100e5c:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8100e5e:	2300      	movs	r3, #0
 8100e60:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8100e62:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8100e66:	2b0e      	cmp	r3, #14
 8100e68:	dd09      	ble.n	8100e7e <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8100e6a:	4b73      	ldr	r3, [pc, #460]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e6c:	7c1b      	ldrb	r3, [r3, #16]
 8100e6e:	021b      	lsls	r3, r3, #8
 8100e70:	b21a      	sxth	r2, r3
 8100e72:	4b71      	ldr	r3, [pc, #452]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e74:	7bdb      	ldrb	r3, [r3, #15]
 8100e76:	b21b      	sxth	r3, r3
 8100e78:	4313      	orrs	r3, r2
 8100e7a:	b21b      	sxth	r3, r3
 8100e7c:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8100e7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8100e82:	2b10      	cmp	r3, #16
 8100e84:	dd09      	ble.n	8100e9a <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8100e86:	4b6c      	ldr	r3, [pc, #432]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e88:	7c9b      	ldrb	r3, [r3, #18]
 8100e8a:	021b      	lsls	r3, r3, #8
 8100e8c:	b21a      	sxth	r2, r3
 8100e8e:	4b6a      	ldr	r3, [pc, #424]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e90:	7c5b      	ldrb	r3, [r3, #17]
 8100e92:	b21b      	sxth	r3, r3
 8100e94:	4313      	orrs	r3, r2
 8100e96:	b21b      	sxth	r3, r3
 8100e98:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8100e9a:	4b67      	ldr	r3, [pc, #412]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100e9c:	795b      	ldrb	r3, [r3, #5]
 8100e9e:	2b1e      	cmp	r3, #30
 8100ea0:	dc46      	bgt.n	8100f30 <BNO080_parseInputReport+0x164>
 8100ea2:	2b00      	cmp	r3, #0
 8100ea4:	f340 80bf 	ble.w	8101026 <BNO080_parseInputReport+0x25a>
 8100ea8:	3b01      	subs	r3, #1
 8100eaa:	2b1d      	cmp	r3, #29
 8100eac:	f200 80bb 	bhi.w	8101026 <BNO080_parseInputReport+0x25a>
 8100eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8100eb8 <BNO080_parseInputReport+0xec>)
 8100eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100eb6:	bf00      	nop
 8100eb8:	08100f37 	.word	0x08100f37
 8100ebc:	08100f6f 	.word	0x08100f6f
 8100ec0:	08100f8b 	.word	0x08100f8b
 8100ec4:	08100f53 	.word	0x08100f53
 8100ec8:	08100fa7 	.word	0x08100fa7
 8100ecc:	08101027 	.word	0x08101027
 8100ed0:	08101027 	.word	0x08101027
 8100ed4:	08100fa7 	.word	0x08100fa7
 8100ed8:	08101027 	.word	0x08101027
 8100edc:	08101027 	.word	0x08101027
 8100ee0:	08101027 	.word	0x08101027
 8100ee4:	08101027 	.word	0x08101027
 8100ee8:	08101027 	.word	0x08101027
 8100eec:	08101027 	.word	0x08101027
 8100ef0:	08101027 	.word	0x08101027
 8100ef4:	08101027 	.word	0x08101027
 8100ef8:	08100fcf 	.word	0x08100fcf
 8100efc:	08101027 	.word	0x08101027
 8100f00:	08100fd7 	.word	0x08100fd7
 8100f04:	08101027 	.word	0x08101027
 8100f08:	08101027 	.word	0x08101027
 8100f0c:	08101027 	.word	0x08101027
 8100f10:	08101027 	.word	0x08101027
 8100f14:	08101027 	.word	0x08101027
 8100f18:	08101027 	.word	0x08101027
 8100f1c:	08101027 	.word	0x08101027
 8100f20:	08101027 	.word	0x08101027
 8100f24:	08101027 	.word	0x08101027
 8100f28:	08101027 	.word	0x08101027
 8100f2c:	08100fe1 	.word	0x08100fe1
 8100f30:	2bf1      	cmp	r3, #241	@ 0xf1
 8100f32:	d06d      	beq.n	8101010 <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	// additional feature reports may be strung together. Parse them all.
}
 8100f34:	e077      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 8100f36:	7bfb      	ldrb	r3, [r7, #15]
 8100f38:	b29a      	uxth	r2, r3
 8100f3a:	4b41      	ldr	r3, [pc, #260]	@ (8101040 <BNO080_parseInputReport+0x274>)
 8100f3c:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 8100f3e:	4a41      	ldr	r2, [pc, #260]	@ (8101044 <BNO080_parseInputReport+0x278>)
 8100f40:	89bb      	ldrh	r3, [r7, #12]
 8100f42:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8100f44:	4a40      	ldr	r2, [pc, #256]	@ (8101048 <BNO080_parseInputReport+0x27c>)
 8100f46:	897b      	ldrh	r3, [r7, #10]
 8100f48:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8100f4a:	4a40      	ldr	r2, [pc, #256]	@ (810104c <BNO080_parseInputReport+0x280>)
 8100f4c:	893b      	ldrh	r3, [r7, #8]
 8100f4e:	8013      	strh	r3, [r2, #0]
			break;
 8100f50:	e069      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 8100f52:	7bfb      	ldrb	r3, [r7, #15]
 8100f54:	b29a      	uxth	r2, r3
 8100f56:	4b3e      	ldr	r3, [pc, #248]	@ (8101050 <BNO080_parseInputReport+0x284>)
 8100f58:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8100f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8101054 <BNO080_parseInputReport+0x288>)
 8100f5c:	89bb      	ldrh	r3, [r7, #12]
 8100f5e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8100f60:	4a3d      	ldr	r2, [pc, #244]	@ (8101058 <BNO080_parseInputReport+0x28c>)
 8100f62:	897b      	ldrh	r3, [r7, #10]
 8100f64:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8100f66:	4a3d      	ldr	r2, [pc, #244]	@ (810105c <BNO080_parseInputReport+0x290>)
 8100f68:	893b      	ldrh	r3, [r7, #8]
 8100f6a:	8013      	strh	r3, [r2, #0]
			break;
 8100f6c:	e05b      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 8100f6e:	7bfb      	ldrb	r3, [r7, #15]
 8100f70:	b29a      	uxth	r2, r3
 8100f72:	4b3b      	ldr	r3, [pc, #236]	@ (8101060 <BNO080_parseInputReport+0x294>)
 8100f74:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8100f76:	4a3b      	ldr	r2, [pc, #236]	@ (8101064 <BNO080_parseInputReport+0x298>)
 8100f78:	89bb      	ldrh	r3, [r7, #12]
 8100f7a:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8100f7c:	4a3a      	ldr	r2, [pc, #232]	@ (8101068 <BNO080_parseInputReport+0x29c>)
 8100f7e:	897b      	ldrh	r3, [r7, #10]
 8100f80:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8100f82:	4a3a      	ldr	r2, [pc, #232]	@ (810106c <BNO080_parseInputReport+0x2a0>)
 8100f84:	893b      	ldrh	r3, [r7, #8]
 8100f86:	8013      	strh	r3, [r2, #0]
			break;
 8100f88:	e04d      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 8100f8a:	7bfb      	ldrb	r3, [r7, #15]
 8100f8c:	b29a      	uxth	r2, r3
 8100f8e:	4b38      	ldr	r3, [pc, #224]	@ (8101070 <BNO080_parseInputReport+0x2a4>)
 8100f90:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8100f92:	4a38      	ldr	r2, [pc, #224]	@ (8101074 <BNO080_parseInputReport+0x2a8>)
 8100f94:	89bb      	ldrh	r3, [r7, #12]
 8100f96:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8100f98:	4a37      	ldr	r2, [pc, #220]	@ (8101078 <BNO080_parseInputReport+0x2ac>)
 8100f9a:	897b      	ldrh	r3, [r7, #10]
 8100f9c:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8100f9e:	4a37      	ldr	r2, [pc, #220]	@ (810107c <BNO080_parseInputReport+0x2b0>)
 8100fa0:	893b      	ldrh	r3, [r7, #8]
 8100fa2:	8013      	strh	r3, [r2, #0]
			break;
 8100fa4:	e03f      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 8100fa6:	7bfb      	ldrb	r3, [r7, #15]
 8100fa8:	b29a      	uxth	r2, r3
 8100faa:	4b35      	ldr	r3, [pc, #212]	@ (8101080 <BNO080_parseInputReport+0x2b4>)
 8100fac:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8100fae:	4a35      	ldr	r2, [pc, #212]	@ (8101084 <BNO080_parseInputReport+0x2b8>)
 8100fb0:	89bb      	ldrh	r3, [r7, #12]
 8100fb2:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8100fb4:	4a34      	ldr	r2, [pc, #208]	@ (8101088 <BNO080_parseInputReport+0x2bc>)
 8100fb6:	897b      	ldrh	r3, [r7, #10]
 8100fb8:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8100fba:	4a34      	ldr	r2, [pc, #208]	@ (810108c <BNO080_parseInputReport+0x2c0>)
 8100fbc:	893b      	ldrh	r3, [r7, #8]
 8100fbe:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8100fc0:	4a33      	ldr	r2, [pc, #204]	@ (8101090 <BNO080_parseInputReport+0x2c4>)
 8100fc2:	8afb      	ldrh	r3, [r7, #22]
 8100fc4:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 8100fc6:	4a33      	ldr	r2, [pc, #204]	@ (8101094 <BNO080_parseInputReport+0x2c8>)
 8100fc8:	8abb      	ldrh	r3, [r7, #20]
 8100fca:	8013      	strh	r3, [r2, #0]
			break;
 8100fcc:	e02b      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 8100fce:	4a32      	ldr	r2, [pc, #200]	@ (8101098 <BNO080_parseInputReport+0x2cc>)
 8100fd0:	893b      	ldrh	r3, [r7, #8]
 8100fd2:	8013      	strh	r3, [r2, #0]
			break;
 8100fd4:	e027      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8100fd6:	4b18      	ldr	r3, [pc, #96]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100fd8:	7a5a      	ldrb	r2, [r3, #9]
 8100fda:	4b30      	ldr	r3, [pc, #192]	@ (810109c <BNO080_parseInputReport+0x2d0>)
 8100fdc:	701a      	strb	r2, [r3, #0]
			break;
 8100fde:	e022      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 8100fe0:	4b15      	ldr	r3, [pc, #84]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100fe2:	7a9a      	ldrb	r2, [r3, #10]
 8100fe4:	4b2e      	ldr	r3, [pc, #184]	@ (81010a0 <BNO080_parseInputReport+0x2d4>)
 8100fe6:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9.  - bring in array size
 8100fe8:	2300      	movs	r3, #0
 8100fea:	74fb      	strb	r3, [r7, #19]
 8100fec:	e00c      	b.n	8101008 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8100fee:	7cfb      	ldrb	r3, [r7, #19]
 8100ff0:	f103 020b 	add.w	r2, r3, #11
 8100ff4:	4b2b      	ldr	r3, [pc, #172]	@ (81010a4 <BNO080_parseInputReport+0x2d8>)
 8100ff6:	6819      	ldr	r1, [r3, #0]
 8100ff8:	7cfb      	ldrb	r3, [r7, #19]
 8100ffa:	440b      	add	r3, r1
 8100ffc:	490e      	ldr	r1, [pc, #56]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8100ffe:	5c8a      	ldrb	r2, [r1, r2]
 8101000:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9.  - bring in array size
 8101002:	7cfb      	ldrb	r3, [r7, #19]
 8101004:	3301      	adds	r3, #1
 8101006:	74fb      	strb	r3, [r7, #19]
 8101008:	7cfb      	ldrb	r3, [r7, #19]
 810100a:	2b08      	cmp	r3, #8
 810100c:	d9ef      	bls.n	8100fee <BNO080_parseInputReport+0x222>
			break;
 810100e:	e00a      	b.n	8101026 <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8101010:	4b09      	ldr	r3, [pc, #36]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 8101012:	79db      	ldrb	r3, [r3, #7]
 8101014:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8101016:	79fb      	ldrb	r3, [r7, #7]
 8101018:	2b07      	cmp	r3, #7
 810101a:	d103      	bne.n	8101024 <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 810101c:	4b06      	ldr	r3, [pc, #24]	@ (8101038 <BNO080_parseInputReport+0x26c>)
 810101e:	7a9a      	ldrb	r2, [r3, #10]
 8101020:	4b21      	ldr	r3, [pc, #132]	@ (81010a8 <BNO080_parseInputReport+0x2dc>)
 8101022:	701a      	strb	r2, [r3, #0]
			break;
 8101024:	bf00      	nop
}
 8101026:	bf00      	nop
 8101028:	371c      	adds	r7, #28
 810102a:	46bd      	mov	sp, r7
 810102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101030:	4770      	bx	lr
 8101032:	bf00      	nop
 8101034:	1000009c 	.word	0x1000009c
 8101038:	100000a0 	.word	0x100000a0
 810103c:	10000154 	.word	0x10000154
 8101040:	1000012c 	.word	0x1000012c
 8101044:	10000126 	.word	0x10000126
 8101048:	10000128 	.word	0x10000128
 810104c:	1000012a 	.word	0x1000012a
 8101050:	10000134 	.word	0x10000134
 8101054:	1000012e 	.word	0x1000012e
 8101058:	10000130 	.word	0x10000130
 810105c:	10000132 	.word	0x10000132
 8101060:	1000013c 	.word	0x1000013c
 8101064:	10000136 	.word	0x10000136
 8101068:	10000138 	.word	0x10000138
 810106c:	1000013a 	.word	0x1000013a
 8101070:	10000144 	.word	0x10000144
 8101074:	1000013e 	.word	0x1000013e
 8101078:	10000140 	.word	0x10000140
 810107c:	10000142 	.word	0x10000142
 8101080:	10000150 	.word	0x10000150
 8101084:	10000146 	.word	0x10000146
 8101088:	10000148 	.word	0x10000148
 810108c:	1000014a 	.word	0x1000014a
 8101090:	1000014c 	.word	0x1000014c
 8101094:	1000014e 	.word	0x1000014e
 8101098:	10000152 	.word	0x10000152
 810109c:	10000158 	.word	0x10000158
 81010a0:	10000159 	.word	0x10000159
 81010a4:	1000015c 	.word	0x1000015c
 81010a8:	10000160 	.word	0x10000160

081010ac <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 81010ac:	b580      	push	{r7, lr}
 81010ae:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 81010b0:	4b07      	ldr	r3, [pc, #28]	@ (81010d0 <BNO080_getQuatI+0x24>)
 81010b2:	881b      	ldrh	r3, [r3, #0]
 81010b4:	b21b      	sxth	r3, r3
 81010b6:	4a07      	ldr	r2, [pc, #28]	@ (81010d4 <BNO080_getQuatI+0x28>)
 81010b8:	f9b2 2000 	ldrsh.w	r2, [r2]
 81010bc:	b2d2      	uxtb	r2, r2
 81010be:	4611      	mov	r1, r2
 81010c0:	4618      	mov	r0, r3
 81010c2:	f000 f953 	bl	810136c <BNO080_qToFloat>
 81010c6:	eef0 7a40 	vmov.f32	s15, s0
}
 81010ca:	eeb0 0a67 	vmov.f32	s0, s15
 81010ce:	bd80      	pop	{r7, pc}
 81010d0:	10000146 	.word	0x10000146
 81010d4:	10000000 	.word	0x10000000

081010d8 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 81010d8:	b580      	push	{r7, lr}
 81010da:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 81010dc:	4b07      	ldr	r3, [pc, #28]	@ (81010fc <BNO080_getQuatJ+0x24>)
 81010de:	881b      	ldrh	r3, [r3, #0]
 81010e0:	b21b      	sxth	r3, r3
 81010e2:	4a07      	ldr	r2, [pc, #28]	@ (8101100 <BNO080_getQuatJ+0x28>)
 81010e4:	f9b2 2000 	ldrsh.w	r2, [r2]
 81010e8:	b2d2      	uxtb	r2, r2
 81010ea:	4611      	mov	r1, r2
 81010ec:	4618      	mov	r0, r3
 81010ee:	f000 f93d 	bl	810136c <BNO080_qToFloat>
 81010f2:	eef0 7a40 	vmov.f32	s15, s0
}
 81010f6:	eeb0 0a67 	vmov.f32	s0, s15
 81010fa:	bd80      	pop	{r7, pc}
 81010fc:	10000148 	.word	0x10000148
 8101100:	10000000 	.word	0x10000000

08101104 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 8101104:	b580      	push	{r7, lr}
 8101106:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 8101108:	4b07      	ldr	r3, [pc, #28]	@ (8101128 <BNO080_getQuatK+0x24>)
 810110a:	881b      	ldrh	r3, [r3, #0]
 810110c:	b21b      	sxth	r3, r3
 810110e:	4a07      	ldr	r2, [pc, #28]	@ (810112c <BNO080_getQuatK+0x28>)
 8101110:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101114:	b2d2      	uxtb	r2, r2
 8101116:	4611      	mov	r1, r2
 8101118:	4618      	mov	r0, r3
 810111a:	f000 f927 	bl	810136c <BNO080_qToFloat>
 810111e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101122:	eeb0 0a67 	vmov.f32	s0, s15
 8101126:	bd80      	pop	{r7, pc}
 8101128:	1000014a 	.word	0x1000014a
 810112c:	10000000 	.word	0x10000000

08101130 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8101130:	b580      	push	{r7, lr}
 8101132:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8101134:	4b07      	ldr	r3, [pc, #28]	@ (8101154 <BNO080_getQuatReal+0x24>)
 8101136:	881b      	ldrh	r3, [r3, #0]
 8101138:	b21b      	sxth	r3, r3
 810113a:	4a07      	ldr	r2, [pc, #28]	@ (8101158 <BNO080_getQuatReal+0x28>)
 810113c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101140:	b2d2      	uxtb	r2, r2
 8101142:	4611      	mov	r1, r2
 8101144:	4618      	mov	r0, r3
 8101146:	f000 f911 	bl	810136c <BNO080_qToFloat>
 810114a:	eef0 7a40 	vmov.f32	s15, s0
}
 810114e:	eeb0 0a67 	vmov.f32	s0, s15
 8101152:	bd80      	pop	{r7, pc}
 8101154:	1000014c 	.word	0x1000014c
 8101158:	10000000 	.word	0x10000000

0810115c <BNO080_getAccelX>:
	return (quatAccuracy);
}

//Return the acceleration component
float BNO080_getAccelX()
{
 810115c:	b580      	push	{r7, lr}
 810115e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawAccelX, accelerometer_Q1);
 8101160:	4b07      	ldr	r3, [pc, #28]	@ (8101180 <BNO080_getAccelX+0x24>)
 8101162:	881b      	ldrh	r3, [r3, #0]
 8101164:	b21b      	sxth	r3, r3
 8101166:	4a07      	ldr	r2, [pc, #28]	@ (8101184 <BNO080_getAccelX+0x28>)
 8101168:	f9b2 2000 	ldrsh.w	r2, [r2]
 810116c:	b2d2      	uxtb	r2, r2
 810116e:	4611      	mov	r1, r2
 8101170:	4618      	mov	r0, r3
 8101172:	f000 f8fb 	bl	810136c <BNO080_qToFloat>
 8101176:	eef0 7a40 	vmov.f32	s15, s0
}
 810117a:	eeb0 0a67 	vmov.f32	s0, s15
 810117e:	bd80      	pop	{r7, pc}
 8101180:	10000126 	.word	0x10000126
 8101184:	10000002 	.word	0x10000002

08101188 <BNO080_getAccelY>:

//Return the acceleration component
float BNO080_getAccelY()
{
 8101188:	b580      	push	{r7, lr}
 810118a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawAccelY, accelerometer_Q1);
 810118c:	4b07      	ldr	r3, [pc, #28]	@ (81011ac <BNO080_getAccelY+0x24>)
 810118e:	881b      	ldrh	r3, [r3, #0]
 8101190:	b21b      	sxth	r3, r3
 8101192:	4a07      	ldr	r2, [pc, #28]	@ (81011b0 <BNO080_getAccelY+0x28>)
 8101194:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101198:	b2d2      	uxtb	r2, r2
 810119a:	4611      	mov	r1, r2
 810119c:	4618      	mov	r0, r3
 810119e:	f000 f8e5 	bl	810136c <BNO080_qToFloat>
 81011a2:	eef0 7a40 	vmov.f32	s15, s0
}
 81011a6:	eeb0 0a67 	vmov.f32	s0, s15
 81011aa:	bd80      	pop	{r7, pc}
 81011ac:	10000128 	.word	0x10000128
 81011b0:	10000002 	.word	0x10000002

081011b4 <BNO080_getAccelZ>:

//Return the acceleration component
float BNO080_getAccelZ()
{
 81011b4:	b580      	push	{r7, lr}
 81011b6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawAccelZ, accelerometer_Q1);
 81011b8:	4b07      	ldr	r3, [pc, #28]	@ (81011d8 <BNO080_getAccelZ+0x24>)
 81011ba:	881b      	ldrh	r3, [r3, #0]
 81011bc:	b21b      	sxth	r3, r3
 81011be:	4a07      	ldr	r2, [pc, #28]	@ (81011dc <BNO080_getAccelZ+0x28>)
 81011c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 81011c4:	b2d2      	uxtb	r2, r2
 81011c6:	4611      	mov	r1, r2
 81011c8:	4618      	mov	r0, r3
 81011ca:	f000 f8cf 	bl	810136c <BNO080_qToFloat>
 81011ce:	eef0 7a40 	vmov.f32	s15, s0
}
 81011d2:	eeb0 0a67 	vmov.f32	s0, s15
 81011d6:	bd80      	pop	{r7, pc}
 81011d8:	1000012a 	.word	0x1000012a
 81011dc:	10000002 	.word	0x10000002

081011e0 <BNO080_getLinAccelX>:

// linear acceleration, i.e. minus gravity

//Return the acceleration component
float BNO080_getLinAccelX()
{
 81011e0:	b580      	push	{r7, lr}
 81011e2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawLinAccelX, linear_accelerometer_Q1);
 81011e4:	4b07      	ldr	r3, [pc, #28]	@ (8101204 <BNO080_getLinAccelX+0x24>)
 81011e6:	881b      	ldrh	r3, [r3, #0]
 81011e8:	b21b      	sxth	r3, r3
 81011ea:	4a07      	ldr	r2, [pc, #28]	@ (8101208 <BNO080_getLinAccelX+0x28>)
 81011ec:	f9b2 2000 	ldrsh.w	r2, [r2]
 81011f0:	b2d2      	uxtb	r2, r2
 81011f2:	4611      	mov	r1, r2
 81011f4:	4618      	mov	r0, r3
 81011f6:	f000 f8b9 	bl	810136c <BNO080_qToFloat>
 81011fa:	eef0 7a40 	vmov.f32	s15, s0
}
 81011fe:	eeb0 0a67 	vmov.f32	s0, s15
 8101202:	bd80      	pop	{r7, pc}
 8101204:	1000012e 	.word	0x1000012e
 8101208:	10000004 	.word	0x10000004

0810120c <BNO080_getLinAccelY>:

//Return the acceleration component
float BNO080_getLinAccelY()
{
 810120c:	b580      	push	{r7, lr}
 810120e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawLinAccelY, linear_accelerometer_Q1);
 8101210:	4b07      	ldr	r3, [pc, #28]	@ (8101230 <BNO080_getLinAccelY+0x24>)
 8101212:	881b      	ldrh	r3, [r3, #0]
 8101214:	b21b      	sxth	r3, r3
 8101216:	4a07      	ldr	r2, [pc, #28]	@ (8101234 <BNO080_getLinAccelY+0x28>)
 8101218:	f9b2 2000 	ldrsh.w	r2, [r2]
 810121c:	b2d2      	uxtb	r2, r2
 810121e:	4611      	mov	r1, r2
 8101220:	4618      	mov	r0, r3
 8101222:	f000 f8a3 	bl	810136c <BNO080_qToFloat>
 8101226:	eef0 7a40 	vmov.f32	s15, s0
}
 810122a:	eeb0 0a67 	vmov.f32	s0, s15
 810122e:	bd80      	pop	{r7, pc}
 8101230:	10000130 	.word	0x10000130
 8101234:	10000004 	.word	0x10000004

08101238 <BNO080_getLinAccelZ>:

//Return the acceleration component
float BNO080_getLinAccelZ()
{
 8101238:	b580      	push	{r7, lr}
 810123a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawLinAccelZ, linear_accelerometer_Q1);
 810123c:	4b07      	ldr	r3, [pc, #28]	@ (810125c <BNO080_getLinAccelZ+0x24>)
 810123e:	881b      	ldrh	r3, [r3, #0]
 8101240:	b21b      	sxth	r3, r3
 8101242:	4a07      	ldr	r2, [pc, #28]	@ (8101260 <BNO080_getLinAccelZ+0x28>)
 8101244:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101248:	b2d2      	uxtb	r2, r2
 810124a:	4611      	mov	r1, r2
 810124c:	4618      	mov	r0, r3
 810124e:	f000 f88d 	bl	810136c <BNO080_qToFloat>
 8101252:	eef0 7a40 	vmov.f32	s15, s0
}
 8101256:	eeb0 0a67 	vmov.f32	s0, s15
 810125a:	bd80      	pop	{r7, pc}
 810125c:	10000132 	.word	0x10000132
 8101260:	10000004 	.word	0x10000004

08101264 <BNO080_getGyroX>:
	return (accelLinAccuracy);
}

//Return the gyro component
float BNO080_getGyroX()
{
 8101264:	b580      	push	{r7, lr}
 8101266:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawGyroX, gyro_Q1);
 8101268:	4b07      	ldr	r3, [pc, #28]	@ (8101288 <BNO080_getGyroX+0x24>)
 810126a:	881b      	ldrh	r3, [r3, #0]
 810126c:	b21b      	sxth	r3, r3
 810126e:	4a07      	ldr	r2, [pc, #28]	@ (810128c <BNO080_getGyroX+0x28>)
 8101270:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101274:	b2d2      	uxtb	r2, r2
 8101276:	4611      	mov	r1, r2
 8101278:	4618      	mov	r0, r3
 810127a:	f000 f877 	bl	810136c <BNO080_qToFloat>
 810127e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101282:	eeb0 0a67 	vmov.f32	s0, s15
 8101286:	bd80      	pop	{r7, pc}
 8101288:	10000136 	.word	0x10000136
 810128c:	10000006 	.word	0x10000006

08101290 <BNO080_getGyroY>:

//Return the gyro component
float BNO080_getGyroY()
{
 8101290:	b580      	push	{r7, lr}
 8101292:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawGyroY, gyro_Q1);
 8101294:	4b07      	ldr	r3, [pc, #28]	@ (81012b4 <BNO080_getGyroY+0x24>)
 8101296:	881b      	ldrh	r3, [r3, #0]
 8101298:	b21b      	sxth	r3, r3
 810129a:	4a07      	ldr	r2, [pc, #28]	@ (81012b8 <BNO080_getGyroY+0x28>)
 810129c:	f9b2 2000 	ldrsh.w	r2, [r2]
 81012a0:	b2d2      	uxtb	r2, r2
 81012a2:	4611      	mov	r1, r2
 81012a4:	4618      	mov	r0, r3
 81012a6:	f000 f861 	bl	810136c <BNO080_qToFloat>
 81012aa:	eef0 7a40 	vmov.f32	s15, s0
}
 81012ae:	eeb0 0a67 	vmov.f32	s0, s15
 81012b2:	bd80      	pop	{r7, pc}
 81012b4:	10000138 	.word	0x10000138
 81012b8:	10000006 	.word	0x10000006

081012bc <BNO080_getGyroZ>:

//Return the gyro component
float BNO080_getGyroZ()
{
 81012bc:	b580      	push	{r7, lr}
 81012be:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawGyroZ, gyro_Q1);
 81012c0:	4b07      	ldr	r3, [pc, #28]	@ (81012e0 <BNO080_getGyroZ+0x24>)
 81012c2:	881b      	ldrh	r3, [r3, #0]
 81012c4:	b21b      	sxth	r3, r3
 81012c6:	4a07      	ldr	r2, [pc, #28]	@ (81012e4 <BNO080_getGyroZ+0x28>)
 81012c8:	f9b2 2000 	ldrsh.w	r2, [r2]
 81012cc:	b2d2      	uxtb	r2, r2
 81012ce:	4611      	mov	r1, r2
 81012d0:	4618      	mov	r0, r3
 81012d2:	f000 f84b 	bl	810136c <BNO080_qToFloat>
 81012d6:	eef0 7a40 	vmov.f32	s15, s0
}
 81012da:	eeb0 0a67 	vmov.f32	s0, s15
 81012de:	bd80      	pop	{r7, pc}
 81012e0:	1000013a 	.word	0x1000013a
 81012e4:	10000006 	.word	0x10000006

081012e8 <BNO080_getMagX>:
	return (gyroAccuracy);
}

//Return the magnetometer component
float BNO080_getMagX()
{
 81012e8:	b580      	push	{r7, lr}
 81012ea:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagX, magnetometer_Q1);
 81012ec:	4b07      	ldr	r3, [pc, #28]	@ (810130c <BNO080_getMagX+0x24>)
 81012ee:	881b      	ldrh	r3, [r3, #0]
 81012f0:	b21b      	sxth	r3, r3
 81012f2:	4a07      	ldr	r2, [pc, #28]	@ (8101310 <BNO080_getMagX+0x28>)
 81012f4:	f9b2 2000 	ldrsh.w	r2, [r2]
 81012f8:	b2d2      	uxtb	r2, r2
 81012fa:	4611      	mov	r1, r2
 81012fc:	4618      	mov	r0, r3
 81012fe:	f000 f835 	bl	810136c <BNO080_qToFloat>
 8101302:	eef0 7a40 	vmov.f32	s15, s0
}
 8101306:	eeb0 0a67 	vmov.f32	s0, s15
 810130a:	bd80      	pop	{r7, pc}
 810130c:	1000013e 	.word	0x1000013e
 8101310:	10000008 	.word	0x10000008

08101314 <BNO080_getMagY>:

//Return the magnetometer component
float BNO080_getMagY()
{
 8101314:	b580      	push	{r7, lr}
 8101316:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagY, magnetometer_Q1);
 8101318:	4b07      	ldr	r3, [pc, #28]	@ (8101338 <BNO080_getMagY+0x24>)
 810131a:	881b      	ldrh	r3, [r3, #0]
 810131c:	b21b      	sxth	r3, r3
 810131e:	4a07      	ldr	r2, [pc, #28]	@ (810133c <BNO080_getMagY+0x28>)
 8101320:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101324:	b2d2      	uxtb	r2, r2
 8101326:	4611      	mov	r1, r2
 8101328:	4618      	mov	r0, r3
 810132a:	f000 f81f 	bl	810136c <BNO080_qToFloat>
 810132e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101332:	eeb0 0a67 	vmov.f32	s0, s15
 8101336:	bd80      	pop	{r7, pc}
 8101338:	10000140 	.word	0x10000140
 810133c:	10000008 	.word	0x10000008

08101340 <BNO080_getMagZ>:

//Return the magnetometer component
float BNO080_getMagZ()
{
 8101340:	b580      	push	{r7, lr}
 8101342:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagZ, magnetometer_Q1);
 8101344:	4b07      	ldr	r3, [pc, #28]	@ (8101364 <BNO080_getMagZ+0x24>)
 8101346:	881b      	ldrh	r3, [r3, #0]
 8101348:	b21b      	sxth	r3, r3
 810134a:	4a07      	ldr	r2, [pc, #28]	@ (8101368 <BNO080_getMagZ+0x28>)
 810134c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101350:	b2d2      	uxtb	r2, r2
 8101352:	4611      	mov	r1, r2
 8101354:	4618      	mov	r0, r3
 8101356:	f000 f809 	bl	810136c <BNO080_qToFloat>
 810135a:	eef0 7a40 	vmov.f32	s15, s0
}
 810135e:	eeb0 0a67 	vmov.f32	s0, s15
 8101362:	bd80      	pop	{r7, pc}
 8101364:	10000142 	.word	0x10000142
 8101368:	10000008 	.word	0x10000008

0810136c <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 810136c:	b580      	push	{r7, lr}
 810136e:	ed2d 8b02 	vpush	{d8}
 8101372:	b082      	sub	sp, #8
 8101374:	af00      	add	r7, sp, #0
 8101376:	4603      	mov	r3, r0
 8101378:	460a      	mov	r2, r1
 810137a:	80fb      	strh	r3, [r7, #6]
 810137c:	4613      	mov	r3, r2
 810137e:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8101380:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101384:	ee07 3a90 	vmov	s15, r3
 8101388:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 810138c:	797b      	ldrb	r3, [r7, #5]
 810138e:	425b      	negs	r3, r3
 8101390:	ee07 3a90 	vmov	s15, r3
 8101394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101398:	eef0 0a67 	vmov.f32	s1, s15
 810139c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 81013a0:	f004 fd2a 	bl	8105df8 <powf>
 81013a4:	eef0 7a40 	vmov.f32	s15, s0
 81013a8:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 81013ac:	eeb0 0a67 	vmov.f32	s0, s15
 81013b0:	3708      	adds	r7, #8
 81013b2:	46bd      	mov	sp, r7
 81013b4:	ecbd 8b02 	vpop	{d8}
 81013b8:	bd80      	pop	{r7, pc}

081013ba <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 81013ba:	b580      	push	{r7, lr}
 81013bc:	b082      	sub	sp, #8
 81013be:	af00      	add	r7, sp, #0
 81013c0:	4603      	mov	r3, r0
 81013c2:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 81013c4:	88fb      	ldrh	r3, [r7, #6]
 81013c6:	2200      	movs	r2, #0
 81013c8:	4619      	mov	r1, r3
 81013ca:	2005      	movs	r0, #5
 81013cc:	f000 f840 	bl	8101450 <BNO080_setFeatureCommand>
}
 81013d0:	bf00      	nop
 81013d2:	3708      	adds	r7, #8
 81013d4:	46bd      	mov	sp, r7
 81013d6:	bd80      	pop	{r7, pc}

081013d8 <BNO080_enableAccelerometer>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the accelerometer
void BNO080_enableAccelerometer(uint16_t timeBetweenReports)
{
 81013d8:	b580      	push	{r7, lr}
 81013da:	b082      	sub	sp, #8
 81013dc:	af00      	add	r7, sp, #0
 81013de:	4603      	mov	r3, r0
 81013e0:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ACCELEROMETER, timeBetweenReports, 0);
 81013e2:	88fb      	ldrh	r3, [r7, #6]
 81013e4:	2200      	movs	r2, #0
 81013e6:	4619      	mov	r1, r3
 81013e8:	2001      	movs	r0, #1
 81013ea:	f000 f831 	bl	8101450 <BNO080_setFeatureCommand>
}
 81013ee:	bf00      	nop
 81013f0:	3708      	adds	r7, #8
 81013f2:	46bd      	mov	sp, r7
 81013f4:	bd80      	pop	{r7, pc}

081013f6 <BNO080_enableLinearAccelerometer>:

//Sends the packet to enable the accelerometer
void BNO080_enableLinearAccelerometer(uint16_t timeBetweenReports)
{
 81013f6:	b580      	push	{r7, lr}
 81013f8:	b082      	sub	sp, #8
 81013fa:	af00      	add	r7, sp, #0
 81013fc:	4603      	mov	r3, r0
 81013fe:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_LINEAR_ACCELERATION, timeBetweenReports, 0);
 8101400:	88fb      	ldrh	r3, [r7, #6]
 8101402:	2200      	movs	r2, #0
 8101404:	4619      	mov	r1, r3
 8101406:	2004      	movs	r0, #4
 8101408:	f000 f822 	bl	8101450 <BNO080_setFeatureCommand>
}
 810140c:	bf00      	nop
 810140e:	3708      	adds	r7, #8
 8101410:	46bd      	mov	sp, r7
 8101412:	bd80      	pop	{r7, pc}

08101414 <BNO080_enableGyro>:

//Sends the packet to enable the gyro
void BNO080_enableGyro(uint16_t timeBetweenReports)
{
 8101414:	b580      	push	{r7, lr}
 8101416:	b082      	sub	sp, #8
 8101418:	af00      	add	r7, sp, #0
 810141a:	4603      	mov	r3, r0
 810141c:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GYROSCOPE, timeBetweenReports, 0);
 810141e:	88fb      	ldrh	r3, [r7, #6]
 8101420:	2200      	movs	r2, #0
 8101422:	4619      	mov	r1, r3
 8101424:	2002      	movs	r0, #2
 8101426:	f000 f813 	bl	8101450 <BNO080_setFeatureCommand>
}
 810142a:	bf00      	nop
 810142c:	3708      	adds	r7, #8
 810142e:	46bd      	mov	sp, r7
 8101430:	bd80      	pop	{r7, pc}

08101432 <BNO080_enableMagnetometer>:

//Sends the packet to enable the magnetometer
void BNO080_enableMagnetometer(uint16_t timeBetweenReports)
{
 8101432:	b580      	push	{r7, lr}
 8101434:	b082      	sub	sp, #8
 8101436:	af00      	add	r7, sp, #0
 8101438:	4603      	mov	r3, r0
 810143a:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_MAGNETIC_FIELD, timeBetweenReports, 0);
 810143c:	88fb      	ldrh	r3, [r7, #6]
 810143e:	2200      	movs	r2, #0
 8101440:	4619      	mov	r1, r3
 8101442:	2003      	movs	r0, #3
 8101444:	f000 f804 	bl	8101450 <BNO080_setFeatureCommand>
}
 8101448:	bf00      	nop
 810144a:	3708      	adds	r7, #8
 810144c:	46bd      	mov	sp, r7
 810144e:	bd80      	pop	{r7, pc}

08101450 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8101450:	b580      	push	{r7, lr}
 8101452:	b084      	sub	sp, #16
 8101454:	af00      	add	r7, sp, #0
 8101456:	4603      	mov	r3, r0
 8101458:	60b9      	str	r1, [r7, #8]
 810145a:	607a      	str	r2, [r7, #4]
 810145c:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 810145e:	4b24      	ldr	r3, [pc, #144]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101460:	22fd      	movs	r2, #253	@ 0xfd
 8101462:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8101464:	4a22      	ldr	r2, [pc, #136]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101466:	7bfb      	ldrb	r3, [r7, #15]
 8101468:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 810146a:	4b21      	ldr	r3, [pc, #132]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 810146c:	2200      	movs	r2, #0
 810146e:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8101470:	4b1f      	ldr	r3, [pc, #124]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101472:	2200      	movs	r2, #0
 8101474:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8101476:	4b1e      	ldr	r3, [pc, #120]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101478:	2200      	movs	r2, #0
 810147a:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 810147c:	68bb      	ldr	r3, [r7, #8]
 810147e:	b2da      	uxtb	r2, r3
 8101480:	4b1b      	ldr	r3, [pc, #108]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101482:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8101484:	68bb      	ldr	r3, [r7, #8]
 8101486:	0a1b      	lsrs	r3, r3, #8
 8101488:	b2da      	uxtb	r2, r3
 810148a:	4b19      	ldr	r3, [pc, #100]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 810148c:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 810148e:	68bb      	ldr	r3, [r7, #8]
 8101490:	0c1b      	lsrs	r3, r3, #16
 8101492:	b2da      	uxtb	r2, r3
 8101494:	4b16      	ldr	r3, [pc, #88]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 8101496:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8101498:	68bb      	ldr	r3, [r7, #8]
 810149a:	0e1b      	lsrs	r3, r3, #24
 810149c:	b2da      	uxtb	r2, r3
 810149e:	4b14      	ldr	r3, [pc, #80]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014a0:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 81014a2:	4b13      	ldr	r3, [pc, #76]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014a4:	2200      	movs	r2, #0
 81014a6:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 81014a8:	4b11      	ldr	r3, [pc, #68]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014aa:	2200      	movs	r2, #0
 81014ac:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 81014ae:	4b10      	ldr	r3, [pc, #64]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014b0:	2200      	movs	r2, #0
 81014b2:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 81014b4:	4b0e      	ldr	r3, [pc, #56]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014b6:	2200      	movs	r2, #0
 81014b8:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 81014ba:	687b      	ldr	r3, [r7, #4]
 81014bc:	b2da      	uxtb	r2, r3
 81014be:	4b0c      	ldr	r3, [pc, #48]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014c0:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 81014c2:	687b      	ldr	r3, [r7, #4]
 81014c4:	0a1b      	lsrs	r3, r3, #8
 81014c6:	b2da      	uxtb	r2, r3
 81014c8:	4b09      	ldr	r3, [pc, #36]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014ca:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 81014cc:	687b      	ldr	r3, [r7, #4]
 81014ce:	0c1b      	lsrs	r3, r3, #16
 81014d0:	b2da      	uxtb	r2, r3
 81014d2:	4b07      	ldr	r3, [pc, #28]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014d4:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 81014d6:	687b      	ldr	r3, [r7, #4]
 81014d8:	0e1b      	lsrs	r3, r3, #24
 81014da:	b2da      	uxtb	r2, r3
 81014dc:	4b04      	ldr	r3, [pc, #16]	@ (81014f0 <BNO080_setFeatureCommand+0xa0>)
 81014de:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 81014e0:	2111      	movs	r1, #17
 81014e2:	2002      	movs	r0, #2
 81014e4:	f000 f894 	bl	8101610 <BNO080_sendPacket>
}
 81014e8:	bf00      	nop
 81014ea:	3710      	adds	r7, #16
 81014ec:	46bd      	mov	sp, r7
 81014ee:	bd80      	pop	{r7, pc}
 81014f0:	100000a0 	.word	0x100000a0

081014f4 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 81014f4:	b580      	push	{r7, lr}
 81014f6:	b082      	sub	sp, #8
 81014f8:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 81014fa:	2300      	movs	r3, #0
 81014fc:	607b      	str	r3, [r7, #4]
 81014fe:	e00c      	b.n	810151a <BNO080_waitForSPI+0x26>
	{
		if (HAL_GPIO_ReadPin(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8101500:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8101504:	4809      	ldr	r0, [pc, #36]	@ (810152c <BNO080_waitForSPI+0x38>)
 8101506:	f001 fb97 	bl	8102c38 <HAL_GPIO_ReadPin>
 810150a:	4603      	mov	r3, r0
 810150c:	2b00      	cmp	r3, #0
 810150e:	d101      	bne.n	8101514 <BNO080_waitForSPI+0x20>
		{
//			printf("\nData available\n");
			return (1);
 8101510:	2301      	movs	r3, #1
 8101512:	e007      	b.n	8101524 <BNO080_waitForSPI+0x30>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8101514:	687b      	ldr	r3, [r7, #4]
 8101516:	3301      	adds	r3, #1
 8101518:	607b      	str	r3, [r7, #4]
 810151a:	687b      	ldr	r3, [r7, #4]
 810151c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8101520:	d1ee      	bne.n	8101500 <BNO080_waitForSPI+0xc>
		}
//		printf("SPI Wait %d\n", counter);
	}
//	printf("\nData not available\n");
	return (0);
 8101522:	2300      	movs	r3, #0
}
 8101524:	4618      	mov	r0, r3
 8101526:	3708      	adds	r7, #8
 8101528:	46bd      	mov	sp, r7
 810152a:	bd80      	pop	{r7, pc}
 810152c:	58021800 	.word	0x58021800

08101530 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8101530:	b580      	push	{r7, lr}
 8101532:	b084      	sub	sp, #16
 8101534:	af00      	add	r7, sp, #0
	uint8_t incoming;
	if (HAL_GPIO_ReadPin(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8101536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810153a:	4831      	ldr	r0, [pc, #196]	@ (8101600 <BNO080_receivePacket+0xd0>)
 810153c:	f001 fb7c 	bl	8102c38 <HAL_GPIO_ReadPin>
 8101540:	4603      	mov	r3, r0
 8101542:	2b01      	cmp	r3, #1
 8101544:	d101      	bne.n	810154a <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8101546:	2300      	movs	r3, #0
 8101548:	e056      	b.n	81015f8 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080); // Todo
 810154a:	2200      	movs	r2, #0
 810154c:	2120      	movs	r1, #32
 810154e:	482d      	ldr	r0, [pc, #180]	@ (8101604 <BNO080_receivePacket+0xd4>)
 8101550:	f001 fb8a 	bl	8102c68 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin, GPIO_PIN_RESET);

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8101554:	2000      	movs	r0, #0
 8101556:	f7ff fbd7 	bl	8100d08 <SPI2_SendByte>
 810155a:	4603      	mov	r3, r0
 810155c:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 810155e:	2000      	movs	r0, #0
 8101560:	f7ff fbd2 	bl	8100d08 <SPI2_SendByte>
 8101564:	4603      	mov	r3, r0
 8101566:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8101568:	2000      	movs	r0, #0
 810156a:	f7ff fbcd 	bl	8100d08 <SPI2_SendByte>
 810156e:	4603      	mov	r3, r0
 8101570:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8101572:	2000      	movs	r0, #0
 8101574:	f7ff fbc8 	bl	8100d08 <SPI2_SendByte>
 8101578:	4603      	mov	r3, r0
 810157a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 810157c:	4a22      	ldr	r2, [pc, #136]	@ (8101608 <BNO080_receivePacket+0xd8>)
 810157e:	7b7b      	ldrb	r3, [r7, #13]
 8101580:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8101582:	4a21      	ldr	r2, [pc, #132]	@ (8101608 <BNO080_receivePacket+0xd8>)
 8101584:	7b3b      	ldrb	r3, [r7, #12]
 8101586:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8101588:	4a1f      	ldr	r2, [pc, #124]	@ (8101608 <BNO080_receivePacket+0xd8>)
 810158a:	7afb      	ldrb	r3, [r7, #11]
 810158c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 810158e:	4a1e      	ldr	r2, [pc, #120]	@ (8101608 <BNO080_receivePacket+0xd8>)
 8101590:	7abb      	ldrb	r3, [r7, #10]
 8101592:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8101594:	7b3b      	ldrb	r3, [r7, #12]
 8101596:	021b      	lsls	r3, r3, #8
 8101598:	b21a      	sxth	r2, r3
 810159a:	7b7b      	ldrb	r3, [r7, #13]
 810159c:	b21b      	sxth	r3, r3
 810159e:	4313      	orrs	r3, r2
 81015a0:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 81015a2:	893b      	ldrh	r3, [r7, #8]
 81015a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 81015a8:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	// catch this as an error and exit
	if (dataLength == 0)
 81015aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 81015ae:	2b00      	cmp	r3, #0
 81015b0:	d101      	bne.n	81015b6 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 81015b2:	2300      	movs	r3, #0
 81015b4:	e020      	b.n	81015f8 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 81015b6:	893b      	ldrh	r3, [r7, #8]
 81015b8:	3b04      	subs	r3, #4
 81015ba:	b29b      	uxth	r3, r3
 81015bc:	813b      	strh	r3, [r7, #8]

//	printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 81015be:	2300      	movs	r3, #0
 81015c0:	81fb      	strh	r3, [r7, #14]
 81015c2:	e00e      	b.n	81015e2 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 81015c4:	20ff      	movs	r0, #255	@ 0xff
 81015c6:	f7ff fb9f 	bl	8100d08 <SPI2_SendByte>
 81015ca:	4603      	mov	r3, r0
 81015cc:	71fb      	strb	r3, [r7, #7]
//		printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 81015ce:	89fb      	ldrh	r3, [r7, #14]
 81015d0:	2b7f      	cmp	r3, #127	@ 0x7f
 81015d2:	d803      	bhi.n	81015dc <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 81015d4:	89fb      	ldrh	r3, [r7, #14]
 81015d6:	490d      	ldr	r1, [pc, #52]	@ (810160c <BNO080_receivePacket+0xdc>)
 81015d8:	79fa      	ldrb	r2, [r7, #7]
 81015da:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 81015dc:	89fb      	ldrh	r3, [r7, #14]
 81015de:	3301      	adds	r3, #1
 81015e0:	81fb      	strh	r3, [r7, #14]
 81015e2:	89fa      	ldrh	r2, [r7, #14]
 81015e4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 81015e8:	429a      	cmp	r2, r3
 81015ea:	dbeb      	blt.n	81015c4 <BNO080_receivePacket+0x94>
	}
//	printf("\n");

	CHIP_DESELECT(BNO080); // Todo Release BNO080
 81015ec:	2201      	movs	r2, #1
 81015ee:	2120      	movs	r1, #32
 81015f0:	4804      	ldr	r0, [pc, #16]	@ (8101604 <BNO080_receivePacket+0xd4>)
 81015f2:	f001 fb39 	bl	8102c68 <HAL_GPIO_WritePin>
	return (1); //We're done!
 81015f6:	2301      	movs	r3, #1
}
 81015f8:	4618      	mov	r0, r3
 81015fa:	3710      	adds	r7, #16
 81015fc:	46bd      	mov	sp, r7
 81015fe:	bd80      	pop	{r7, pc}
 8101600:	58021800 	.word	0x58021800
 8101604:	58020400 	.word	0x58020400
 8101608:	1000009c 	.word	0x1000009c
 810160c:	100000a0 	.word	0x100000a0

08101610 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
// - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8101610:	b580      	push	{r7, lr}
 8101612:	b084      	sub	sp, #16
 8101614:	af00      	add	r7, sp, #0
 8101616:	4603      	mov	r3, r0
 8101618:	460a      	mov	r2, r1
 810161a:	71fb      	strb	r3, [r7, #7]
 810161c:	4613      	mov	r3, r2
 810161e:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8101620:	79bb      	ldrb	r3, [r7, #6]
 8101622:	3304      	adds	r3, #4
 8101624:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8101626:	f7ff ff65 	bl	81014f4 <BNO080_waitForSPI>
 810162a:	4603      	mov	r3, r0
 810162c:	2b00      	cmp	r3, #0
 810162e:	d101      	bne.n	8101634 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8101630:	2300      	movs	r3, #0
 8101632:	e032      	b.n	810169a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080); // Todo
 8101634:	2200      	movs	r2, #0
 8101636:	2120      	movs	r1, #32
 8101638:	481a      	ldr	r0, [pc, #104]	@ (81016a4 <BNO080_sendPacket+0x94>)
 810163a:	f001 fb15 	bl	8102c68 <HAL_GPIO_WritePin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 810163e:	7bbb      	ldrb	r3, [r7, #14]
 8101640:	4618      	mov	r0, r3
 8101642:	f7ff fb61 	bl	8100d08 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8101646:	7bbb      	ldrb	r3, [r7, #14]
 8101648:	121b      	asrs	r3, r3, #8
 810164a:	b2db      	uxtb	r3, r3
 810164c:	4618      	mov	r0, r3
 810164e:	f7ff fb5b 	bl	8100d08 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8101652:	79fb      	ldrb	r3, [r7, #7]
 8101654:	4618      	mov	r0, r3
 8101656:	f7ff fb57 	bl	8100d08 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 810165a:	79fb      	ldrb	r3, [r7, #7]
 810165c:	4a12      	ldr	r2, [pc, #72]	@ (81016a8 <BNO080_sendPacket+0x98>)
 810165e:	5cd2      	ldrb	r2, [r2, r3]
 8101660:	1c51      	adds	r1, r2, #1
 8101662:	b2c8      	uxtb	r0, r1
 8101664:	4910      	ldr	r1, [pc, #64]	@ (81016a8 <BNO080_sendPacket+0x98>)
 8101666:	54c8      	strb	r0, [r1, r3]
 8101668:	4610      	mov	r0, r2
 810166a:	f7ff fb4d 	bl	8100d08 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 810166e:	2300      	movs	r3, #0
 8101670:	73fb      	strb	r3, [r7, #15]
 8101672:	e008      	b.n	8101686 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8101674:	7bfb      	ldrb	r3, [r7, #15]
 8101676:	4a0d      	ldr	r2, [pc, #52]	@ (81016ac <BNO080_sendPacket+0x9c>)
 8101678:	5cd3      	ldrb	r3, [r2, r3]
 810167a:	4618      	mov	r0, r3
 810167c:	f7ff fb44 	bl	8100d08 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8101680:	7bfb      	ldrb	r3, [r7, #15]
 8101682:	3301      	adds	r3, #1
 8101684:	73fb      	strb	r3, [r7, #15]
 8101686:	7bfa      	ldrb	r2, [r7, #15]
 8101688:	79bb      	ldrb	r3, [r7, #6]
 810168a:	429a      	cmp	r2, r3
 810168c:	d3f2      	bcc.n	8101674 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080); // Todo
 810168e:	2201      	movs	r2, #1
 8101690:	2120      	movs	r1, #32
 8101692:	4804      	ldr	r0, [pc, #16]	@ (81016a4 <BNO080_sendPacket+0x94>)
 8101694:	f001 fae8 	bl	8102c68 <HAL_GPIO_WritePin>

	return (1);
 8101698:	2301      	movs	r3, #1
}
 810169a:	4618      	mov	r0, r3
 810169c:	3710      	adds	r7, #16
 810169e:	46bd      	mov	sp, r7
 81016a0:	bd80      	pop	{r7, pc}
 81016a2:	bf00      	nop
 81016a4:	58020400 	.word	0x58020400
 81016a8:	10000120 	.word	0x10000120
 81016ac:	100000a0 	.word	0x100000a0

081016b0 <getRoll>:

float getRoll(uint8_t unit){
 81016b0:	b5b0      	push	{r4, r5, r7, lr}
 81016b2:	b08c      	sub	sp, #48	@ 0x30
 81016b4:	af00      	add	r7, sp, #0
 81016b6:	4603      	mov	r3, r0
 81016b8:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO080_getQuatI();
 81016ba:	f7ff fcf7 	bl	81010ac <BNO080_getQuatI>
 81016be:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float dqy = BNO080_getQuatJ();
 81016c2:	f7ff fd09 	bl	81010d8 <BNO080_getQuatJ>
 81016c6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	float dqz = BNO080_getQuatK();
 81016ca:	f7ff fd1b 	bl	8101104 <BNO080_getQuatK>
 81016ce:	ed87 0a08 	vstr	s0, [r7, #32]
	float dqw = BNO080_getQuatReal();
 81016d2:	f7ff fd2d 	bl	8101130 <BNO080_getQuatReal>
 81016d6:	ed87 0a07 	vstr	s0, [r7, #28]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 81016da:	edd7 7a07 	vldr	s15, [r7, #28]
 81016de:	ee27 7aa7 	vmul.f32	s14, s15, s15
 81016e2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 81016e6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81016ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 81016ee:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 81016f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81016f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 81016fa:	edd7 7a08 	vldr	s15, [r7, #32]
 81016fe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101706:	ee17 0a90 	vmov	r0, s15
 810170a:	f7fe ff49 	bl	81005a0 <__aeabi_f2d>
 810170e:	4602      	mov	r2, r0
 8101710:	460b      	mov	r3, r1
 8101712:	ec43 2b10 	vmov	d0, r2, r3
 8101716:	f004 fb3b 	bl	8105d90 <sqrt>
 810171a:	ec53 2b10 	vmov	r2, r3, d0
 810171e:	4610      	mov	r0, r2
 8101720:	4619      	mov	r1, r3
 8101722:	f7ff fa45 	bl	8100bb0 <__aeabi_d2f>
 8101726:	4603      	mov	r3, r0
 8101728:	61bb      	str	r3, [r7, #24]


	dqx = dqx / norm; //x
 810172a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 810172e:	ed97 7a06 	vldr	s14, [r7, #24]
 8101732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101736:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	dqy = dqy / norm; //y
 810173a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 810173e:	ed97 7a06 	vldr	s14, [r7, #24]
 8101742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101746:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	dqz = dqz / norm; //z
 810174a:	edd7 6a08 	vldr	s13, [r7, #32]
 810174e:	ed97 7a06 	vldr	s14, [r7, #24]
 8101752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101756:	edc7 7a08 	vstr	s15, [r7, #32]
	dqw = dqw / norm; //w
 810175a:	edd7 6a07 	vldr	s13, [r7, #28]
 810175e:	ed97 7a06 	vldr	s14, [r7, #24]
 8101762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101766:	edc7 7a07 	vstr	s15, [r7, #28]

	float ysqr = dqy * dqy;
 810176a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 810176e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101772:	edc7 7a05 	vstr	s15, [r7, #20]
	float t0 = +2.0 * (dqw * dqx + dqy * dqz);
 8101776:	ed97 7a07 	vldr	s14, [r7, #28]
 810177a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 810177e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8101782:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8101786:	edd7 7a08 	vldr	s15, [r7, #32]
 810178a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810178e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101792:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8101796:	edc7 7a04 	vstr	s15, [r7, #16]
	float t1 = +1.0 - 2.0 * (dqx * dqx + ysqr);
 810179a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 810179e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 81017a2:	edd7 7a05 	vldr	s15, [r7, #20]
 81017a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 81017aa:	ee17 0a90 	vmov	r0, s15
 81017ae:	f7fe fef7 	bl	81005a0 <__aeabi_f2d>
 81017b2:	4602      	mov	r2, r0
 81017b4:	460b      	mov	r3, r1
 81017b6:	f7fe fd95 	bl	81002e4 <__adddf3>
 81017ba:	4602      	mov	r2, r0
 81017bc:	460b      	mov	r3, r1
 81017be:	f04f 0000 	mov.w	r0, #0
 81017c2:	4925      	ldr	r1, [pc, #148]	@ (8101858 <getRoll+0x1a8>)
 81017c4:	f7fe fd8c 	bl	81002e0 <__aeabi_dsub>
 81017c8:	4602      	mov	r2, r0
 81017ca:	460b      	mov	r3, r1
 81017cc:	4610      	mov	r0, r2
 81017ce:	4619      	mov	r1, r3
 81017d0:	f7ff f9ee 	bl	8100bb0 <__aeabi_d2f>
 81017d4:	4603      	mov	r3, r0
 81017d6:	60fb      	str	r3, [r7, #12]
	float roll = atan2(t0, t1);
 81017d8:	6938      	ldr	r0, [r7, #16]
 81017da:	f7fe fee1 	bl	81005a0 <__aeabi_f2d>
 81017de:	4604      	mov	r4, r0
 81017e0:	460d      	mov	r5, r1
 81017e2:	68f8      	ldr	r0, [r7, #12]
 81017e4:	f7fe fedc 	bl	81005a0 <__aeabi_f2d>
 81017e8:	4602      	mov	r2, r0
 81017ea:	460b      	mov	r3, r1
 81017ec:	ec43 2b11 	vmov	d1, r2, r3
 81017f0:	ec45 4b10 	vmov	d0, r4, r5
 81017f4:	f004 faca 	bl	8105d8c <atan2>
 81017f8:	ec53 2b10 	vmov	r2, r3, d0
 81017fc:	4610      	mov	r0, r2
 81017fe:	4619      	mov	r1, r3
 8101800:	f7ff f9d6 	bl	8100bb0 <__aeabi_d2f>
 8101804:	4603      	mov	r3, r0
 8101806:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(unit == 1){
 8101808:	79fb      	ldrb	r3, [r7, #7]
 810180a:	2b01      	cmp	r3, #1
 810180c:	d118      	bne.n	8101840 <getRoll+0x190>
		roll = roll * 180.0 / M_PI;
 810180e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8101810:	f7fe fec6 	bl	81005a0 <__aeabi_f2d>
 8101814:	f04f 0200 	mov.w	r2, #0
 8101818:	4b10      	ldr	r3, [pc, #64]	@ (810185c <getRoll+0x1ac>)
 810181a:	f7fe ff19 	bl	8100650 <__aeabi_dmul>
 810181e:	4602      	mov	r2, r0
 8101820:	460b      	mov	r3, r1
 8101822:	4610      	mov	r0, r2
 8101824:	4619      	mov	r1, r3
 8101826:	a30a      	add	r3, pc, #40	@ (adr r3, 8101850 <getRoll+0x1a0>)
 8101828:	e9d3 2300 	ldrd	r2, r3, [r3]
 810182c:	f7ff f83a 	bl	81008a4 <__aeabi_ddiv>
 8101830:	4602      	mov	r2, r0
 8101832:	460b      	mov	r3, r1
 8101834:	4610      	mov	r0, r2
 8101836:	4619      	mov	r1, r3
 8101838:	f7ff f9ba 	bl	8100bb0 <__aeabi_d2f>
 810183c:	4603      	mov	r3, r0
 810183e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	return (roll);
 8101840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101842:	ee07 3a90 	vmov	s15, r3
}
 8101846:	eeb0 0a67 	vmov.f32	s0, s15
 810184a:	3730      	adds	r7, #48	@ 0x30
 810184c:	46bd      	mov	sp, r7
 810184e:	bdb0      	pop	{r4, r5, r7, pc}
 8101850:	54442d18 	.word	0x54442d18
 8101854:	400921fb 	.word	0x400921fb
 8101858:	3ff00000 	.word	0x3ff00000
 810185c:	40668000 	.word	0x40668000

08101860 <getPitch>:

float getPitch(uint8_t unit){
 8101860:	b580      	push	{r7, lr}
 8101862:	b08a      	sub	sp, #40	@ 0x28
 8101864:	af00      	add	r7, sp, #0
 8101866:	4603      	mov	r3, r0
 8101868:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO080_getQuatI();
 810186a:	f7ff fc1f 	bl	81010ac <BNO080_getQuatI>
 810186e:	ed87 0a07 	vstr	s0, [r7, #28]
	float dqy = BNO080_getQuatJ();
 8101872:	f7ff fc31 	bl	81010d8 <BNO080_getQuatJ>
 8101876:	ed87 0a06 	vstr	s0, [r7, #24]
	float dqz = BNO080_getQuatK();
 810187a:	f7ff fc43 	bl	8101104 <BNO080_getQuatK>
 810187e:	ed87 0a05 	vstr	s0, [r7, #20]
	float dqw = BNO080_getQuatReal();
 8101882:	f7ff fc55 	bl	8101130 <BNO080_getQuatReal>
 8101886:	ed87 0a04 	vstr	s0, [r7, #16]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 810188a:	edd7 7a04 	vldr	s15, [r7, #16]
 810188e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8101892:	edd7 7a07 	vldr	s15, [r7, #28]
 8101896:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810189a:	ee37 7a27 	vadd.f32	s14, s14, s15
 810189e:	edd7 7a06 	vldr	s15, [r7, #24]
 81018a2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81018a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 81018aa:	edd7 7a05 	vldr	s15, [r7, #20]
 81018ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81018b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 81018b6:	ee17 0a90 	vmov	r0, s15
 81018ba:	f7fe fe71 	bl	81005a0 <__aeabi_f2d>
 81018be:	4602      	mov	r2, r0
 81018c0:	460b      	mov	r3, r1
 81018c2:	ec43 2b10 	vmov	d0, r2, r3
 81018c6:	f004 fa63 	bl	8105d90 <sqrt>
 81018ca:	ec53 2b10 	vmov	r2, r3, d0
 81018ce:	4610      	mov	r0, r2
 81018d0:	4619      	mov	r1, r3
 81018d2:	f7ff f96d 	bl	8100bb0 <__aeabi_d2f>
 81018d6:	4603      	mov	r3, r0
 81018d8:	60fb      	str	r3, [r7, #12]


	dqx = dqx / norm; //x
 81018da:	edd7 6a07 	vldr	s13, [r7, #28]
 81018de:	ed97 7a03 	vldr	s14, [r7, #12]
 81018e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81018e6:	edc7 7a07 	vstr	s15, [r7, #28]
	dqy = dqy / norm; //y
 81018ea:	edd7 6a06 	vldr	s13, [r7, #24]
 81018ee:	ed97 7a03 	vldr	s14, [r7, #12]
 81018f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81018f6:	edc7 7a06 	vstr	s15, [r7, #24]
	dqz = dqz / norm; //z
 81018fa:	edd7 6a05 	vldr	s13, [r7, #20]
 81018fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8101902:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101906:	edc7 7a05 	vstr	s15, [r7, #20]
	dqw = dqw / norm; //w
 810190a:	edd7 6a04 	vldr	s13, [r7, #16]
 810190e:	ed97 7a03 	vldr	s14, [r7, #12]
 8101912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101916:	edc7 7a04 	vstr	s15, [r7, #16]
//
//	if(unit == 1){
//		pitch = pitch * 180.0 / M_PI;
//	}
	// Calculate pitch (y-axis rotation)
	float t2 = +2.0 * (dqw * dqy - dqz * dqx);
 810191a:	ed97 7a04 	vldr	s14, [r7, #16]
 810191e:	edd7 7a06 	vldr	s15, [r7, #24]
 8101922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8101926:	edd7 6a05 	vldr	s13, [r7, #20]
 810192a:	edd7 7a07 	vldr	s15, [r7, #28]
 810192e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101932:	ee77 7a67 	vsub.f32	s15, s14, s15
 8101936:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810193a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Clamp t2 to stay within the asin range
	if (t2 > 1.0) t2 = 1.0;
 810193e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8101942:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8101946:	eef4 7ac7 	vcmpe.f32	s15, s14
 810194a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810194e:	dd02      	ble.n	8101956 <getPitch+0xf6>
 8101950:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8101954:	627b      	str	r3, [r7, #36]	@ 0x24
	if (t2 < -1.0) t2 = -1.0;
 8101956:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 810195a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 810195e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8101962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101966:	d501      	bpl.n	810196c <getPitch+0x10c>
 8101968:	4b1d      	ldr	r3, [pc, #116]	@ (81019e0 <getPitch+0x180>)
 810196a:	627b      	str	r3, [r7, #36]	@ 0x24

	// Calculate pitch
	float pitch = asin(t2);
 810196c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 810196e:	f7fe fe17 	bl	81005a0 <__aeabi_f2d>
 8101972:	4602      	mov	r2, r0
 8101974:	460b      	mov	r3, r1
 8101976:	ec43 2b10 	vmov	d0, r2, r3
 810197a:	f004 f9d3 	bl	8105d24 <asin>
 810197e:	ec53 2b10 	vmov	r2, r3, d0
 8101982:	4610      	mov	r0, r2
 8101984:	4619      	mov	r1, r3
 8101986:	f7ff f913 	bl	8100bb0 <__aeabi_d2f>
 810198a:	4603      	mov	r3, r0
 810198c:	623b      	str	r3, [r7, #32]

	// Convert pitch to degrees if unit is set to 1
	if (unit == 1) {
 810198e:	79fb      	ldrb	r3, [r7, #7]
 8101990:	2b01      	cmp	r3, #1
 8101992:	d118      	bne.n	81019c6 <getPitch+0x166>
		pitch = pitch * 180.0 / M_PI;
 8101994:	6a38      	ldr	r0, [r7, #32]
 8101996:	f7fe fe03 	bl	81005a0 <__aeabi_f2d>
 810199a:	f04f 0200 	mov.w	r2, #0
 810199e:	4b11      	ldr	r3, [pc, #68]	@ (81019e4 <getPitch+0x184>)
 81019a0:	f7fe fe56 	bl	8100650 <__aeabi_dmul>
 81019a4:	4602      	mov	r2, r0
 81019a6:	460b      	mov	r3, r1
 81019a8:	4610      	mov	r0, r2
 81019aa:	4619      	mov	r1, r3
 81019ac:	a30a      	add	r3, pc, #40	@ (adr r3, 81019d8 <getPitch+0x178>)
 81019ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81019b2:	f7fe ff77 	bl	81008a4 <__aeabi_ddiv>
 81019b6:	4602      	mov	r2, r0
 81019b8:	460b      	mov	r3, r1
 81019ba:	4610      	mov	r0, r2
 81019bc:	4619      	mov	r1, r3
 81019be:	f7ff f8f7 	bl	8100bb0 <__aeabi_d2f>
 81019c2:	4603      	mov	r3, r0
 81019c4:	623b      	str	r3, [r7, #32]
	}

	return (pitch);
 81019c6:	6a3b      	ldr	r3, [r7, #32]
 81019c8:	ee07 3a90 	vmov	s15, r3
}
 81019cc:	eeb0 0a67 	vmov.f32	s0, s15
 81019d0:	3728      	adds	r7, #40	@ 0x28
 81019d2:	46bd      	mov	sp, r7
 81019d4:	bd80      	pop	{r7, pc}
 81019d6:	bf00      	nop
 81019d8:	54442d18 	.word	0x54442d18
 81019dc:	400921fb 	.word	0x400921fb
 81019e0:	bf800000 	.word	0xbf800000
 81019e4:	40668000 	.word	0x40668000

081019e8 <getYaw>:

float getYaw(uint8_t unit){
 81019e8:	b5b0      	push	{r4, r5, r7, lr}
 81019ea:	b08c      	sub	sp, #48	@ 0x30
 81019ec:	af00      	add	r7, sp, #0
 81019ee:	4603      	mov	r3, r0
 81019f0:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO080_getQuatI();
 81019f2:	f7ff fb5b 	bl	81010ac <BNO080_getQuatI>
 81019f6:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float dqy = BNO080_getQuatJ();
 81019fa:	f7ff fb6d 	bl	81010d8 <BNO080_getQuatJ>
 81019fe:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	float dqz = BNO080_getQuatK();
 8101a02:	f7ff fb7f 	bl	8101104 <BNO080_getQuatK>
 8101a06:	ed87 0a08 	vstr	s0, [r7, #32]
	float dqw = BNO080_getQuatReal();
 8101a0a:	f7ff fb91 	bl	8101130 <BNO080_getQuatReal>
 8101a0e:	ed87 0a07 	vstr	s0, [r7, #28]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 8101a12:	edd7 7a07 	vldr	s15, [r7, #28]
 8101a16:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8101a1a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8101a1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101a22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8101a26:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8101a2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101a2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8101a32:	edd7 7a08 	vldr	s15, [r7, #32]
 8101a36:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101a3e:	ee17 0a90 	vmov	r0, s15
 8101a42:	f7fe fdad 	bl	81005a0 <__aeabi_f2d>
 8101a46:	4602      	mov	r2, r0
 8101a48:	460b      	mov	r3, r1
 8101a4a:	ec43 2b10 	vmov	d0, r2, r3
 8101a4e:	f004 f99f 	bl	8105d90 <sqrt>
 8101a52:	ec53 2b10 	vmov	r2, r3, d0
 8101a56:	4610      	mov	r0, r2
 8101a58:	4619      	mov	r1, r3
 8101a5a:	f7ff f8a9 	bl	8100bb0 <__aeabi_d2f>
 8101a5e:	4603      	mov	r3, r0
 8101a60:	61bb      	str	r3, [r7, #24]


	dqx = dqx / norm; //x
 8101a62:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8101a66:	ed97 7a06 	vldr	s14, [r7, #24]
 8101a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101a6e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	dqy = dqy / norm; //y
 8101a72:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8101a76:	ed97 7a06 	vldr	s14, [r7, #24]
 8101a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101a7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	dqz = dqz / norm; //z
 8101a82:	edd7 6a08 	vldr	s13, [r7, #32]
 8101a86:	ed97 7a06 	vldr	s14, [r7, #24]
 8101a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101a8e:	edc7 7a08 	vstr	s15, [r7, #32]
	dqw = dqw / norm; //w
 8101a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8101a96:	ed97 7a06 	vldr	s14, [r7, #24]
 8101a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101a9e:	edc7 7a07 	vstr	s15, [r7, #28]

	float ysqr = dqy * dqy;
 8101aa2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8101aa6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101aaa:	edc7 7a05 	vstr	s15, [r7, #20]

	// yaw (z-axis rotation)
	float t3 = +2.0 * (dqw * dqz + dqx * dqy);
 8101aae:	ed97 7a07 	vldr	s14, [r7, #28]
 8101ab2:	edd7 7a08 	vldr	s15, [r7, #32]
 8101ab6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8101aba:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8101abe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8101ac2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101aca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8101ace:	edc7 7a04 	vstr	s15, [r7, #16]
	float t4 = +1.0 - 2.0 * (ysqr + dqz * dqz);
 8101ad2:	edd7 7a08 	vldr	s15, [r7, #32]
 8101ad6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8101ada:	edd7 7a05 	vldr	s15, [r7, #20]
 8101ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101ae2:	ee17 0a90 	vmov	r0, s15
 8101ae6:	f7fe fd5b 	bl	81005a0 <__aeabi_f2d>
 8101aea:	4602      	mov	r2, r0
 8101aec:	460b      	mov	r3, r1
 8101aee:	f7fe fbf9 	bl	81002e4 <__adddf3>
 8101af2:	4602      	mov	r2, r0
 8101af4:	460b      	mov	r3, r1
 8101af6:	f04f 0000 	mov.w	r0, #0
 8101afa:	4925      	ldr	r1, [pc, #148]	@ (8101b90 <getYaw+0x1a8>)
 8101afc:	f7fe fbf0 	bl	81002e0 <__aeabi_dsub>
 8101b00:	4602      	mov	r2, r0
 8101b02:	460b      	mov	r3, r1
 8101b04:	4610      	mov	r0, r2
 8101b06:	4619      	mov	r1, r3
 8101b08:	f7ff f852 	bl	8100bb0 <__aeabi_d2f>
 8101b0c:	4603      	mov	r3, r0
 8101b0e:	60fb      	str	r3, [r7, #12]
	float yaw = atan2(t3, t4);
 8101b10:	6938      	ldr	r0, [r7, #16]
 8101b12:	f7fe fd45 	bl	81005a0 <__aeabi_f2d>
 8101b16:	4604      	mov	r4, r0
 8101b18:	460d      	mov	r5, r1
 8101b1a:	68f8      	ldr	r0, [r7, #12]
 8101b1c:	f7fe fd40 	bl	81005a0 <__aeabi_f2d>
 8101b20:	4602      	mov	r2, r0
 8101b22:	460b      	mov	r3, r1
 8101b24:	ec43 2b11 	vmov	d1, r2, r3
 8101b28:	ec45 4b10 	vmov	d0, r4, r5
 8101b2c:	f004 f92e 	bl	8105d8c <atan2>
 8101b30:	ec53 2b10 	vmov	r2, r3, d0
 8101b34:	4610      	mov	r0, r2
 8101b36:	4619      	mov	r1, r3
 8101b38:	f7ff f83a 	bl	8100bb0 <__aeabi_d2f>
 8101b3c:	4603      	mov	r3, r0
 8101b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(unit == 1){
 8101b40:	79fb      	ldrb	r3, [r7, #7]
 8101b42:	2b01      	cmp	r3, #1
 8101b44:	d118      	bne.n	8101b78 <getYaw+0x190>
			yaw = yaw * 180.0 / M_PI;
 8101b46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8101b48:	f7fe fd2a 	bl	81005a0 <__aeabi_f2d>
 8101b4c:	f04f 0200 	mov.w	r2, #0
 8101b50:	4b10      	ldr	r3, [pc, #64]	@ (8101b94 <getYaw+0x1ac>)
 8101b52:	f7fe fd7d 	bl	8100650 <__aeabi_dmul>
 8101b56:	4602      	mov	r2, r0
 8101b58:	460b      	mov	r3, r1
 8101b5a:	4610      	mov	r0, r2
 8101b5c:	4619      	mov	r1, r3
 8101b5e:	a30a      	add	r3, pc, #40	@ (adr r3, 8101b88 <getYaw+0x1a0>)
 8101b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101b64:	f7fe fe9e 	bl	81008a4 <__aeabi_ddiv>
 8101b68:	4602      	mov	r2, r0
 8101b6a:	460b      	mov	r3, r1
 8101b6c:	4610      	mov	r0, r2
 8101b6e:	4619      	mov	r1, r3
 8101b70:	f7ff f81e 	bl	8100bb0 <__aeabi_d2f>
 8101b74:	4603      	mov	r3, r0
 8101b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

	return (yaw);
 8101b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8101b7a:	ee07 3a90 	vmov	s15, r3
}
 8101b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8101b82:	3730      	adds	r7, #48	@ 0x30
 8101b84:	46bd      	mov	sp, r7
 8101b86:	bdb0      	pop	{r4, r5, r7, pc}
 8101b88:	54442d18 	.word	0x54442d18
 8101b8c:	400921fb 	.word	0x400921fb
 8101b90:	3ff00000 	.word	0x3ff00000
 8101b94:	40668000 	.word	0x40668000

08101b98 <BNO086_getData>:

void BNO086_getData(BNO086_t *bno, RPY_UNIT rpy_unit){
 8101b98:	b580      	push	{r7, lr}
 8101b9a:	b082      	sub	sp, #8
 8101b9c:	af00      	add	r7, sp, #0
 8101b9e:	6078      	str	r0, [r7, #4]
 8101ba0:	460b      	mov	r3, r1
 8101ba2:	70fb      	strb	r3, [r7, #3]
	/* rpy_unit can be only 0 and 1  which
	 * rpy_unit = 0 set the roll,pitch and yaw unit as Radian
	 * rpy_unit = 1 set the roll,pitch and yaw unit as Degree */

		bno->quaternion.i = BNO080_getQuatI();
 8101ba4:	f7ff fa82 	bl	81010ac <BNO080_getQuatI>
 8101ba8:	eef0 7a40 	vmov.f32	s15, s0
 8101bac:	687b      	ldr	r3, [r7, #4]
 8101bae:	edc3 7a00 	vstr	s15, [r3]
		bno->quaternion.j = BNO080_getQuatJ();
 8101bb2:	f7ff fa91 	bl	81010d8 <BNO080_getQuatJ>
 8101bb6:	eef0 7a40 	vmov.f32	s15, s0
 8101bba:	687b      	ldr	r3, [r7, #4]
 8101bbc:	edc3 7a01 	vstr	s15, [r3, #4]
		bno->quaternion.k = BNO080_getQuatK();
 8101bc0:	f7ff faa0 	bl	8101104 <BNO080_getQuatK>
 8101bc4:	eef0 7a40 	vmov.f32	s15, s0
 8101bc8:	687b      	ldr	r3, [r7, #4]
 8101bca:	edc3 7a02 	vstr	s15, [r3, #8]
		bno->quaternion.w = BNO080_getQuatReal();
 8101bce:	f7ff faaf 	bl	8101130 <BNO080_getQuatReal>
 8101bd2:	eef0 7a40 	vmov.f32	s15, s0
 8101bd6:	687b      	ldr	r3, [r7, #4]
 8101bd8:	edc3 7a03 	vstr	s15, [r3, #12]

		bno->acceleration.x = BNO080_getAccelX();
 8101bdc:	f7ff fabe 	bl	810115c <BNO080_getAccelX>
 8101be0:	eef0 7a40 	vmov.f32	s15, s0
 8101be4:	687b      	ldr	r3, [r7, #4]
 8101be6:	edc3 7a04 	vstr	s15, [r3, #16]
		bno->acceleration.y = BNO080_getAccelY();
 8101bea:	f7ff facd 	bl	8101188 <BNO080_getAccelY>
 8101bee:	eef0 7a40 	vmov.f32	s15, s0
 8101bf2:	687b      	ldr	r3, [r7, #4]
 8101bf4:	edc3 7a05 	vstr	s15, [r3, #20]
		bno->acceleration.z = BNO080_getAccelZ();
 8101bf8:	f7ff fadc 	bl	81011b4 <BNO080_getAccelZ>
 8101bfc:	eef0 7a40 	vmov.f32	s15, s0
 8101c00:	687b      	ldr	r3, [r7, #4]
 8101c02:	edc3 7a06 	vstr	s15, [r3, #24]

		bno->linear_acceleration.x = BNO080_getLinAccelX();
 8101c06:	f7ff faeb 	bl	81011e0 <BNO080_getLinAccelX>
 8101c0a:	eef0 7a40 	vmov.f32	s15, s0
 8101c0e:	687b      	ldr	r3, [r7, #4]
 8101c10:	edc3 7a07 	vstr	s15, [r3, #28]
		bno->linear_acceleration.y = BNO080_getLinAccelY();
 8101c14:	f7ff fafa 	bl	810120c <BNO080_getLinAccelY>
 8101c18:	eef0 7a40 	vmov.f32	s15, s0
 8101c1c:	687b      	ldr	r3, [r7, #4]
 8101c1e:	edc3 7a08 	vstr	s15, [r3, #32]
		bno->linear_acceleration.z = BNO080_getLinAccelZ();
 8101c22:	f7ff fb09 	bl	8101238 <BNO080_getLinAccelZ>
 8101c26:	eef0 7a40 	vmov.f32	s15, s0
 8101c2a:	687b      	ldr	r3, [r7, #4]
 8101c2c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		bno->angular_velocity.x = BNO080_getGyroX();
 8101c30:	f7ff fb18 	bl	8101264 <BNO080_getGyroX>
 8101c34:	eef0 7a40 	vmov.f32	s15, s0
 8101c38:	687b      	ldr	r3, [r7, #4]
 8101c3a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		bno->angular_velocity.y = BNO080_getGyroY();
 8101c3e:	f7ff fb27 	bl	8101290 <BNO080_getGyroY>
 8101c42:	eef0 7a40 	vmov.f32	s15, s0
 8101c46:	687b      	ldr	r3, [r7, #4]
 8101c48:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		bno->angular_velocity.z = BNO080_getGyroZ();
 8101c4c:	f7ff fb36 	bl	81012bc <BNO080_getGyroZ>
 8101c50:	eef0 7a40 	vmov.f32	s15, s0
 8101c54:	687b      	ldr	r3, [r7, #4]
 8101c56:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		bno->magnetometer.x = BNO080_getMagX();
 8101c5a:	f7ff fb45 	bl	81012e8 <BNO080_getMagX>
 8101c5e:	eef0 7a40 	vmov.f32	s15, s0
 8101c62:	687b      	ldr	r3, [r7, #4]
 8101c64:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		bno->magnetometer.y = BNO080_getMagY();
 8101c68:	f7ff fb54 	bl	8101314 <BNO080_getMagY>
 8101c6c:	eef0 7a40 	vmov.f32	s15, s0
 8101c70:	687b      	ldr	r3, [r7, #4]
 8101c72:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		bno->magnetometer.z = BNO080_getMagZ();
 8101c76:	f7ff fb63 	bl	8101340 <BNO080_getMagZ>
 8101c7a:	eef0 7a40 	vmov.f32	s15, s0
 8101c7e:	687b      	ldr	r3, [r7, #4]
 8101c80:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

		bno->euler_angle.roll = getRoll(rpy_unit);
 8101c84:	78fb      	ldrb	r3, [r7, #3]
 8101c86:	4618      	mov	r0, r3
 8101c88:	f7ff fd12 	bl	81016b0 <getRoll>
 8101c8c:	eef0 7a40 	vmov.f32	s15, s0
 8101c90:	687b      	ldr	r3, [r7, #4]
 8101c92:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		bno->euler_angle.pitch = getPitch(rpy_unit);
 8101c96:	78fb      	ldrb	r3, [r7, #3]
 8101c98:	4618      	mov	r0, r3
 8101c9a:	f7ff fde1 	bl	8101860 <getPitch>
 8101c9e:	eef0 7a40 	vmov.f32	s15, s0
 8101ca2:	687b      	ldr	r3, [r7, #4]
 8101ca4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
		bno->euler_angle.yaw = getYaw(rpy_unit);
 8101ca8:	78fb      	ldrb	r3, [r7, #3]
 8101caa:	4618      	mov	r0, r3
 8101cac:	f7ff fe9c 	bl	81019e8 <getYaw>
 8101cb0:	eef0 7a40 	vmov.f32	s15, s0
 8101cb4:	687b      	ldr	r3, [r7, #4]
 8101cb6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48



}
 8101cba:	bf00      	nop
 8101cbc:	3708      	adds	r7, #8
 8101cbe:	46bd      	mov	sp, r7
 8101cc0:	bd80      	pop	{r7, pc}

08101cc2 <SAVEIMU_HSEM>:

void SAVEIMU_HSEM(BNO086_t *bno){
 8101cc2:	b590      	push	{r4, r7, lr}
 8101cc4:	b083      	sub	sp, #12
 8101cc6:	af00      	add	r7, sp, #0
 8101cc8:	6078      	str	r0, [r7, #4]
	if(HAL_HSEM_FastTake(HSEM_ID_0) == HAL_OK){
 8101cca:	2000      	movs	r0, #0
 8101ccc:	f000 ffe6 	bl	8102c9c <HAL_HSEM_FastTake>
 8101cd0:	4603      	mov	r3, r0
 8101cd2:	2b00      	cmp	r3, #0
 8101cd4:	f040 80d5 	bne.w	8101e82 <SAVEIMU_HSEM+0x1c0>
		SRAM4->Data[0] = bno->quaternion.i;
 8101cd8:	687b      	ldr	r3, [r7, #4]
 8101cda:	681b      	ldr	r3, [r3, #0]
 8101cdc:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101ce0:	4618      	mov	r0, r3
 8101ce2:	f7fe fc5d 	bl	81005a0 <__aeabi_f2d>
 8101ce6:	4602      	mov	r2, r0
 8101ce8:	460b      	mov	r3, r1
 8101cea:	e9c4 2302 	strd	r2, r3, [r4, #8]
		SRAM4->Data[1] = bno->quaternion.j;
 8101cee:	687b      	ldr	r3, [r7, #4]
 8101cf0:	685b      	ldr	r3, [r3, #4]
 8101cf2:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101cf6:	4618      	mov	r0, r3
 8101cf8:	f7fe fc52 	bl	81005a0 <__aeabi_f2d>
 8101cfc:	4602      	mov	r2, r0
 8101cfe:	460b      	mov	r3, r1
 8101d00:	e9c4 2304 	strd	r2, r3, [r4, #16]
		SRAM4->Data[2] = bno->quaternion.k;
 8101d04:	687b      	ldr	r3, [r7, #4]
 8101d06:	689b      	ldr	r3, [r3, #8]
 8101d08:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d0c:	4618      	mov	r0, r3
 8101d0e:	f7fe fc47 	bl	81005a0 <__aeabi_f2d>
 8101d12:	4602      	mov	r2, r0
 8101d14:	460b      	mov	r3, r1
 8101d16:	e9c4 2306 	strd	r2, r3, [r4, #24]
		SRAM4->Data[3] = bno->quaternion.w;
 8101d1a:	687b      	ldr	r3, [r7, #4]
 8101d1c:	68db      	ldr	r3, [r3, #12]
 8101d1e:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d22:	4618      	mov	r0, r3
 8101d24:	f7fe fc3c 	bl	81005a0 <__aeabi_f2d>
 8101d28:	4602      	mov	r2, r0
 8101d2a:	460b      	mov	r3, r1
 8101d2c:	e9c4 2308 	strd	r2, r3, [r4, #32]

		SRAM4->Data[4] = bno->linear_acceleration.x;
 8101d30:	687b      	ldr	r3, [r7, #4]
 8101d32:	69db      	ldr	r3, [r3, #28]
 8101d34:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d38:	4618      	mov	r0, r3
 8101d3a:	f7fe fc31 	bl	81005a0 <__aeabi_f2d>
 8101d3e:	4602      	mov	r2, r0
 8101d40:	460b      	mov	r3, r1
 8101d42:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
		SRAM4->Data[5] = bno->linear_acceleration.y;
 8101d46:	687b      	ldr	r3, [r7, #4]
 8101d48:	6a1b      	ldr	r3, [r3, #32]
 8101d4a:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d4e:	4618      	mov	r0, r3
 8101d50:	f7fe fc26 	bl	81005a0 <__aeabi_f2d>
 8101d54:	4602      	mov	r2, r0
 8101d56:	460b      	mov	r3, r1
 8101d58:	e9c4 230c 	strd	r2, r3, [r4, #48]	@ 0x30
		SRAM4->Data[6] = bno->linear_acceleration.z;
 8101d5c:	687b      	ldr	r3, [r7, #4]
 8101d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101d60:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d64:	4618      	mov	r0, r3
 8101d66:	f7fe fc1b 	bl	81005a0 <__aeabi_f2d>
 8101d6a:	4602      	mov	r2, r0
 8101d6c:	460b      	mov	r3, r1
 8101d6e:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38

		SRAM4->Data[7] = bno->angular_velocity.x;
 8101d72:	687b      	ldr	r3, [r7, #4]
 8101d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101d76:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d7a:	4618      	mov	r0, r3
 8101d7c:	f7fe fc10 	bl	81005a0 <__aeabi_f2d>
 8101d80:	4602      	mov	r2, r0
 8101d82:	460b      	mov	r3, r1
 8101d84:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
		SRAM4->Data[8] = bno->angular_velocity.y;
 8101d88:	687b      	ldr	r3, [r7, #4]
 8101d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101d8c:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101d90:	4618      	mov	r0, r3
 8101d92:	f7fe fc05 	bl	81005a0 <__aeabi_f2d>
 8101d96:	4602      	mov	r2, r0
 8101d98:	460b      	mov	r3, r1
 8101d9a:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		SRAM4->Data[9] = bno->angular_velocity.z;
 8101d9e:	687b      	ldr	r3, [r7, #4]
 8101da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101da2:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101da6:	4618      	mov	r0, r3
 8101da8:	f7fe fbfa 	bl	81005a0 <__aeabi_f2d>
 8101dac:	4602      	mov	r2, r0
 8101dae:	460b      	mov	r3, r1
 8101db0:	e9c4 2314 	strd	r2, r3, [r4, #80]	@ 0x50

		SRAM4->Data[10] = bno->magnetometer.x;
 8101db4:	687b      	ldr	r3, [r7, #4]
 8101db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8101db8:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101dbc:	4618      	mov	r0, r3
 8101dbe:	f7fe fbef 	bl	81005a0 <__aeabi_f2d>
 8101dc2:	4602      	mov	r2, r0
 8101dc4:	460b      	mov	r3, r1
 8101dc6:	e9c4 2316 	strd	r2, r3, [r4, #88]	@ 0x58
		SRAM4->Data[11] = bno->magnetometer.y;
 8101dca:	687b      	ldr	r3, [r7, #4]
 8101dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8101dce:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101dd2:	4618      	mov	r0, r3
 8101dd4:	f7fe fbe4 	bl	81005a0 <__aeabi_f2d>
 8101dd8:	4602      	mov	r2, r0
 8101dda:	460b      	mov	r3, r1
 8101ddc:	e9c4 2318 	strd	r2, r3, [r4, #96]	@ 0x60
		SRAM4->Data[12] = bno->magnetometer.z;
 8101de0:	687b      	ldr	r3, [r7, #4]
 8101de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8101de4:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101de8:	4618      	mov	r0, r3
 8101dea:	f7fe fbd9 	bl	81005a0 <__aeabi_f2d>
 8101dee:	4602      	mov	r2, r0
 8101df0:	460b      	mov	r3, r1
 8101df2:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68

		SRAM4->Data[13] = bno->acceleration.x;
 8101df6:	687b      	ldr	r3, [r7, #4]
 8101df8:	691b      	ldr	r3, [r3, #16]
 8101dfa:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101dfe:	4618      	mov	r0, r3
 8101e00:	f7fe fbce 	bl	81005a0 <__aeabi_f2d>
 8101e04:	4602      	mov	r2, r0
 8101e06:	460b      	mov	r3, r1
 8101e08:	e9c4 231c 	strd	r2, r3, [r4, #112]	@ 0x70
		SRAM4->Data[14] = bno->acceleration.y;
 8101e0c:	687b      	ldr	r3, [r7, #4]
 8101e0e:	695b      	ldr	r3, [r3, #20]
 8101e10:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101e14:	4618      	mov	r0, r3
 8101e16:	f7fe fbc3 	bl	81005a0 <__aeabi_f2d>
 8101e1a:	4602      	mov	r2, r0
 8101e1c:	460b      	mov	r3, r1
 8101e1e:	e9c4 231e 	strd	r2, r3, [r4, #120]	@ 0x78
		SRAM4->Data[15] = bno->acceleration.z;
 8101e22:	687b      	ldr	r3, [r7, #4]
 8101e24:	699b      	ldr	r3, [r3, #24]
 8101e26:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101e2a:	4618      	mov	r0, r3
 8101e2c:	f7fe fbb8 	bl	81005a0 <__aeabi_f2d>
 8101e30:	4602      	mov	r2, r0
 8101e32:	460b      	mov	r3, r1
 8101e34:	e9c4 2320 	strd	r2, r3, [r4, #128]	@ 0x80

		SRAM4->Data[16] = bno->euler_angle.roll;
 8101e38:	687b      	ldr	r3, [r7, #4]
 8101e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8101e3c:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101e40:	4618      	mov	r0, r3
 8101e42:	f7fe fbad 	bl	81005a0 <__aeabi_f2d>
 8101e46:	4602      	mov	r2, r0
 8101e48:	460b      	mov	r3, r1
 8101e4a:	e9c4 2322 	strd	r2, r3, [r4, #136]	@ 0x88
		SRAM4->Data[17] = bno->euler_angle.pitch;
 8101e4e:	687b      	ldr	r3, [r7, #4]
 8101e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8101e52:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101e56:	4618      	mov	r0, r3
 8101e58:	f7fe fba2 	bl	81005a0 <__aeabi_f2d>
 8101e5c:	4602      	mov	r2, r0
 8101e5e:	460b      	mov	r3, r1
 8101e60:	e9c4 2324 	strd	r2, r3, [r4, #144]	@ 0x90
		SRAM4->Data[18] = bno->euler_angle.yaw;
 8101e64:	687b      	ldr	r3, [r7, #4]
 8101e66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8101e68:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8101e6c:	4618      	mov	r0, r3
 8101e6e:	f7fe fb97 	bl	81005a0 <__aeabi_f2d>
 8101e72:	4602      	mov	r2, r0
 8101e74:	460b      	mov	r3, r1
 8101e76:	e9c4 2326 	strd	r2, r3, [r4, #152]	@ 0x98

		  HAL_HSEM_Release(HSEM_ID_0,0);
 8101e7a:	2100      	movs	r1, #0
 8101e7c:	2000      	movs	r0, #0
 8101e7e:	f000 ff27 	bl	8102cd0 <HAL_HSEM_Release>
		}
}
 8101e82:	bf00      	nop
 8101e84:	370c      	adds	r7, #12
 8101e86:	46bd      	mov	sp, r7
 8101e88:	bd90      	pop	{r4, r7, pc}
	...

08101e8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101e8c:	b480      	push	{r7}
 8101e8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101e90:	4b09      	ldr	r3, [pc, #36]	@ (8101eb8 <SystemInit+0x2c>)
 8101e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8101e96:	4a08      	ldr	r2, [pc, #32]	@ (8101eb8 <SystemInit+0x2c>)
 8101e98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8101e9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101ea0:	4b05      	ldr	r3, [pc, #20]	@ (8101eb8 <SystemInit+0x2c>)
 8101ea2:	691b      	ldr	r3, [r3, #16]
 8101ea4:	4a04      	ldr	r2, [pc, #16]	@ (8101eb8 <SystemInit+0x2c>)
 8101ea6:	f043 0310 	orr.w	r3, r3, #16
 8101eaa:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101eac:	bf00      	nop
 8101eae:	46bd      	mov	sp, r7
 8101eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101eb4:	4770      	bx	lr
 8101eb6:	bf00      	nop
 8101eb8:	e000ed00 	.word	0xe000ed00

08101ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8101ebc:	b480      	push	{r7}
 8101ebe:	b083      	sub	sp, #12
 8101ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8101ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8101eec <MX_DMA_Init+0x30>)
 8101ec4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101ec8:	4a08      	ldr	r2, [pc, #32]	@ (8101eec <MX_DMA_Init+0x30>)
 8101eca:	f043 0301 	orr.w	r3, r3, #1
 8101ece:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101ed2:	4b06      	ldr	r3, [pc, #24]	@ (8101eec <MX_DMA_Init+0x30>)
 8101ed4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101ed8:	f003 0301 	and.w	r3, r3, #1
 8101edc:	607b      	str	r3, [r7, #4]
 8101ede:	687b      	ldr	r3, [r7, #4]

}
 8101ee0:	bf00      	nop
 8101ee2:	370c      	adds	r7, #12
 8101ee4:	46bd      	mov	sp, r7
 8101ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101eea:	4770      	bx	lr
 8101eec:	58024400 	.word	0x58024400

08101ef0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8101ef0:	b580      	push	{r7, lr}
 8101ef2:	b08a      	sub	sp, #40	@ 0x28
 8101ef4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101ef6:	f107 0314 	add.w	r3, r7, #20
 8101efa:	2200      	movs	r2, #0
 8101efc:	601a      	str	r2, [r3, #0]
 8101efe:	605a      	str	r2, [r3, #4]
 8101f00:	609a      	str	r2, [r3, #8]
 8101f02:	60da      	str	r2, [r3, #12]
 8101f04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101f06:	4b3a      	ldr	r3, [pc, #232]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f0c:	4a38      	ldr	r2, [pc, #224]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f0e:	f043 0301 	orr.w	r3, r3, #1
 8101f12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101f16:	4b36      	ldr	r3, [pc, #216]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f1c:	f003 0301 	and.w	r3, r3, #1
 8101f20:	613b      	str	r3, [r7, #16]
 8101f22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101f24:	4b32      	ldr	r3, [pc, #200]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f2a:	4a31      	ldr	r2, [pc, #196]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f2c:	f043 0308 	orr.w	r3, r3, #8
 8101f30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101f34:	4b2e      	ldr	r3, [pc, #184]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f3a:	f003 0308 	and.w	r3, r3, #8
 8101f3e:	60fb      	str	r3, [r7, #12]
 8101f40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101f42:	4b2b      	ldr	r3, [pc, #172]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f48:	4a29      	ldr	r2, [pc, #164]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8101f4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101f52:	4b27      	ldr	r3, [pc, #156]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8101f5c:	60bb      	str	r3, [r7, #8]
 8101f5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101f60:	4b23      	ldr	r3, [pc, #140]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f66:	4a22      	ldr	r2, [pc, #136]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f68:	f043 0302 	orr.w	r3, r3, #2
 8101f6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101f70:	4b1f      	ldr	r3, [pc, #124]	@ (8101ff0 <MX_GPIO_Init+0x100>)
 8101f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101f76:	f003 0302 	and.w	r3, r3, #2
 8101f7a:	607b      	str	r3, [r7, #4]
 8101f7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WAK_Pin|RST_Pin, GPIO_PIN_RESET);
 8101f7e:	2200      	movs	r2, #0
 8101f80:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8101f84:	481b      	ldr	r0, [pc, #108]	@ (8101ff4 <MX_GPIO_Init+0x104>)
 8101f86:	f000 fe6f 	bl	8102c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8101f8a:	2200      	movs	r2, #0
 8101f8c:	2120      	movs	r1, #32
 8101f8e:	481a      	ldr	r0, [pc, #104]	@ (8101ff8 <MX_GPIO_Init+0x108>)
 8101f90:	f000 fe6a 	bl	8102c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = WAK_Pin|RST_Pin;
 8101f94:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8101f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101f9a:	2301      	movs	r3, #1
 8101f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f9e:	2300      	movs	r3, #0
 8101fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101fa2:	2303      	movs	r3, #3
 8101fa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101fa6:	f107 0314 	add.w	r3, r7, #20
 8101faa:	4619      	mov	r1, r3
 8101fac:	4811      	ldr	r0, [pc, #68]	@ (8101ff4 <MX_GPIO_Init+0x104>)
 8101fae:	f000 fc93 	bl	81028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_Pin;
 8101fb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8101fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101fb8:	2300      	movs	r3, #0
 8101fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fbc:	2300      	movs	r3, #0
 8101fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8101fc0:	f107 0314 	add.w	r3, r7, #20
 8101fc4:	4619      	mov	r1, r3
 8101fc6:	480d      	ldr	r0, [pc, #52]	@ (8101ffc <MX_GPIO_Init+0x10c>)
 8101fc8:	f000 fc86 	bl	81028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 8101fcc:	2320      	movs	r3, #32
 8101fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101fd0:	2301      	movs	r3, #1
 8101fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fd4:	2300      	movs	r3, #0
 8101fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101fd8:	2303      	movs	r3, #3
 8101fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8101fdc:	f107 0314 	add.w	r3, r7, #20
 8101fe0:	4619      	mov	r1, r3
 8101fe2:	4805      	ldr	r0, [pc, #20]	@ (8101ff8 <MX_GPIO_Init+0x108>)
 8101fe4:	f000 fc78 	bl	81028d8 <HAL_GPIO_Init>

}
 8101fe8:	bf00      	nop
 8101fea:	3728      	adds	r7, #40	@ 0x28
 8101fec:	46bd      	mov	sp, r7
 8101fee:	bd80      	pop	{r7, pc}
 8101ff0:	58024400 	.word	0x58024400
 8101ff4:	58020c00 	.word	0x58020c00
 8101ff8:	58020400 	.word	0x58020400
 8101ffc:	58021800 	.word	0x58021800

08102000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8102000:	b580      	push	{r7, lr}
 8102002:	b082      	sub	sp, #8
 8102004:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8102006:	4b2b      	ldr	r3, [pc, #172]	@ (81020b4 <main+0xb4>)
 8102008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810200c:	4a29      	ldr	r2, [pc, #164]	@ (81020b4 <main+0xb4>)
 810200e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8102012:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102016:	4b27      	ldr	r3, [pc, #156]	@ (81020b4 <main+0xb4>)
 8102018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810201c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8102020:	607b      	str	r3, [r7, #4]
 8102022:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102024:	2001      	movs	r0, #1
 8102026:	f000 fe67 	bl	8102cf8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810202a:	f000 ff29 	bl	8102e80 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810202e:	2201      	movs	r2, #1
 8102030:	2102      	movs	r1, #2
 8102032:	2000      	movs	r0, #0
 8102034:	f000 feaa 	bl	8102d8c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102038:	4b1f      	ldr	r3, [pc, #124]	@ (81020b8 <main+0xb8>)
 810203a:	681b      	ldr	r3, [r3, #0]
 810203c:	091b      	lsrs	r3, r3, #4
 810203e:	f003 030f 	and.w	r3, r3, #15
 8102042:	2b07      	cmp	r3, #7
 8102044:	d108      	bne.n	8102058 <main+0x58>
 8102046:	4b1d      	ldr	r3, [pc, #116]	@ (81020bc <main+0xbc>)
 8102048:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 810204c:	4a1b      	ldr	r2, [pc, #108]	@ (81020bc <main+0xbc>)
 810204e:	f043 0301 	orr.w	r3, r3, #1
 8102052:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8102056:	e007      	b.n	8102068 <main+0x68>
 8102058:	4b18      	ldr	r3, [pc, #96]	@ (81020bc <main+0xbc>)
 810205a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 810205e:	4a17      	ldr	r2, [pc, #92]	@ (81020bc <main+0xbc>)
 8102060:	f043 0301 	orr.w	r3, r3, #1
 8102064:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8102068:	f000 fa3a 	bl	81024e0 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 810206c:	f7ff ff26 	bl	8101ebc <MX_DMA_Init>
  MX_GPIO_Init();
 8102070:	f7ff ff3e 	bl	8101ef0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8102074:	f000 f84e 	bl	8102114 <MX_SPI1_Init>
  MX_TIM2_Init();
 8102078:	f000 f994 	bl	81023a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	  BNO080_Initialization(&BNO086);
 810207c:	4810      	ldr	r0, [pc, #64]	@ (81020c0 <main+0xc0>)
 810207e:	f7fe fde7 	bl	8100c50 <BNO080_Initialization>
	  BNO080_enableRotationVector(2500); //enable rotation vector at 400Hz (2500 microsecs)
 8102082:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8102086:	f7ff f998 	bl	81013ba <BNO080_enableRotationVector>
//	  BNO080_enableGameRotationVector(11111); //enable Gaming Rotation vector at 90Hz (2500 microsecs)

	  BNO080_enableAccelerometer(2000); //enable Accelerometer at 400Hz (2500 microsecs)
 810208a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 810208e:	f7ff f9a3 	bl	81013d8 <BNO080_enableAccelerometer>
	  BNO080_enableLinearAccelerometer(2500); //enable Linear Accelerometer at 400Hz (2500 microsecs)
 8102092:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8102096:	f7ff f9ae 	bl	81013f6 <BNO080_enableLinearAccelerometer>
	  BNO080_enableGyro(2500); //enable Gyrometer  at 400Hz (2500 microsecs)
 810209a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 810209e:	f7ff f9b9 	bl	8101414 <BNO080_enableGyro>
	  BNO080_enableMagnetometer(10000); //enable Magnetometer at 100Hz (10000 microsecs)
 81020a2:	f242 7010 	movw	r0, #10000	@ 0x2710
 81020a6:	f7ff f9c4 	bl	8101432 <BNO080_enableMagnetometer>

	  HAL_TIM_Base_Start_IT(&htim2);
 81020aa:	4806      	ldr	r0, [pc, #24]	@ (81020c4 <main+0xc4>)
 81020ac:	f003 f97a 	bl	81053a4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81020b0:	bf00      	nop
 81020b2:	e7fd      	b.n	81020b0 <main+0xb0>
 81020b4:	58024400 	.word	0x58024400
 81020b8:	e000ed00 	.word	0xe000ed00
 81020bc:	58026400 	.word	0x58026400
 81020c0:	10000164 	.word	0x10000164
 81020c4:	10000238 	.word	0x10000238

081020c8 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81020c8:	b580      	push	{r7, lr}
 81020ca:	b082      	sub	sp, #8
 81020cc:	af00      	add	r7, sp, #0
 81020ce:	6078      	str	r0, [r7, #4]
	 // =============================== Timer Interrupt ================================== //

	if(htim == &htim2){
 81020d0:	687b      	ldr	r3, [r7, #4]
 81020d2:	4a0b      	ldr	r2, [pc, #44]	@ (8102100 <HAL_TIM_PeriodElapsedCallback+0x38>)
 81020d4:	4293      	cmp	r3, r2
 81020d6:	d10e      	bne.n	81020f6 <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_HSEM_DeactivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81020d8:	2001      	movs	r0, #1
 81020da:	f000 fe1f 	bl	8102d1c <HAL_HSEM_DeactivateNotification>

		if(BNO080_dataAvailable() == 1){
 81020de:	f7fe fe2b 	bl	8100d38 <BNO080_dataAvailable>
 81020e2:	4603      	mov	r3, r0
 81020e4:	2b01      	cmp	r3, #1
 81020e6:	d106      	bne.n	81020f6 <HAL_TIM_PeriodElapsedCallback+0x2e>
			BNO086_getData(&BNO086, UNIT_DEG);
 81020e8:	2101      	movs	r1, #1
 81020ea:	4806      	ldr	r0, [pc, #24]	@ (8102104 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 81020ec:	f7ff fd54 	bl	8101b98 <BNO086_getData>
			SAVEIMU_HSEM(&BNO086);
 81020f0:	4804      	ldr	r0, [pc, #16]	@ (8102104 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 81020f2:	f7ff fde6 	bl	8101cc2 <SAVEIMU_HSEM>
		}
	}

	// =============================================================================== //
}
 81020f6:	bf00      	nop
 81020f8:	3708      	adds	r7, #8
 81020fa:	46bd      	mov	sp, r7
 81020fc:	bd80      	pop	{r7, pc}
 81020fe:	bf00      	nop
 8102100:	10000238 	.word	0x10000238
 8102104:	10000164 	.word	0x10000164

08102108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8102108:	b480      	push	{r7}
 810210a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810210c:	b672      	cpsid	i
}
 810210e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8102110:	bf00      	nop
 8102112:	e7fd      	b.n	8102110 <Error_Handler+0x8>

08102114 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8102114:	b580      	push	{r7, lr}
 8102116:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8102118:	4b29      	ldr	r3, [pc, #164]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810211a:	4a2a      	ldr	r2, [pc, #168]	@ (81021c4 <MX_SPI1_Init+0xb0>)
 810211c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810211e:	4b28      	ldr	r3, [pc, #160]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102120:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8102124:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8102126:	4b26      	ldr	r3, [pc, #152]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102128:	2200      	movs	r2, #0
 810212a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 810212c:	4b24      	ldr	r3, [pc, #144]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810212e:	2207      	movs	r2, #7
 8102130:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8102132:	4b23      	ldr	r3, [pc, #140]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102134:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8102138:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 810213a:	4b21      	ldr	r3, [pc, #132]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810213c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8102140:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8102142:	4b1f      	ldr	r3, [pc, #124]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102144:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8102148:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 810214a:	4b1d      	ldr	r3, [pc, #116]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810214c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8102150:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8102152:	4b1b      	ldr	r3, [pc, #108]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102154:	2200      	movs	r2, #0
 8102156:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8102158:	4b19      	ldr	r3, [pc, #100]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810215a:	2200      	movs	r2, #0
 810215c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810215e:	4b18      	ldr	r3, [pc, #96]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102160:	2200      	movs	r2, #0
 8102162:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8102164:	4b16      	ldr	r3, [pc, #88]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102166:	2200      	movs	r2, #0
 8102168:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 810216a:	4b15      	ldr	r3, [pc, #84]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810216c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8102170:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8102172:	4b13      	ldr	r3, [pc, #76]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102174:	2200      	movs	r2, #0
 8102176:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8102178:	4b11      	ldr	r3, [pc, #68]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810217a:	2200      	movs	r2, #0
 810217c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810217e:	4b10      	ldr	r3, [pc, #64]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102180:	2200      	movs	r2, #0
 8102182:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8102184:	4b0e      	ldr	r3, [pc, #56]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102186:	2200      	movs	r2, #0
 8102188:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 810218a:	4b0d      	ldr	r3, [pc, #52]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810218c:	2200      	movs	r2, #0
 810218e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8102190:	4b0b      	ldr	r3, [pc, #44]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102192:	2200      	movs	r2, #0
 8102194:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8102196:	4b0a      	ldr	r3, [pc, #40]	@ (81021c0 <MX_SPI1_Init+0xac>)
 8102198:	2200      	movs	r2, #0
 810219a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 810219c:	4b08      	ldr	r3, [pc, #32]	@ (81021c0 <MX_SPI1_Init+0xac>)
 810219e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 81021a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81021a4:	4b06      	ldr	r3, [pc, #24]	@ (81021c0 <MX_SPI1_Init+0xac>)
 81021a6:	2200      	movs	r2, #0
 81021a8:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81021aa:	4805      	ldr	r0, [pc, #20]	@ (81021c0 <MX_SPI1_Init+0xac>)
 81021ac:	f002 fb5e 	bl	810486c <HAL_SPI_Init>
 81021b0:	4603      	mov	r3, r0
 81021b2:	2b00      	cmp	r3, #0
 81021b4:	d001      	beq.n	81021ba <MX_SPI1_Init+0xa6>
  {
    Error_Handler();
 81021b6:	f7ff ffa7 	bl	8102108 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 81021ba:	bf00      	nop
 81021bc:	bd80      	pop	{r7, pc}
 81021be:	bf00      	nop
 81021c0:	100001b0 	.word	0x100001b0
 81021c4:	40013000 	.word	0x40013000

081021c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 81021c8:	b580      	push	{r7, lr}
 81021ca:	b0bc      	sub	sp, #240	@ 0xf0
 81021cc:	af00      	add	r7, sp, #0
 81021ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81021d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81021d4:	2200      	movs	r2, #0
 81021d6:	601a      	str	r2, [r3, #0]
 81021d8:	605a      	str	r2, [r3, #4]
 81021da:	609a      	str	r2, [r3, #8]
 81021dc:	60da      	str	r2, [r3, #12]
 81021de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81021e0:	f107 0318 	add.w	r3, r7, #24
 81021e4:	22c0      	movs	r2, #192	@ 0xc0
 81021e6:	2100      	movs	r1, #0
 81021e8:	4618      	mov	r0, r3
 81021ea:	f003 fd69 	bl	8105cc0 <memset>
  if(spiHandle->Instance==SPI1)
 81021ee:	687b      	ldr	r3, [r7, #4]
 81021f0:	681b      	ldr	r3, [r3, #0]
 81021f2:	4a38      	ldr	r2, [pc, #224]	@ (81022d4 <HAL_SPI_MspInit+0x10c>)
 81021f4:	4293      	cmp	r3, r2
 81021f6:	d168      	bne.n	81022ca <HAL_SPI_MspInit+0x102>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 81021f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 81021fc:	f04f 0300 	mov.w	r3, #0
 8102200:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8102204:	2300      	movs	r3, #0
 8102206:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102208:	f107 0318 	add.w	r3, r7, #24
 810220c:	4618      	mov	r0, r3
 810220e:	f000 ffbf 	bl	8103190 <HAL_RCCEx_PeriphCLKConfig>
 8102212:	4603      	mov	r3, r0
 8102214:	2b00      	cmp	r3, #0
 8102216:	d001      	beq.n	810221c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8102218:	f7ff ff76 	bl	8102108 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 810221c:	4b2e      	ldr	r3, [pc, #184]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810221e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102222:	4a2d      	ldr	r2, [pc, #180]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 8102224:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8102228:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 810222c:	4b2a      	ldr	r3, [pc, #168]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810222e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102232:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8102236:	617b      	str	r3, [r7, #20]
 8102238:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810223a:	4b27      	ldr	r3, [pc, #156]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810223c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102240:	4a25      	ldr	r2, [pc, #148]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 8102242:	f043 0301 	orr.w	r3, r3, #1
 8102246:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810224a:	4b23      	ldr	r3, [pc, #140]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810224c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102250:	f003 0301 	and.w	r3, r3, #1
 8102254:	613b      	str	r3, [r7, #16]
 8102256:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102258:	4b1f      	ldr	r3, [pc, #124]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810225a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810225e:	4a1e      	ldr	r2, [pc, #120]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 8102260:	f043 0308 	orr.w	r3, r3, #8
 8102264:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102268:	4b1b      	ldr	r3, [pc, #108]	@ (81022d8 <HAL_SPI_MspInit+0x110>)
 810226a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810226e:	f003 0308 	and.w	r3, r3, #8
 8102272:	60fb      	str	r3, [r7, #12]
 8102274:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8102276:	2360      	movs	r3, #96	@ 0x60
 8102278:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810227c:	2302      	movs	r3, #2
 810227e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102282:	2300      	movs	r3, #0
 8102284:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102288:	2303      	movs	r3, #3
 810228a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 810228e:	2305      	movs	r3, #5
 8102290:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102294:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102298:	4619      	mov	r1, r3
 810229a:	4810      	ldr	r0, [pc, #64]	@ (81022dc <HAL_SPI_MspInit+0x114>)
 810229c:	f000 fb1c 	bl	81028d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 81022a0:	2380      	movs	r3, #128	@ 0x80
 81022a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81022a6:	2302      	movs	r3, #2
 81022a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81022ac:	2300      	movs	r3, #0
 81022ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81022b2:	2303      	movs	r3, #3
 81022b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81022b8:	2305      	movs	r3, #5
 81022ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81022be:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81022c2:	4619      	mov	r1, r3
 81022c4:	4806      	ldr	r0, [pc, #24]	@ (81022e0 <HAL_SPI_MspInit+0x118>)
 81022c6:	f000 fb07 	bl	81028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 81022ca:	bf00      	nop
 81022cc:	37f0      	adds	r7, #240	@ 0xf0
 81022ce:	46bd      	mov	sp, r7
 81022d0:	bd80      	pop	{r7, pc}
 81022d2:	bf00      	nop
 81022d4:	40013000 	.word	0x40013000
 81022d8:	58024400 	.word	0x58024400
 81022dc:	58020000 	.word	0x58020000
 81022e0:	58020c00 	.word	0x58020c00

081022e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81022e4:	b580      	push	{r7, lr}
 81022e6:	b082      	sub	sp, #8
 81022e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81022ea:	4b0d      	ldr	r3, [pc, #52]	@ (8102320 <HAL_MspInit+0x3c>)
 81022ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81022f0:	4a0b      	ldr	r2, [pc, #44]	@ (8102320 <HAL_MspInit+0x3c>)
 81022f2:	f043 0302 	orr.w	r3, r3, #2
 81022f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81022fa:	4b09      	ldr	r3, [pc, #36]	@ (8102320 <HAL_MspInit+0x3c>)
 81022fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102300:	f003 0302 	and.w	r3, r3, #2
 8102304:	607b      	str	r3, [r7, #4]
 8102306:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 8102308:	2200      	movs	r2, #0
 810230a:	2100      	movs	r1, #0
 810230c:	207e      	movs	r0, #126	@ 0x7e
 810230e:	f000 fa9a 	bl	8102846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8102312:	207e      	movs	r0, #126	@ 0x7e
 8102314:	f000 fab1 	bl	810287a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8102318:	bf00      	nop
 810231a:	3708      	adds	r7, #8
 810231c:	46bd      	mov	sp, r7
 810231e:	bd80      	pop	{r7, pc}
 8102320:	58024400 	.word	0x58024400

08102324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102324:	b480      	push	{r7}
 8102326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8102328:	bf00      	nop
 810232a:	e7fd      	b.n	8102328 <NMI_Handler+0x4>

0810232c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810232c:	b480      	push	{r7}
 810232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102330:	bf00      	nop
 8102332:	e7fd      	b.n	8102330 <HardFault_Handler+0x4>

08102334 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102334:	b480      	push	{r7}
 8102336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102338:	bf00      	nop
 810233a:	e7fd      	b.n	8102338 <MemManage_Handler+0x4>

0810233c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810233c:	b480      	push	{r7}
 810233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102340:	bf00      	nop
 8102342:	e7fd      	b.n	8102340 <BusFault_Handler+0x4>

08102344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102344:	b480      	push	{r7}
 8102346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102348:	bf00      	nop
 810234a:	e7fd      	b.n	8102348 <UsageFault_Handler+0x4>

0810234c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810234c:	b480      	push	{r7}
 810234e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102350:	bf00      	nop
 8102352:	46bd      	mov	sp, r7
 8102354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102358:	4770      	bx	lr

0810235a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 810235a:	b480      	push	{r7}
 810235c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810235e:	bf00      	nop
 8102360:	46bd      	mov	sp, r7
 8102362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102366:	4770      	bx	lr

08102368 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8102368:	b480      	push	{r7}
 810236a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810236c:	bf00      	nop
 810236e:	46bd      	mov	sp, r7
 8102370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102374:	4770      	bx	lr

08102376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8102376:	b580      	push	{r7, lr}
 8102378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810237a:	f000 f945 	bl	8102608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810237e:	bf00      	nop
 8102380:	bd80      	pop	{r7, pc}
	...

08102384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8102384:	b580      	push	{r7, lr}
 8102386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8102388:	4802      	ldr	r0, [pc, #8]	@ (8102394 <TIM2_IRQHandler+0x10>)
 810238a:	f003 f883 	bl	8105494 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 810238e:	bf00      	nop
 8102390:	bd80      	pop	{r7, pc}
 8102392:	bf00      	nop
 8102394:	10000238 	.word	0x10000238

08102398 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 8102398:	b580      	push	{r7, lr}
 810239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 810239c:	f000 fcd2 	bl	8102d44 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 81023a0:	bf00      	nop
 81023a2:	bd80      	pop	{r7, pc}

081023a4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 81023a4:	b580      	push	{r7, lr}
 81023a6:	b088      	sub	sp, #32
 81023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81023aa:	f107 0310 	add.w	r3, r7, #16
 81023ae:	2200      	movs	r2, #0
 81023b0:	601a      	str	r2, [r3, #0]
 81023b2:	605a      	str	r2, [r3, #4]
 81023b4:	609a      	str	r2, [r3, #8]
 81023b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81023b8:	1d3b      	adds	r3, r7, #4
 81023ba:	2200      	movs	r2, #0
 81023bc:	601a      	str	r2, [r3, #0]
 81023be:	605a      	str	r2, [r3, #4]
 81023c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 81023c2:	4b1e      	ldr	r3, [pc, #120]	@ (810243c <MX_TIM2_Init+0x98>)
 81023c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 81023c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 81023ca:	4b1c      	ldr	r3, [pc, #112]	@ (810243c <MX_TIM2_Init+0x98>)
 81023cc:	22a9      	movs	r2, #169	@ 0xa9
 81023ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 81023d0:	4b1a      	ldr	r3, [pc, #104]	@ (810243c <MX_TIM2_Init+0x98>)
 81023d2:	2200      	movs	r2, #0
 81023d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 81023d6:	4b19      	ldr	r3, [pc, #100]	@ (810243c <MX_TIM2_Init+0x98>)
 81023d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 81023dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81023de:	4b17      	ldr	r3, [pc, #92]	@ (810243c <MX_TIM2_Init+0x98>)
 81023e0:	2200      	movs	r2, #0
 81023e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81023e4:	4b15      	ldr	r3, [pc, #84]	@ (810243c <MX_TIM2_Init+0x98>)
 81023e6:	2200      	movs	r2, #0
 81023e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 81023ea:	4814      	ldr	r0, [pc, #80]	@ (810243c <MX_TIM2_Init+0x98>)
 81023ec:	f002 ff83 	bl	81052f6 <HAL_TIM_Base_Init>
 81023f0:	4603      	mov	r3, r0
 81023f2:	2b00      	cmp	r3, #0
 81023f4:	d001      	beq.n	81023fa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 81023f6:	f7ff fe87 	bl	8102108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81023fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81023fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8102400:	f107 0310 	add.w	r3, r7, #16
 8102404:	4619      	mov	r1, r3
 8102406:	480d      	ldr	r0, [pc, #52]	@ (810243c <MX_TIM2_Init+0x98>)
 8102408:	f003 f94c 	bl	81056a4 <HAL_TIM_ConfigClockSource>
 810240c:	4603      	mov	r3, r0
 810240e:	2b00      	cmp	r3, #0
 8102410:	d001      	beq.n	8102416 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8102412:	f7ff fe79 	bl	8102108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8102416:	2320      	movs	r3, #32
 8102418:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810241a:	2300      	movs	r3, #0
 810241c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 810241e:	1d3b      	adds	r3, r7, #4
 8102420:	4619      	mov	r1, r3
 8102422:	4806      	ldr	r0, [pc, #24]	@ (810243c <MX_TIM2_Init+0x98>)
 8102424:	f003 fba0 	bl	8105b68 <HAL_TIMEx_MasterConfigSynchronization>
 8102428:	4603      	mov	r3, r0
 810242a:	2b00      	cmp	r3, #0
 810242c:	d001      	beq.n	8102432 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 810242e:	f7ff fe6b 	bl	8102108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8102432:	bf00      	nop
 8102434:	3720      	adds	r7, #32
 8102436:	46bd      	mov	sp, r7
 8102438:	bd80      	pop	{r7, pc}
 810243a:	bf00      	nop
 810243c:	10000238 	.word	0x10000238

08102440 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8102440:	b580      	push	{r7, lr}
 8102442:	b084      	sub	sp, #16
 8102444:	af00      	add	r7, sp, #0
 8102446:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	681b      	ldr	r3, [r3, #0]
 810244c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102450:	d116      	bne.n	8102480 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8102452:	4b0d      	ldr	r3, [pc, #52]	@ (8102488 <HAL_TIM_Base_MspInit+0x48>)
 8102454:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102458:	4a0b      	ldr	r2, [pc, #44]	@ (8102488 <HAL_TIM_Base_MspInit+0x48>)
 810245a:	f043 0301 	orr.w	r3, r3, #1
 810245e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8102462:	4b09      	ldr	r3, [pc, #36]	@ (8102488 <HAL_TIM_Base_MspInit+0x48>)
 8102464:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102468:	f003 0301 	and.w	r3, r3, #1
 810246c:	60fb      	str	r3, [r7, #12]
 810246e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8102470:	2200      	movs	r2, #0
 8102472:	2100      	movs	r1, #0
 8102474:	201c      	movs	r0, #28
 8102476:	f000 f9e6 	bl	8102846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 810247a:	201c      	movs	r0, #28
 810247c:	f000 f9fd 	bl	810287a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8102480:	bf00      	nop
 8102482:	3710      	adds	r7, #16
 8102484:	46bd      	mov	sp, r7
 8102486:	bd80      	pop	{r7, pc}
 8102488:	58024400 	.word	0x58024400

0810248c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810248c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81024c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102490:	f7ff fcfc 	bl	8101e8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102494:	480c      	ldr	r0, [pc, #48]	@ (81024c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102496:	490d      	ldr	r1, [pc, #52]	@ (81024cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102498:	4a0d      	ldr	r2, [pc, #52]	@ (81024d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 810249c:	e002      	b.n	81024a4 <LoopCopyDataInit>

0810249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81024a2:	3304      	adds	r3, #4

081024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81024a8:	d3f9      	bcc.n	810249e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81024aa:	4a0a      	ldr	r2, [pc, #40]	@ (81024d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81024ac:	4c0a      	ldr	r4, [pc, #40]	@ (81024d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 81024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 81024b0:	e001      	b.n	81024b6 <LoopFillZerobss>

081024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81024b4:	3204      	adds	r2, #4

081024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81024b8:	d3fb      	bcc.n	81024b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81024ba:	f003 fc0f 	bl	8105cdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81024be:	f7ff fd9f 	bl	8102000 <main>
  bx  lr
 81024c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81024c4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81024c8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81024cc:	10000080 	.word	0x10000080
  ldr r2, =_sidata
 81024d0:	081070d8 	.word	0x081070d8
  ldr r2, =_sbss
 81024d4:	10000080 	.word	0x10000080
  ldr r4, =_ebss
 81024d8:	100003c0 	.word	0x100003c0

081024dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81024dc:	e7fe      	b.n	81024dc <ADC3_IRQHandler>
	...

081024e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81024e0:	b580      	push	{r7, lr}
 81024e2:	b082      	sub	sp, #8
 81024e4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81024e6:	4b28      	ldr	r3, [pc, #160]	@ (8102588 <HAL_Init+0xa8>)
 81024e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81024ec:	4a26      	ldr	r2, [pc, #152]	@ (8102588 <HAL_Init+0xa8>)
 81024ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81024f2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81024f6:	4b24      	ldr	r3, [pc, #144]	@ (8102588 <HAL_Init+0xa8>)
 81024f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81024fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8102500:	603b      	str	r3, [r7, #0]
 8102502:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102504:	4b21      	ldr	r3, [pc, #132]	@ (810258c <HAL_Init+0xac>)
 8102506:	681b      	ldr	r3, [r3, #0]
 8102508:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 810250c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8102510:	4a1e      	ldr	r2, [pc, #120]	@ (810258c <HAL_Init+0xac>)
 8102512:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8102516:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102518:	4b1c      	ldr	r3, [pc, #112]	@ (810258c <HAL_Init+0xac>)
 810251a:	681b      	ldr	r3, [r3, #0]
 810251c:	4a1b      	ldr	r2, [pc, #108]	@ (810258c <HAL_Init+0xac>)
 810251e:	f043 0301 	orr.w	r3, r3, #1
 8102522:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102524:	2003      	movs	r0, #3
 8102526:	f000 f983 	bl	8102830 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810252a:	f000 fcb7 	bl	8102e9c <HAL_RCC_GetSysClockFreq>
 810252e:	4602      	mov	r2, r0
 8102530:	4b15      	ldr	r3, [pc, #84]	@ (8102588 <HAL_Init+0xa8>)
 8102532:	699b      	ldr	r3, [r3, #24]
 8102534:	0a1b      	lsrs	r3, r3, #8
 8102536:	f003 030f 	and.w	r3, r3, #15
 810253a:	4915      	ldr	r1, [pc, #84]	@ (8102590 <HAL_Init+0xb0>)
 810253c:	5ccb      	ldrb	r3, [r1, r3]
 810253e:	f003 031f 	and.w	r3, r3, #31
 8102542:	fa22 f303 	lsr.w	r3, r2, r3
 8102546:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102548:	4b0f      	ldr	r3, [pc, #60]	@ (8102588 <HAL_Init+0xa8>)
 810254a:	699b      	ldr	r3, [r3, #24]
 810254c:	f003 030f 	and.w	r3, r3, #15
 8102550:	4a0f      	ldr	r2, [pc, #60]	@ (8102590 <HAL_Init+0xb0>)
 8102552:	5cd3      	ldrb	r3, [r2, r3]
 8102554:	f003 031f 	and.w	r3, r3, #31
 8102558:	687a      	ldr	r2, [r7, #4]
 810255a:	fa22 f303 	lsr.w	r3, r2, r3
 810255e:	4a0d      	ldr	r2, [pc, #52]	@ (8102594 <HAL_Init+0xb4>)
 8102560:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102562:	4b0c      	ldr	r3, [pc, #48]	@ (8102594 <HAL_Init+0xb4>)
 8102564:	681b      	ldr	r3, [r3, #0]
 8102566:	4a0c      	ldr	r2, [pc, #48]	@ (8102598 <HAL_Init+0xb8>)
 8102568:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810256a:	2000      	movs	r0, #0
 810256c:	f000 f816 	bl	810259c <HAL_InitTick>
 8102570:	4603      	mov	r3, r0
 8102572:	2b00      	cmp	r3, #0
 8102574:	d001      	beq.n	810257a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102576:	2301      	movs	r3, #1
 8102578:	e002      	b.n	8102580 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810257a:	f7ff feb3 	bl	81022e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810257e:	2300      	movs	r3, #0
}
 8102580:	4618      	mov	r0, r3
 8102582:	3708      	adds	r7, #8
 8102584:	46bd      	mov	sp, r7
 8102586:	bd80      	pop	{r7, pc}
 8102588:	58024400 	.word	0x58024400
 810258c:	40024400 	.word	0x40024400
 8102590:	08107030 	.word	0x08107030
 8102594:	10000010 	.word	0x10000010
 8102598:	1000000c 	.word	0x1000000c

0810259c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810259c:	b580      	push	{r7, lr}
 810259e:	b082      	sub	sp, #8
 81025a0:	af00      	add	r7, sp, #0
 81025a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81025a4:	4b15      	ldr	r3, [pc, #84]	@ (81025fc <HAL_InitTick+0x60>)
 81025a6:	781b      	ldrb	r3, [r3, #0]
 81025a8:	2b00      	cmp	r3, #0
 81025aa:	d101      	bne.n	81025b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81025ac:	2301      	movs	r3, #1
 81025ae:	e021      	b.n	81025f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81025b0:	4b13      	ldr	r3, [pc, #76]	@ (8102600 <HAL_InitTick+0x64>)
 81025b2:	681a      	ldr	r2, [r3, #0]
 81025b4:	4b11      	ldr	r3, [pc, #68]	@ (81025fc <HAL_InitTick+0x60>)
 81025b6:	781b      	ldrb	r3, [r3, #0]
 81025b8:	4619      	mov	r1, r3
 81025ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81025be:	fbb3 f3f1 	udiv	r3, r3, r1
 81025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 81025c6:	4618      	mov	r0, r3
 81025c8:	f000 f965 	bl	8102896 <HAL_SYSTICK_Config>
 81025cc:	4603      	mov	r3, r0
 81025ce:	2b00      	cmp	r3, #0
 81025d0:	d001      	beq.n	81025d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81025d2:	2301      	movs	r3, #1
 81025d4:	e00e      	b.n	81025f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	2b0f      	cmp	r3, #15
 81025da:	d80a      	bhi.n	81025f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81025dc:	2200      	movs	r2, #0
 81025de:	6879      	ldr	r1, [r7, #4]
 81025e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 81025e4:	f000 f92f 	bl	8102846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81025e8:	4a06      	ldr	r2, [pc, #24]	@ (8102604 <HAL_InitTick+0x68>)
 81025ea:	687b      	ldr	r3, [r7, #4]
 81025ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81025ee:	2300      	movs	r3, #0
 81025f0:	e000      	b.n	81025f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81025f2:	2301      	movs	r3, #1
}
 81025f4:	4618      	mov	r0, r3
 81025f6:	3708      	adds	r7, #8
 81025f8:	46bd      	mov	sp, r7
 81025fa:	bd80      	pop	{r7, pc}
 81025fc:	10000018 	.word	0x10000018
 8102600:	1000000c 	.word	0x1000000c
 8102604:	10000014 	.word	0x10000014

08102608 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102608:	b480      	push	{r7}
 810260a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810260c:	4b06      	ldr	r3, [pc, #24]	@ (8102628 <HAL_IncTick+0x20>)
 810260e:	781b      	ldrb	r3, [r3, #0]
 8102610:	461a      	mov	r2, r3
 8102612:	4b06      	ldr	r3, [pc, #24]	@ (810262c <HAL_IncTick+0x24>)
 8102614:	681b      	ldr	r3, [r3, #0]
 8102616:	4413      	add	r3, r2
 8102618:	4a04      	ldr	r2, [pc, #16]	@ (810262c <HAL_IncTick+0x24>)
 810261a:	6013      	str	r3, [r2, #0]
}
 810261c:	bf00      	nop
 810261e:	46bd      	mov	sp, r7
 8102620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102624:	4770      	bx	lr
 8102626:	bf00      	nop
 8102628:	10000018 	.word	0x10000018
 810262c:	10000284 	.word	0x10000284

08102630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102630:	b480      	push	{r7}
 8102632:	af00      	add	r7, sp, #0
  return uwTick;
 8102634:	4b03      	ldr	r3, [pc, #12]	@ (8102644 <HAL_GetTick+0x14>)
 8102636:	681b      	ldr	r3, [r3, #0]
}
 8102638:	4618      	mov	r0, r3
 810263a:	46bd      	mov	sp, r7
 810263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102640:	4770      	bx	lr
 8102642:	bf00      	nop
 8102644:	10000284 	.word	0x10000284

08102648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102648:	b580      	push	{r7, lr}
 810264a:	b084      	sub	sp, #16
 810264c:	af00      	add	r7, sp, #0
 810264e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102650:	f7ff ffee 	bl	8102630 <HAL_GetTick>
 8102654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102656:	687b      	ldr	r3, [r7, #4]
 8102658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810265a:	68fb      	ldr	r3, [r7, #12]
 810265c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8102660:	d005      	beq.n	810266e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102662:	4b0a      	ldr	r3, [pc, #40]	@ (810268c <HAL_Delay+0x44>)
 8102664:	781b      	ldrb	r3, [r3, #0]
 8102666:	461a      	mov	r2, r3
 8102668:	68fb      	ldr	r3, [r7, #12]
 810266a:	4413      	add	r3, r2
 810266c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810266e:	bf00      	nop
 8102670:	f7ff ffde 	bl	8102630 <HAL_GetTick>
 8102674:	4602      	mov	r2, r0
 8102676:	68bb      	ldr	r3, [r7, #8]
 8102678:	1ad3      	subs	r3, r2, r3
 810267a:	68fa      	ldr	r2, [r7, #12]
 810267c:	429a      	cmp	r2, r3
 810267e:	d8f7      	bhi.n	8102670 <HAL_Delay+0x28>
  {
  }
}
 8102680:	bf00      	nop
 8102682:	bf00      	nop
 8102684:	3710      	adds	r7, #16
 8102686:	46bd      	mov	sp, r7
 8102688:	bd80      	pop	{r7, pc}
 810268a:	bf00      	nop
 810268c:	10000018 	.word	0x10000018

08102690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102690:	b480      	push	{r7}
 8102692:	b085      	sub	sp, #20
 8102694:	af00      	add	r7, sp, #0
 8102696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102698:	687b      	ldr	r3, [r7, #4]
 810269a:	f003 0307 	and.w	r3, r3, #7
 810269e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81026a0:	4b0c      	ldr	r3, [pc, #48]	@ (81026d4 <__NVIC_SetPriorityGrouping+0x44>)
 81026a2:	68db      	ldr	r3, [r3, #12]
 81026a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81026a6:	68ba      	ldr	r2, [r7, #8]
 81026a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81026ac:	4013      	ands	r3, r2
 81026ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81026b0:	68fb      	ldr	r3, [r7, #12]
 81026b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81026b4:	68bb      	ldr	r3, [r7, #8]
 81026b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81026b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81026bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81026c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81026c2:	4a04      	ldr	r2, [pc, #16]	@ (81026d4 <__NVIC_SetPriorityGrouping+0x44>)
 81026c4:	68bb      	ldr	r3, [r7, #8]
 81026c6:	60d3      	str	r3, [r2, #12]
}
 81026c8:	bf00      	nop
 81026ca:	3714      	adds	r7, #20
 81026cc:	46bd      	mov	sp, r7
 81026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026d2:	4770      	bx	lr
 81026d4:	e000ed00 	.word	0xe000ed00

081026d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81026d8:	b480      	push	{r7}
 81026da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81026dc:	4b04      	ldr	r3, [pc, #16]	@ (81026f0 <__NVIC_GetPriorityGrouping+0x18>)
 81026de:	68db      	ldr	r3, [r3, #12]
 81026e0:	0a1b      	lsrs	r3, r3, #8
 81026e2:	f003 0307 	and.w	r3, r3, #7
}
 81026e6:	4618      	mov	r0, r3
 81026e8:	46bd      	mov	sp, r7
 81026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026ee:	4770      	bx	lr
 81026f0:	e000ed00 	.word	0xe000ed00

081026f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81026f4:	b480      	push	{r7}
 81026f6:	b083      	sub	sp, #12
 81026f8:	af00      	add	r7, sp, #0
 81026fa:	4603      	mov	r3, r0
 81026fc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81026fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102702:	2b00      	cmp	r3, #0
 8102704:	db0b      	blt.n	810271e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102706:	88fb      	ldrh	r3, [r7, #6]
 8102708:	f003 021f 	and.w	r2, r3, #31
 810270c:	4907      	ldr	r1, [pc, #28]	@ (810272c <__NVIC_EnableIRQ+0x38>)
 810270e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102712:	095b      	lsrs	r3, r3, #5
 8102714:	2001      	movs	r0, #1
 8102716:	fa00 f202 	lsl.w	r2, r0, r2
 810271a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810271e:	bf00      	nop
 8102720:	370c      	adds	r7, #12
 8102722:	46bd      	mov	sp, r7
 8102724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102728:	4770      	bx	lr
 810272a:	bf00      	nop
 810272c:	e000e100 	.word	0xe000e100

08102730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102730:	b480      	push	{r7}
 8102732:	b083      	sub	sp, #12
 8102734:	af00      	add	r7, sp, #0
 8102736:	4603      	mov	r3, r0
 8102738:	6039      	str	r1, [r7, #0]
 810273a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810273c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102740:	2b00      	cmp	r3, #0
 8102742:	db0a      	blt.n	810275a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102744:	683b      	ldr	r3, [r7, #0]
 8102746:	b2da      	uxtb	r2, r3
 8102748:	490c      	ldr	r1, [pc, #48]	@ (810277c <__NVIC_SetPriority+0x4c>)
 810274a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810274e:	0112      	lsls	r2, r2, #4
 8102750:	b2d2      	uxtb	r2, r2
 8102752:	440b      	add	r3, r1
 8102754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102758:	e00a      	b.n	8102770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810275a:	683b      	ldr	r3, [r7, #0]
 810275c:	b2da      	uxtb	r2, r3
 810275e:	4908      	ldr	r1, [pc, #32]	@ (8102780 <__NVIC_SetPriority+0x50>)
 8102760:	88fb      	ldrh	r3, [r7, #6]
 8102762:	f003 030f 	and.w	r3, r3, #15
 8102766:	3b04      	subs	r3, #4
 8102768:	0112      	lsls	r2, r2, #4
 810276a:	b2d2      	uxtb	r2, r2
 810276c:	440b      	add	r3, r1
 810276e:	761a      	strb	r2, [r3, #24]
}
 8102770:	bf00      	nop
 8102772:	370c      	adds	r7, #12
 8102774:	46bd      	mov	sp, r7
 8102776:	f85d 7b04 	ldr.w	r7, [sp], #4
 810277a:	4770      	bx	lr
 810277c:	e000e100 	.word	0xe000e100
 8102780:	e000ed00 	.word	0xe000ed00

08102784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102784:	b480      	push	{r7}
 8102786:	b089      	sub	sp, #36	@ 0x24
 8102788:	af00      	add	r7, sp, #0
 810278a:	60f8      	str	r0, [r7, #12]
 810278c:	60b9      	str	r1, [r7, #8]
 810278e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102790:	68fb      	ldr	r3, [r7, #12]
 8102792:	f003 0307 	and.w	r3, r3, #7
 8102796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102798:	69fb      	ldr	r3, [r7, #28]
 810279a:	f1c3 0307 	rsb	r3, r3, #7
 810279e:	2b04      	cmp	r3, #4
 81027a0:	bf28      	it	cs
 81027a2:	2304      	movcs	r3, #4
 81027a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81027a6:	69fb      	ldr	r3, [r7, #28]
 81027a8:	3304      	adds	r3, #4
 81027aa:	2b06      	cmp	r3, #6
 81027ac:	d902      	bls.n	81027b4 <NVIC_EncodePriority+0x30>
 81027ae:	69fb      	ldr	r3, [r7, #28]
 81027b0:	3b03      	subs	r3, #3
 81027b2:	e000      	b.n	81027b6 <NVIC_EncodePriority+0x32>
 81027b4:	2300      	movs	r3, #0
 81027b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81027b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 81027bc:	69bb      	ldr	r3, [r7, #24]
 81027be:	fa02 f303 	lsl.w	r3, r2, r3
 81027c2:	43da      	mvns	r2, r3
 81027c4:	68bb      	ldr	r3, [r7, #8]
 81027c6:	401a      	ands	r2, r3
 81027c8:	697b      	ldr	r3, [r7, #20]
 81027ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81027cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 81027d0:	697b      	ldr	r3, [r7, #20]
 81027d2:	fa01 f303 	lsl.w	r3, r1, r3
 81027d6:	43d9      	mvns	r1, r3
 81027d8:	687b      	ldr	r3, [r7, #4]
 81027da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81027dc:	4313      	orrs	r3, r2
         );
}
 81027de:	4618      	mov	r0, r3
 81027e0:	3724      	adds	r7, #36	@ 0x24
 81027e2:	46bd      	mov	sp, r7
 81027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027e8:	4770      	bx	lr
	...

081027ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81027ec:	b580      	push	{r7, lr}
 81027ee:	b082      	sub	sp, #8
 81027f0:	af00      	add	r7, sp, #0
 81027f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	3b01      	subs	r3, #1
 81027f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81027fc:	d301      	bcc.n	8102802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81027fe:	2301      	movs	r3, #1
 8102800:	e00f      	b.n	8102822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8102802:	4a0a      	ldr	r2, [pc, #40]	@ (810282c <SysTick_Config+0x40>)
 8102804:	687b      	ldr	r3, [r7, #4]
 8102806:	3b01      	subs	r3, #1
 8102808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810280a:	210f      	movs	r1, #15
 810280c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8102810:	f7ff ff8e 	bl	8102730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8102814:	4b05      	ldr	r3, [pc, #20]	@ (810282c <SysTick_Config+0x40>)
 8102816:	2200      	movs	r2, #0
 8102818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810281a:	4b04      	ldr	r3, [pc, #16]	@ (810282c <SysTick_Config+0x40>)
 810281c:	2207      	movs	r2, #7
 810281e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102820:	2300      	movs	r3, #0
}
 8102822:	4618      	mov	r0, r3
 8102824:	3708      	adds	r7, #8
 8102826:	46bd      	mov	sp, r7
 8102828:	bd80      	pop	{r7, pc}
 810282a:	bf00      	nop
 810282c:	e000e010 	.word	0xe000e010

08102830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102830:	b580      	push	{r7, lr}
 8102832:	b082      	sub	sp, #8
 8102834:	af00      	add	r7, sp, #0
 8102836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102838:	6878      	ldr	r0, [r7, #4]
 810283a:	f7ff ff29 	bl	8102690 <__NVIC_SetPriorityGrouping>
}
 810283e:	bf00      	nop
 8102840:	3708      	adds	r7, #8
 8102842:	46bd      	mov	sp, r7
 8102844:	bd80      	pop	{r7, pc}

08102846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102846:	b580      	push	{r7, lr}
 8102848:	b086      	sub	sp, #24
 810284a:	af00      	add	r7, sp, #0
 810284c:	4603      	mov	r3, r0
 810284e:	60b9      	str	r1, [r7, #8]
 8102850:	607a      	str	r2, [r7, #4]
 8102852:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102854:	f7ff ff40 	bl	81026d8 <__NVIC_GetPriorityGrouping>
 8102858:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810285a:	687a      	ldr	r2, [r7, #4]
 810285c:	68b9      	ldr	r1, [r7, #8]
 810285e:	6978      	ldr	r0, [r7, #20]
 8102860:	f7ff ff90 	bl	8102784 <NVIC_EncodePriority>
 8102864:	4602      	mov	r2, r0
 8102866:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810286a:	4611      	mov	r1, r2
 810286c:	4618      	mov	r0, r3
 810286e:	f7ff ff5f 	bl	8102730 <__NVIC_SetPriority>
}
 8102872:	bf00      	nop
 8102874:	3718      	adds	r7, #24
 8102876:	46bd      	mov	sp, r7
 8102878:	bd80      	pop	{r7, pc}

0810287a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810287a:	b580      	push	{r7, lr}
 810287c:	b082      	sub	sp, #8
 810287e:	af00      	add	r7, sp, #0
 8102880:	4603      	mov	r3, r0
 8102882:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102884:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102888:	4618      	mov	r0, r3
 810288a:	f7ff ff33 	bl	81026f4 <__NVIC_EnableIRQ>
}
 810288e:	bf00      	nop
 8102890:	3708      	adds	r7, #8
 8102892:	46bd      	mov	sp, r7
 8102894:	bd80      	pop	{r7, pc}

08102896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102896:	b580      	push	{r7, lr}
 8102898:	b082      	sub	sp, #8
 810289a:	af00      	add	r7, sp, #0
 810289c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810289e:	6878      	ldr	r0, [r7, #4]
 81028a0:	f7ff ffa4 	bl	81027ec <SysTick_Config>
 81028a4:	4603      	mov	r3, r0
}
 81028a6:	4618      	mov	r0, r3
 81028a8:	3708      	adds	r7, #8
 81028aa:	46bd      	mov	sp, r7
 81028ac:	bd80      	pop	{r7, pc}
	...

081028b0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81028b0:	b480      	push	{r7}
 81028b2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81028b4:	4b07      	ldr	r3, [pc, #28]	@ (81028d4 <HAL_GetCurrentCPUID+0x24>)
 81028b6:	681b      	ldr	r3, [r3, #0]
 81028b8:	091b      	lsrs	r3, r3, #4
 81028ba:	f003 030f 	and.w	r3, r3, #15
 81028be:	2b07      	cmp	r3, #7
 81028c0:	d101      	bne.n	81028c6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81028c2:	2303      	movs	r3, #3
 81028c4:	e000      	b.n	81028c8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81028c6:	2301      	movs	r3, #1
  }
}
 81028c8:	4618      	mov	r0, r3
 81028ca:	46bd      	mov	sp, r7
 81028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028d0:	4770      	bx	lr
 81028d2:	bf00      	nop
 81028d4:	e000ed00 	.word	0xe000ed00

081028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81028d8:	b480      	push	{r7}
 81028da:	b089      	sub	sp, #36	@ 0x24
 81028dc:	af00      	add	r7, sp, #0
 81028de:	6078      	str	r0, [r7, #4]
 81028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81028e2:	2300      	movs	r3, #0
 81028e4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81028e6:	4b89      	ldr	r3, [pc, #548]	@ (8102b0c <HAL_GPIO_Init+0x234>)
 81028e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81028ea:	e194      	b.n	8102c16 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81028ec:	683b      	ldr	r3, [r7, #0]
 81028ee:	681a      	ldr	r2, [r3, #0]
 81028f0:	2101      	movs	r1, #1
 81028f2:	69fb      	ldr	r3, [r7, #28]
 81028f4:	fa01 f303 	lsl.w	r3, r1, r3
 81028f8:	4013      	ands	r3, r2
 81028fa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81028fc:	693b      	ldr	r3, [r7, #16]
 81028fe:	2b00      	cmp	r3, #0
 8102900:	f000 8186 	beq.w	8102c10 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102904:	683b      	ldr	r3, [r7, #0]
 8102906:	685b      	ldr	r3, [r3, #4]
 8102908:	f003 0303 	and.w	r3, r3, #3
 810290c:	2b01      	cmp	r3, #1
 810290e:	d005      	beq.n	810291c <HAL_GPIO_Init+0x44>
 8102910:	683b      	ldr	r3, [r7, #0]
 8102912:	685b      	ldr	r3, [r3, #4]
 8102914:	f003 0303 	and.w	r3, r3, #3
 8102918:	2b02      	cmp	r3, #2
 810291a:	d130      	bne.n	810297e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810291c:	687b      	ldr	r3, [r7, #4]
 810291e:	689b      	ldr	r3, [r3, #8]
 8102920:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102922:	69fb      	ldr	r3, [r7, #28]
 8102924:	005b      	lsls	r3, r3, #1
 8102926:	2203      	movs	r2, #3
 8102928:	fa02 f303 	lsl.w	r3, r2, r3
 810292c:	43db      	mvns	r3, r3
 810292e:	69ba      	ldr	r2, [r7, #24]
 8102930:	4013      	ands	r3, r2
 8102932:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102934:	683b      	ldr	r3, [r7, #0]
 8102936:	68da      	ldr	r2, [r3, #12]
 8102938:	69fb      	ldr	r3, [r7, #28]
 810293a:	005b      	lsls	r3, r3, #1
 810293c:	fa02 f303 	lsl.w	r3, r2, r3
 8102940:	69ba      	ldr	r2, [r7, #24]
 8102942:	4313      	orrs	r3, r2
 8102944:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102946:	687b      	ldr	r3, [r7, #4]
 8102948:	69ba      	ldr	r2, [r7, #24]
 810294a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 810294c:	687b      	ldr	r3, [r7, #4]
 810294e:	685b      	ldr	r3, [r3, #4]
 8102950:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102952:	2201      	movs	r2, #1
 8102954:	69fb      	ldr	r3, [r7, #28]
 8102956:	fa02 f303 	lsl.w	r3, r2, r3
 810295a:	43db      	mvns	r3, r3
 810295c:	69ba      	ldr	r2, [r7, #24]
 810295e:	4013      	ands	r3, r2
 8102960:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102962:	683b      	ldr	r3, [r7, #0]
 8102964:	685b      	ldr	r3, [r3, #4]
 8102966:	091b      	lsrs	r3, r3, #4
 8102968:	f003 0201 	and.w	r2, r3, #1
 810296c:	69fb      	ldr	r3, [r7, #28]
 810296e:	fa02 f303 	lsl.w	r3, r2, r3
 8102972:	69ba      	ldr	r2, [r7, #24]
 8102974:	4313      	orrs	r3, r2
 8102976:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	69ba      	ldr	r2, [r7, #24]
 810297c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810297e:	683b      	ldr	r3, [r7, #0]
 8102980:	685b      	ldr	r3, [r3, #4]
 8102982:	f003 0303 	and.w	r3, r3, #3
 8102986:	2b03      	cmp	r3, #3
 8102988:	d017      	beq.n	81029ba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810298a:	687b      	ldr	r3, [r7, #4]
 810298c:	68db      	ldr	r3, [r3, #12]
 810298e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102990:	69fb      	ldr	r3, [r7, #28]
 8102992:	005b      	lsls	r3, r3, #1
 8102994:	2203      	movs	r2, #3
 8102996:	fa02 f303 	lsl.w	r3, r2, r3
 810299a:	43db      	mvns	r3, r3
 810299c:	69ba      	ldr	r2, [r7, #24]
 810299e:	4013      	ands	r3, r2
 81029a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81029a2:	683b      	ldr	r3, [r7, #0]
 81029a4:	689a      	ldr	r2, [r3, #8]
 81029a6:	69fb      	ldr	r3, [r7, #28]
 81029a8:	005b      	lsls	r3, r3, #1
 81029aa:	fa02 f303 	lsl.w	r3, r2, r3
 81029ae:	69ba      	ldr	r2, [r7, #24]
 81029b0:	4313      	orrs	r3, r2
 81029b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81029b4:	687b      	ldr	r3, [r7, #4]
 81029b6:	69ba      	ldr	r2, [r7, #24]
 81029b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81029ba:	683b      	ldr	r3, [r7, #0]
 81029bc:	685b      	ldr	r3, [r3, #4]
 81029be:	f003 0303 	and.w	r3, r3, #3
 81029c2:	2b02      	cmp	r3, #2
 81029c4:	d123      	bne.n	8102a0e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81029c6:	69fb      	ldr	r3, [r7, #28]
 81029c8:	08da      	lsrs	r2, r3, #3
 81029ca:	687b      	ldr	r3, [r7, #4]
 81029cc:	3208      	adds	r2, #8
 81029ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81029d4:	69fb      	ldr	r3, [r7, #28]
 81029d6:	f003 0307 	and.w	r3, r3, #7
 81029da:	009b      	lsls	r3, r3, #2
 81029dc:	220f      	movs	r2, #15
 81029de:	fa02 f303 	lsl.w	r3, r2, r3
 81029e2:	43db      	mvns	r3, r3
 81029e4:	69ba      	ldr	r2, [r7, #24]
 81029e6:	4013      	ands	r3, r2
 81029e8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81029ea:	683b      	ldr	r3, [r7, #0]
 81029ec:	691a      	ldr	r2, [r3, #16]
 81029ee:	69fb      	ldr	r3, [r7, #28]
 81029f0:	f003 0307 	and.w	r3, r3, #7
 81029f4:	009b      	lsls	r3, r3, #2
 81029f6:	fa02 f303 	lsl.w	r3, r2, r3
 81029fa:	69ba      	ldr	r2, [r7, #24]
 81029fc:	4313      	orrs	r3, r2
 81029fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102a00:	69fb      	ldr	r3, [r7, #28]
 8102a02:	08da      	lsrs	r2, r3, #3
 8102a04:	687b      	ldr	r3, [r7, #4]
 8102a06:	3208      	adds	r2, #8
 8102a08:	69b9      	ldr	r1, [r7, #24]
 8102a0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102a0e:	687b      	ldr	r3, [r7, #4]
 8102a10:	681b      	ldr	r3, [r3, #0]
 8102a12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102a14:	69fb      	ldr	r3, [r7, #28]
 8102a16:	005b      	lsls	r3, r3, #1
 8102a18:	2203      	movs	r2, #3
 8102a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8102a1e:	43db      	mvns	r3, r3
 8102a20:	69ba      	ldr	r2, [r7, #24]
 8102a22:	4013      	ands	r3, r2
 8102a24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102a26:	683b      	ldr	r3, [r7, #0]
 8102a28:	685b      	ldr	r3, [r3, #4]
 8102a2a:	f003 0203 	and.w	r2, r3, #3
 8102a2e:	69fb      	ldr	r3, [r7, #28]
 8102a30:	005b      	lsls	r3, r3, #1
 8102a32:	fa02 f303 	lsl.w	r3, r2, r3
 8102a36:	69ba      	ldr	r2, [r7, #24]
 8102a38:	4313      	orrs	r3, r2
 8102a3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102a3c:	687b      	ldr	r3, [r7, #4]
 8102a3e:	69ba      	ldr	r2, [r7, #24]
 8102a40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102a42:	683b      	ldr	r3, [r7, #0]
 8102a44:	685b      	ldr	r3, [r3, #4]
 8102a46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8102a4a:	2b00      	cmp	r3, #0
 8102a4c:	f000 80e0 	beq.w	8102c10 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102a50:	4b2f      	ldr	r3, [pc, #188]	@ (8102b10 <HAL_GPIO_Init+0x238>)
 8102a52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102a56:	4a2e      	ldr	r2, [pc, #184]	@ (8102b10 <HAL_GPIO_Init+0x238>)
 8102a58:	f043 0302 	orr.w	r3, r3, #2
 8102a5c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8102a60:	4b2b      	ldr	r3, [pc, #172]	@ (8102b10 <HAL_GPIO_Init+0x238>)
 8102a62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102a66:	f003 0302 	and.w	r3, r3, #2
 8102a6a:	60fb      	str	r3, [r7, #12]
 8102a6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102a6e:	4a29      	ldr	r2, [pc, #164]	@ (8102b14 <HAL_GPIO_Init+0x23c>)
 8102a70:	69fb      	ldr	r3, [r7, #28]
 8102a72:	089b      	lsrs	r3, r3, #2
 8102a74:	3302      	adds	r3, #2
 8102a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102a7c:	69fb      	ldr	r3, [r7, #28]
 8102a7e:	f003 0303 	and.w	r3, r3, #3
 8102a82:	009b      	lsls	r3, r3, #2
 8102a84:	220f      	movs	r2, #15
 8102a86:	fa02 f303 	lsl.w	r3, r2, r3
 8102a8a:	43db      	mvns	r3, r3
 8102a8c:	69ba      	ldr	r2, [r7, #24]
 8102a8e:	4013      	ands	r3, r2
 8102a90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102a92:	687b      	ldr	r3, [r7, #4]
 8102a94:	4a20      	ldr	r2, [pc, #128]	@ (8102b18 <HAL_GPIO_Init+0x240>)
 8102a96:	4293      	cmp	r3, r2
 8102a98:	d052      	beq.n	8102b40 <HAL_GPIO_Init+0x268>
 8102a9a:	687b      	ldr	r3, [r7, #4]
 8102a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8102b1c <HAL_GPIO_Init+0x244>)
 8102a9e:	4293      	cmp	r3, r2
 8102aa0:	d031      	beq.n	8102b06 <HAL_GPIO_Init+0x22e>
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	4a1e      	ldr	r2, [pc, #120]	@ (8102b20 <HAL_GPIO_Init+0x248>)
 8102aa6:	4293      	cmp	r3, r2
 8102aa8:	d02b      	beq.n	8102b02 <HAL_GPIO_Init+0x22a>
 8102aaa:	687b      	ldr	r3, [r7, #4]
 8102aac:	4a1d      	ldr	r2, [pc, #116]	@ (8102b24 <HAL_GPIO_Init+0x24c>)
 8102aae:	4293      	cmp	r3, r2
 8102ab0:	d025      	beq.n	8102afe <HAL_GPIO_Init+0x226>
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8102b28 <HAL_GPIO_Init+0x250>)
 8102ab6:	4293      	cmp	r3, r2
 8102ab8:	d01f      	beq.n	8102afa <HAL_GPIO_Init+0x222>
 8102aba:	687b      	ldr	r3, [r7, #4]
 8102abc:	4a1b      	ldr	r2, [pc, #108]	@ (8102b2c <HAL_GPIO_Init+0x254>)
 8102abe:	4293      	cmp	r3, r2
 8102ac0:	d019      	beq.n	8102af6 <HAL_GPIO_Init+0x21e>
 8102ac2:	687b      	ldr	r3, [r7, #4]
 8102ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8102b30 <HAL_GPIO_Init+0x258>)
 8102ac6:	4293      	cmp	r3, r2
 8102ac8:	d013      	beq.n	8102af2 <HAL_GPIO_Init+0x21a>
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	4a19      	ldr	r2, [pc, #100]	@ (8102b34 <HAL_GPIO_Init+0x25c>)
 8102ace:	4293      	cmp	r3, r2
 8102ad0:	d00d      	beq.n	8102aee <HAL_GPIO_Init+0x216>
 8102ad2:	687b      	ldr	r3, [r7, #4]
 8102ad4:	4a18      	ldr	r2, [pc, #96]	@ (8102b38 <HAL_GPIO_Init+0x260>)
 8102ad6:	4293      	cmp	r3, r2
 8102ad8:	d007      	beq.n	8102aea <HAL_GPIO_Init+0x212>
 8102ada:	687b      	ldr	r3, [r7, #4]
 8102adc:	4a17      	ldr	r2, [pc, #92]	@ (8102b3c <HAL_GPIO_Init+0x264>)
 8102ade:	4293      	cmp	r3, r2
 8102ae0:	d101      	bne.n	8102ae6 <HAL_GPIO_Init+0x20e>
 8102ae2:	2309      	movs	r3, #9
 8102ae4:	e02d      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102ae6:	230a      	movs	r3, #10
 8102ae8:	e02b      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102aea:	2308      	movs	r3, #8
 8102aec:	e029      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102aee:	2307      	movs	r3, #7
 8102af0:	e027      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102af2:	2306      	movs	r3, #6
 8102af4:	e025      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102af6:	2305      	movs	r3, #5
 8102af8:	e023      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102afa:	2304      	movs	r3, #4
 8102afc:	e021      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102afe:	2303      	movs	r3, #3
 8102b00:	e01f      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102b02:	2302      	movs	r3, #2
 8102b04:	e01d      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102b06:	2301      	movs	r3, #1
 8102b08:	e01b      	b.n	8102b42 <HAL_GPIO_Init+0x26a>
 8102b0a:	bf00      	nop
 8102b0c:	580000c0 	.word	0x580000c0
 8102b10:	58024400 	.word	0x58024400
 8102b14:	58000400 	.word	0x58000400
 8102b18:	58020000 	.word	0x58020000
 8102b1c:	58020400 	.word	0x58020400
 8102b20:	58020800 	.word	0x58020800
 8102b24:	58020c00 	.word	0x58020c00
 8102b28:	58021000 	.word	0x58021000
 8102b2c:	58021400 	.word	0x58021400
 8102b30:	58021800 	.word	0x58021800
 8102b34:	58021c00 	.word	0x58021c00
 8102b38:	58022000 	.word	0x58022000
 8102b3c:	58022400 	.word	0x58022400
 8102b40:	2300      	movs	r3, #0
 8102b42:	69fa      	ldr	r2, [r7, #28]
 8102b44:	f002 0203 	and.w	r2, r2, #3
 8102b48:	0092      	lsls	r2, r2, #2
 8102b4a:	4093      	lsls	r3, r2
 8102b4c:	69ba      	ldr	r2, [r7, #24]
 8102b4e:	4313      	orrs	r3, r2
 8102b50:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102b52:	4938      	ldr	r1, [pc, #224]	@ (8102c34 <HAL_GPIO_Init+0x35c>)
 8102b54:	69fb      	ldr	r3, [r7, #28]
 8102b56:	089b      	lsrs	r3, r3, #2
 8102b58:	3302      	adds	r3, #2
 8102b5a:	69ba      	ldr	r2, [r7, #24]
 8102b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8102b64:	681b      	ldr	r3, [r3, #0]
 8102b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102b68:	693b      	ldr	r3, [r7, #16]
 8102b6a:	43db      	mvns	r3, r3
 8102b6c:	69ba      	ldr	r2, [r7, #24]
 8102b6e:	4013      	ands	r3, r2
 8102b70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102b72:	683b      	ldr	r3, [r7, #0]
 8102b74:	685b      	ldr	r3, [r3, #4]
 8102b76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8102b7a:	2b00      	cmp	r3, #0
 8102b7c:	d003      	beq.n	8102b86 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102b7e:	69ba      	ldr	r2, [r7, #24]
 8102b80:	693b      	ldr	r3, [r7, #16]
 8102b82:	4313      	orrs	r3, r2
 8102b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102b86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102b8a:	69bb      	ldr	r3, [r7, #24]
 8102b8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102b8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8102b92:	685b      	ldr	r3, [r3, #4]
 8102b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102b96:	693b      	ldr	r3, [r7, #16]
 8102b98:	43db      	mvns	r3, r3
 8102b9a:	69ba      	ldr	r2, [r7, #24]
 8102b9c:	4013      	ands	r3, r2
 8102b9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102ba0:	683b      	ldr	r3, [r7, #0]
 8102ba2:	685b      	ldr	r3, [r3, #4]
 8102ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8102ba8:	2b00      	cmp	r3, #0
 8102baa:	d003      	beq.n	8102bb4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102bac:	69ba      	ldr	r2, [r7, #24]
 8102bae:	693b      	ldr	r3, [r7, #16]
 8102bb0:	4313      	orrs	r3, r2
 8102bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102bb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102bb8:	69bb      	ldr	r3, [r7, #24]
 8102bba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102bbc:	697b      	ldr	r3, [r7, #20]
 8102bbe:	685b      	ldr	r3, [r3, #4]
 8102bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102bc2:	693b      	ldr	r3, [r7, #16]
 8102bc4:	43db      	mvns	r3, r3
 8102bc6:	69ba      	ldr	r2, [r7, #24]
 8102bc8:	4013      	ands	r3, r2
 8102bca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102bcc:	683b      	ldr	r3, [r7, #0]
 8102bce:	685b      	ldr	r3, [r3, #4]
 8102bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8102bd4:	2b00      	cmp	r3, #0
 8102bd6:	d003      	beq.n	8102be0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102bd8:	69ba      	ldr	r2, [r7, #24]
 8102bda:	693b      	ldr	r3, [r7, #16]
 8102bdc:	4313      	orrs	r3, r2
 8102bde:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102be0:	697b      	ldr	r3, [r7, #20]
 8102be2:	69ba      	ldr	r2, [r7, #24]
 8102be4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102be6:	697b      	ldr	r3, [r7, #20]
 8102be8:	681b      	ldr	r3, [r3, #0]
 8102bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102bec:	693b      	ldr	r3, [r7, #16]
 8102bee:	43db      	mvns	r3, r3
 8102bf0:	69ba      	ldr	r2, [r7, #24]
 8102bf2:	4013      	ands	r3, r2
 8102bf4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102bf6:	683b      	ldr	r3, [r7, #0]
 8102bf8:	685b      	ldr	r3, [r3, #4]
 8102bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8102bfe:	2b00      	cmp	r3, #0
 8102c00:	d003      	beq.n	8102c0a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102c02:	69ba      	ldr	r2, [r7, #24]
 8102c04:	693b      	ldr	r3, [r7, #16]
 8102c06:	4313      	orrs	r3, r2
 8102c08:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102c0a:	697b      	ldr	r3, [r7, #20]
 8102c0c:	69ba      	ldr	r2, [r7, #24]
 8102c0e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102c10:	69fb      	ldr	r3, [r7, #28]
 8102c12:	3301      	adds	r3, #1
 8102c14:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102c16:	683b      	ldr	r3, [r7, #0]
 8102c18:	681a      	ldr	r2, [r3, #0]
 8102c1a:	69fb      	ldr	r3, [r7, #28]
 8102c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8102c20:	2b00      	cmp	r3, #0
 8102c22:	f47f ae63 	bne.w	81028ec <HAL_GPIO_Init+0x14>
  }
}
 8102c26:	bf00      	nop
 8102c28:	bf00      	nop
 8102c2a:	3724      	adds	r7, #36	@ 0x24
 8102c2c:	46bd      	mov	sp, r7
 8102c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c32:	4770      	bx	lr
 8102c34:	58000400 	.word	0x58000400

08102c38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8102c38:	b480      	push	{r7}
 8102c3a:	b085      	sub	sp, #20
 8102c3c:	af00      	add	r7, sp, #0
 8102c3e:	6078      	str	r0, [r7, #4]
 8102c40:	460b      	mov	r3, r1
 8102c42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8102c44:	687b      	ldr	r3, [r7, #4]
 8102c46:	691a      	ldr	r2, [r3, #16]
 8102c48:	887b      	ldrh	r3, [r7, #2]
 8102c4a:	4013      	ands	r3, r2
 8102c4c:	2b00      	cmp	r3, #0
 8102c4e:	d002      	beq.n	8102c56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8102c50:	2301      	movs	r3, #1
 8102c52:	73fb      	strb	r3, [r7, #15]
 8102c54:	e001      	b.n	8102c5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8102c56:	2300      	movs	r3, #0
 8102c58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8102c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8102c5c:	4618      	mov	r0, r3
 8102c5e:	3714      	adds	r7, #20
 8102c60:	46bd      	mov	sp, r7
 8102c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c66:	4770      	bx	lr

08102c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8102c68:	b480      	push	{r7}
 8102c6a:	b083      	sub	sp, #12
 8102c6c:	af00      	add	r7, sp, #0
 8102c6e:	6078      	str	r0, [r7, #4]
 8102c70:	460b      	mov	r3, r1
 8102c72:	807b      	strh	r3, [r7, #2]
 8102c74:	4613      	mov	r3, r2
 8102c76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8102c78:	787b      	ldrb	r3, [r7, #1]
 8102c7a:	2b00      	cmp	r3, #0
 8102c7c:	d003      	beq.n	8102c86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8102c7e:	887a      	ldrh	r2, [r7, #2]
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8102c84:	e003      	b.n	8102c8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8102c86:	887b      	ldrh	r3, [r7, #2]
 8102c88:	041a      	lsls	r2, r3, #16
 8102c8a:	687b      	ldr	r3, [r7, #4]
 8102c8c:	619a      	str	r2, [r3, #24]
}
 8102c8e:	bf00      	nop
 8102c90:	370c      	adds	r7, #12
 8102c92:	46bd      	mov	sp, r7
 8102c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c98:	4770      	bx	lr
	...

08102c9c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8102c9c:	b480      	push	{r7}
 8102c9e:	b083      	sub	sp, #12
 8102ca0:	af00      	add	r7, sp, #0
 8102ca2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8102ca4:	4a08      	ldr	r2, [pc, #32]	@ (8102cc8 <HAL_HSEM_FastTake+0x2c>)
 8102ca6:	687b      	ldr	r3, [r7, #4]
 8102ca8:	3320      	adds	r3, #32
 8102caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102cae:	4a07      	ldr	r2, [pc, #28]	@ (8102ccc <HAL_HSEM_FastTake+0x30>)
 8102cb0:	4293      	cmp	r3, r2
 8102cb2:	d101      	bne.n	8102cb8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8102cb4:	2300      	movs	r3, #0
 8102cb6:	e000      	b.n	8102cba <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8102cb8:	2301      	movs	r3, #1
}
 8102cba:	4618      	mov	r0, r3
 8102cbc:	370c      	adds	r7, #12
 8102cbe:	46bd      	mov	sp, r7
 8102cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cc4:	4770      	bx	lr
 8102cc6:	bf00      	nop
 8102cc8:	58026400 	.word	0x58026400
 8102ccc:	80000100 	.word	0x80000100

08102cd0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8102cd0:	b480      	push	{r7}
 8102cd2:	b083      	sub	sp, #12
 8102cd4:	af00      	add	r7, sp, #0
 8102cd6:	6078      	str	r0, [r7, #4]
 8102cd8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8102cda:	4906      	ldr	r1, [pc, #24]	@ (8102cf4 <HAL_HSEM_Release+0x24>)
 8102cdc:	683b      	ldr	r3, [r7, #0]
 8102cde:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8102ce2:	687b      	ldr	r3, [r7, #4]
 8102ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8102ce8:	bf00      	nop
 8102cea:	370c      	adds	r7, #12
 8102cec:	46bd      	mov	sp, r7
 8102cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cf2:	4770      	bx	lr
 8102cf4:	58026400 	.word	0x58026400

08102cf8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102cf8:	b480      	push	{r7}
 8102cfa:	b083      	sub	sp, #12
 8102cfc:	af00      	add	r7, sp, #0
 8102cfe:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102d00:	4b05      	ldr	r3, [pc, #20]	@ (8102d18 <HAL_HSEM_ActivateNotification+0x20>)
 8102d02:	681a      	ldr	r2, [r3, #0]
 8102d04:	4904      	ldr	r1, [pc, #16]	@ (8102d18 <HAL_HSEM_ActivateNotification+0x20>)
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	4313      	orrs	r3, r2
 8102d0a:	600b      	str	r3, [r1, #0]
#endif
}
 8102d0c:	bf00      	nop
 8102d0e:	370c      	adds	r7, #12
 8102d10:	46bd      	mov	sp, r7
 8102d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d16:	4770      	bx	lr
 8102d18:	58026510 	.word	0x58026510

08102d1c <HAL_HSEM_DeactivateNotification>:
  * @brief  Deactivate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_DeactivateNotification(uint32_t SemMask)
{
 8102d1c:	b480      	push	{r7}
 8102d1e:	b083      	sub	sp, #12
 8102d20:	af00      	add	r7, sp, #0
 8102d22:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER &= ~SemMask;
  }
#else
  HSEM_COMMON->IER &= ~SemMask;
 8102d24:	4b06      	ldr	r3, [pc, #24]	@ (8102d40 <HAL_HSEM_DeactivateNotification+0x24>)
 8102d26:	681a      	ldr	r2, [r3, #0]
 8102d28:	687b      	ldr	r3, [r7, #4]
 8102d2a:	43db      	mvns	r3, r3
 8102d2c:	4904      	ldr	r1, [pc, #16]	@ (8102d40 <HAL_HSEM_DeactivateNotification+0x24>)
 8102d2e:	4013      	ands	r3, r2
 8102d30:	600b      	str	r3, [r1, #0]
#endif
}
 8102d32:	bf00      	nop
 8102d34:	370c      	adds	r7, #12
 8102d36:	46bd      	mov	sp, r7
 8102d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d3c:	4770      	bx	lr
 8102d3e:	bf00      	nop
 8102d40:	58026510 	.word	0x58026510

08102d44 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8102d44:	b580      	push	{r7, lr}
 8102d46:	b082      	sub	sp, #8
 8102d48:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8102d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8102d74 <HAL_HSEM_IRQHandler+0x30>)
 8102d4c:	68db      	ldr	r3, [r3, #12]
 8102d4e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8102d50:	4b08      	ldr	r3, [pc, #32]	@ (8102d74 <HAL_HSEM_IRQHandler+0x30>)
 8102d52:	681a      	ldr	r2, [r3, #0]
 8102d54:	687b      	ldr	r3, [r7, #4]
 8102d56:	43db      	mvns	r3, r3
 8102d58:	4906      	ldr	r1, [pc, #24]	@ (8102d74 <HAL_HSEM_IRQHandler+0x30>)
 8102d5a:	4013      	ands	r3, r2
 8102d5c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8102d5e:	4a05      	ldr	r2, [pc, #20]	@ (8102d74 <HAL_HSEM_IRQHandler+0x30>)
 8102d60:	687b      	ldr	r3, [r7, #4]
 8102d62:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8102d64:	6878      	ldr	r0, [r7, #4]
 8102d66:	f000 f807 	bl	8102d78 <HAL_HSEM_FreeCallback>
}
 8102d6a:	bf00      	nop
 8102d6c:	3708      	adds	r7, #8
 8102d6e:	46bd      	mov	sp, r7
 8102d70:	bd80      	pop	{r7, pc}
 8102d72:	bf00      	nop
 8102d74:	58026510 	.word	0x58026510

08102d78 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8102d78:	b480      	push	{r7}
 8102d7a:	b083      	sub	sp, #12
 8102d7c:	af00      	add	r7, sp, #0
 8102d7e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8102d80:	bf00      	nop
 8102d82:	370c      	adds	r7, #12
 8102d84:	46bd      	mov	sp, r7
 8102d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d8a:	4770      	bx	lr

08102d8c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8102d8c:	b580      	push	{r7, lr}
 8102d8e:	b084      	sub	sp, #16
 8102d90:	af00      	add	r7, sp, #0
 8102d92:	60f8      	str	r0, [r7, #12]
 8102d94:	460b      	mov	r3, r1
 8102d96:	607a      	str	r2, [r7, #4]
 8102d98:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8102d9a:	4b37      	ldr	r3, [pc, #220]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102d9c:	681b      	ldr	r3, [r3, #0]
 8102d9e:	f023 0201 	bic.w	r2, r3, #1
 8102da2:	4935      	ldr	r1, [pc, #212]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102da4:	68fb      	ldr	r3, [r7, #12]
 8102da6:	4313      	orrs	r3, r2
 8102da8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8102daa:	687b      	ldr	r3, [r7, #4]
 8102dac:	2b00      	cmp	r3, #0
 8102dae:	d123      	bne.n	8102df8 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8102db0:	f7ff fd7e 	bl	81028b0 <HAL_GetCurrentCPUID>
 8102db4:	4603      	mov	r3, r0
 8102db6:	2b03      	cmp	r3, #3
 8102db8:	d158      	bne.n	8102e6c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102dba:	4b2f      	ldr	r3, [pc, #188]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102dbc:	691b      	ldr	r3, [r3, #16]
 8102dbe:	4a2e      	ldr	r2, [pc, #184]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102dc0:	f023 0301 	bic.w	r3, r3, #1
 8102dc4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102dc8:	691b      	ldr	r3, [r3, #16]
 8102dca:	4a2c      	ldr	r2, [pc, #176]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102dcc:	f043 0304 	orr.w	r3, r3, #4
 8102dd0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102dd2:	f3bf 8f4f 	dsb	sy
}
 8102dd6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102dd8:	f3bf 8f6f 	isb	sy
}
 8102ddc:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102dde:	7afb      	ldrb	r3, [r7, #11]
 8102de0:	2b01      	cmp	r3, #1
 8102de2:	d101      	bne.n	8102de8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102de4:	bf30      	wfi
 8102de6:	e000      	b.n	8102dea <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102de8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102dea:	4b24      	ldr	r3, [pc, #144]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102dec:	691b      	ldr	r3, [r3, #16]
 8102dee:	4a23      	ldr	r2, [pc, #140]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102df0:	f023 0304 	bic.w	r3, r3, #4
 8102df4:	6113      	str	r3, [r2, #16]
 8102df6:	e03c      	b.n	8102e72 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102df8:	687b      	ldr	r3, [r7, #4]
 8102dfa:	2b01      	cmp	r3, #1
 8102dfc:	d123      	bne.n	8102e46 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102dfe:	f7ff fd57 	bl	81028b0 <HAL_GetCurrentCPUID>
 8102e02:	4603      	mov	r3, r0
 8102e04:	2b01      	cmp	r3, #1
 8102e06:	d133      	bne.n	8102e70 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102e08:	4b1b      	ldr	r3, [pc, #108]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e0a:	695b      	ldr	r3, [r3, #20]
 8102e0c:	4a1a      	ldr	r2, [pc, #104]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e0e:	f023 0302 	bic.w	r3, r3, #2
 8102e12:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102e14:	4b19      	ldr	r3, [pc, #100]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e16:	691b      	ldr	r3, [r3, #16]
 8102e18:	4a18      	ldr	r2, [pc, #96]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e1a:	f043 0304 	orr.w	r3, r3, #4
 8102e1e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102e20:	f3bf 8f4f 	dsb	sy
}
 8102e24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102e26:	f3bf 8f6f 	isb	sy
}
 8102e2a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102e2c:	7afb      	ldrb	r3, [r7, #11]
 8102e2e:	2b01      	cmp	r3, #1
 8102e30:	d101      	bne.n	8102e36 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102e32:	bf30      	wfi
 8102e34:	e000      	b.n	8102e38 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102e36:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102e38:	4b10      	ldr	r3, [pc, #64]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e3a:	691b      	ldr	r3, [r3, #16]
 8102e3c:	4a0f      	ldr	r2, [pc, #60]	@ (8102e7c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102e3e:	f023 0304 	bic.w	r3, r3, #4
 8102e42:	6113      	str	r3, [r2, #16]
 8102e44:	e015      	b.n	8102e72 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102e46:	f7ff fd33 	bl	81028b0 <HAL_GetCurrentCPUID>
 8102e4a:	4603      	mov	r3, r0
 8102e4c:	2b03      	cmp	r3, #3
 8102e4e:	d106      	bne.n	8102e5e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102e50:	4b09      	ldr	r3, [pc, #36]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e52:	691b      	ldr	r3, [r3, #16]
 8102e54:	4a08      	ldr	r2, [pc, #32]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e56:	f023 0304 	bic.w	r3, r3, #4
 8102e5a:	6113      	str	r3, [r2, #16]
 8102e5c:	e009      	b.n	8102e72 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102e5e:	4b06      	ldr	r3, [pc, #24]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e60:	695b      	ldr	r3, [r3, #20]
 8102e62:	4a05      	ldr	r2, [pc, #20]	@ (8102e78 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102e64:	f023 0304 	bic.w	r3, r3, #4
 8102e68:	6153      	str	r3, [r2, #20]
 8102e6a:	e002      	b.n	8102e72 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102e6c:	bf00      	nop
 8102e6e:	e000      	b.n	8102e72 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102e70:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102e72:	3710      	adds	r7, #16
 8102e74:	46bd      	mov	sp, r7
 8102e76:	bd80      	pop	{r7, pc}
 8102e78:	58024800 	.word	0x58024800
 8102e7c:	e000ed00 	.word	0xe000ed00

08102e80 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102e80:	b580      	push	{r7, lr}
 8102e82:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102e84:	f7ff fd14 	bl	81028b0 <HAL_GetCurrentCPUID>
 8102e88:	4603      	mov	r3, r0
 8102e8a:	2b03      	cmp	r3, #3
 8102e8c:	d101      	bne.n	8102e92 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102e8e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102e90:	e001      	b.n	8102e96 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102e92:	bf40      	sev
    __WFE ();
 8102e94:	bf20      	wfe
}
 8102e96:	bf00      	nop
 8102e98:	bd80      	pop	{r7, pc}
	...

08102e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102e9c:	b480      	push	{r7}
 8102e9e:	b089      	sub	sp, #36	@ 0x24
 8102ea0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102ea2:	4bb3      	ldr	r3, [pc, #716]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ea4:	691b      	ldr	r3, [r3, #16]
 8102ea6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8102eaa:	2b18      	cmp	r3, #24
 8102eac:	f200 8155 	bhi.w	810315a <HAL_RCC_GetSysClockFreq+0x2be>
 8102eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8102eb8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102eb6:	bf00      	nop
 8102eb8:	08102f1d 	.word	0x08102f1d
 8102ebc:	0810315b 	.word	0x0810315b
 8102ec0:	0810315b 	.word	0x0810315b
 8102ec4:	0810315b 	.word	0x0810315b
 8102ec8:	0810315b 	.word	0x0810315b
 8102ecc:	0810315b 	.word	0x0810315b
 8102ed0:	0810315b 	.word	0x0810315b
 8102ed4:	0810315b 	.word	0x0810315b
 8102ed8:	08102f43 	.word	0x08102f43
 8102edc:	0810315b 	.word	0x0810315b
 8102ee0:	0810315b 	.word	0x0810315b
 8102ee4:	0810315b 	.word	0x0810315b
 8102ee8:	0810315b 	.word	0x0810315b
 8102eec:	0810315b 	.word	0x0810315b
 8102ef0:	0810315b 	.word	0x0810315b
 8102ef4:	0810315b 	.word	0x0810315b
 8102ef8:	08102f49 	.word	0x08102f49
 8102efc:	0810315b 	.word	0x0810315b
 8102f00:	0810315b 	.word	0x0810315b
 8102f04:	0810315b 	.word	0x0810315b
 8102f08:	0810315b 	.word	0x0810315b
 8102f0c:	0810315b 	.word	0x0810315b
 8102f10:	0810315b 	.word	0x0810315b
 8102f14:	0810315b 	.word	0x0810315b
 8102f18:	08102f4f 	.word	0x08102f4f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102f1c:	4b94      	ldr	r3, [pc, #592]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f1e:	681b      	ldr	r3, [r3, #0]
 8102f20:	f003 0320 	and.w	r3, r3, #32
 8102f24:	2b00      	cmp	r3, #0
 8102f26:	d009      	beq.n	8102f3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102f28:	4b91      	ldr	r3, [pc, #580]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f2a:	681b      	ldr	r3, [r3, #0]
 8102f2c:	08db      	lsrs	r3, r3, #3
 8102f2e:	f003 0303 	and.w	r3, r3, #3
 8102f32:	4a90      	ldr	r2, [pc, #576]	@ (8103174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102f34:	fa22 f303 	lsr.w	r3, r2, r3
 8102f38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8102f3a:	e111      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102f3c:	4b8d      	ldr	r3, [pc, #564]	@ (8103174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102f3e:	61bb      	str	r3, [r7, #24]
      break;
 8102f40:	e10e      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8102f42:	4b8d      	ldr	r3, [pc, #564]	@ (8103178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102f44:	61bb      	str	r3, [r7, #24]
      break;
 8102f46:	e10b      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8102f48:	4b8c      	ldr	r3, [pc, #560]	@ (810317c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102f4a:	61bb      	str	r3, [r7, #24]
      break;
 8102f4c:	e108      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102f4e:	4b88      	ldr	r3, [pc, #544]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102f52:	f003 0303 	and.w	r3, r3, #3
 8102f56:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8102f58:	4b85      	ldr	r3, [pc, #532]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102f5c:	091b      	lsrs	r3, r3, #4
 8102f5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102f62:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102f64:	4b82      	ldr	r3, [pc, #520]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f68:	f003 0301 	and.w	r3, r3, #1
 8102f6c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8102f6e:	4b80      	ldr	r3, [pc, #512]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8102f72:	08db      	lsrs	r3, r3, #3
 8102f74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102f78:	68fa      	ldr	r2, [r7, #12]
 8102f7a:	fb02 f303 	mul.w	r3, r2, r3
 8102f7e:	ee07 3a90 	vmov	s15, r3
 8102f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f86:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8102f8a:	693b      	ldr	r3, [r7, #16]
 8102f8c:	2b00      	cmp	r3, #0
 8102f8e:	f000 80e1 	beq.w	8103154 <HAL_RCC_GetSysClockFreq+0x2b8>
 8102f92:	697b      	ldr	r3, [r7, #20]
 8102f94:	2b02      	cmp	r3, #2
 8102f96:	f000 8083 	beq.w	81030a0 <HAL_RCC_GetSysClockFreq+0x204>
 8102f9a:	697b      	ldr	r3, [r7, #20]
 8102f9c:	2b02      	cmp	r3, #2
 8102f9e:	f200 80a1 	bhi.w	81030e4 <HAL_RCC_GetSysClockFreq+0x248>
 8102fa2:	697b      	ldr	r3, [r7, #20]
 8102fa4:	2b00      	cmp	r3, #0
 8102fa6:	d003      	beq.n	8102fb0 <HAL_RCC_GetSysClockFreq+0x114>
 8102fa8:	697b      	ldr	r3, [r7, #20]
 8102faa:	2b01      	cmp	r3, #1
 8102fac:	d056      	beq.n	810305c <HAL_RCC_GetSysClockFreq+0x1c0>
 8102fae:	e099      	b.n	81030e4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	f003 0320 	and.w	r3, r3, #32
 8102fb8:	2b00      	cmp	r3, #0
 8102fba:	d02d      	beq.n	8103018 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102fbc:	4b6c      	ldr	r3, [pc, #432]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102fbe:	681b      	ldr	r3, [r3, #0]
 8102fc0:	08db      	lsrs	r3, r3, #3
 8102fc2:	f003 0303 	and.w	r3, r3, #3
 8102fc6:	4a6b      	ldr	r2, [pc, #428]	@ (8103174 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8102fcc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102fce:	687b      	ldr	r3, [r7, #4]
 8102fd0:	ee07 3a90 	vmov	s15, r3
 8102fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102fd8:	693b      	ldr	r3, [r7, #16]
 8102fda:	ee07 3a90 	vmov	s15, r3
 8102fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102fe6:	4b62      	ldr	r3, [pc, #392]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102fee:	ee07 3a90 	vmov	s15, r3
 8102ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8102ffa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8103180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810300a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810300e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103012:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8103016:	e087      	b.n	8103128 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103018:	693b      	ldr	r3, [r7, #16]
 810301a:	ee07 3a90 	vmov	s15, r3
 810301e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103022:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8103184 <HAL_RCC_GetSysClockFreq+0x2e8>
 8103026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810302a:	4b51      	ldr	r3, [pc, #324]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810302e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103032:	ee07 3a90 	vmov	s15, r3
 8103036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810303a:	ed97 6a02 	vldr	s12, [r7, #8]
 810303e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8103180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810304a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810304e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103056:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810305a:	e065      	b.n	8103128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810305c:	693b      	ldr	r3, [r7, #16]
 810305e:	ee07 3a90 	vmov	s15, r3
 8103062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103066:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8103188 <HAL_RCC_GetSysClockFreq+0x2ec>
 810306a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810306e:	4b40      	ldr	r3, [pc, #256]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103076:	ee07 3a90 	vmov	s15, r3
 810307a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810307e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103082:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8103180 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810308a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810308e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103096:	ee67 7a27 	vmul.f32	s15, s14, s15
 810309a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810309e:	e043      	b.n	8103128 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81030a0:	693b      	ldr	r3, [r7, #16]
 81030a2:	ee07 3a90 	vmov	s15, r3
 81030a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030aa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 810318c <HAL_RCC_GetSysClockFreq+0x2f0>
 81030ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81030b2:	4b2f      	ldr	r3, [pc, #188]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81030b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81030ba:	ee07 3a90 	vmov	s15, r3
 81030be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81030c2:	ed97 6a02 	vldr	s12, [r7, #8]
 81030c6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8103180 <HAL_RCC_GetSysClockFreq+0x2e4>
 81030ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81030ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81030d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81030d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81030da:	ee67 7a27 	vmul.f32	s15, s14, s15
 81030de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81030e2:	e021      	b.n	8103128 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81030e4:	693b      	ldr	r3, [r7, #16]
 81030e6:	ee07 3a90 	vmov	s15, r3
 81030ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030ee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8103188 <HAL_RCC_GetSysClockFreq+0x2ec>
 81030f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81030f6:	4b1e      	ldr	r3, [pc, #120]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81030fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81030fe:	ee07 3a90 	vmov	s15, r3
 8103102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103106:	ed97 6a02 	vldr	s12, [r7, #8]
 810310a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8103180 <HAL_RCC_GetSysClockFreq+0x2e4>
 810310e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810311a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810311e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103122:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103126:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8103128:	4b11      	ldr	r3, [pc, #68]	@ (8103170 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810312a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810312c:	0a5b      	lsrs	r3, r3, #9
 810312e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8103132:	3301      	adds	r3, #1
 8103134:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8103136:	683b      	ldr	r3, [r7, #0]
 8103138:	ee07 3a90 	vmov	s15, r3
 810313c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103140:	edd7 6a07 	vldr	s13, [r7, #28]
 8103144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810314c:	ee17 3a90 	vmov	r3, s15
 8103150:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8103152:	e005      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8103154:	2300      	movs	r3, #0
 8103156:	61bb      	str	r3, [r7, #24]
      break;
 8103158:	e002      	b.n	8103160 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 810315a:	4b07      	ldr	r3, [pc, #28]	@ (8103178 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810315c:	61bb      	str	r3, [r7, #24]
      break;
 810315e:	bf00      	nop
  }

  return sysclockfreq;
 8103160:	69bb      	ldr	r3, [r7, #24]
}
 8103162:	4618      	mov	r0, r3
 8103164:	3724      	adds	r7, #36	@ 0x24
 8103166:	46bd      	mov	sp, r7
 8103168:	f85d 7b04 	ldr.w	r7, [sp], #4
 810316c:	4770      	bx	lr
 810316e:	bf00      	nop
 8103170:	58024400 	.word	0x58024400
 8103174:	03d09000 	.word	0x03d09000
 8103178:	003d0900 	.word	0x003d0900
 810317c:	007a1200 	.word	0x007a1200
 8103180:	46000000 	.word	0x46000000
 8103184:	4c742400 	.word	0x4c742400
 8103188:	4a742400 	.word	0x4a742400
 810318c:	4af42400 	.word	0x4af42400

08103190 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103194:	b0ca      	sub	sp, #296	@ 0x128
 8103196:	af00      	add	r7, sp, #0
 8103198:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 810319c:	2300      	movs	r3, #0
 810319e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81031a2:	2300      	movs	r3, #0
 81031a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81031b0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 81031b4:	2500      	movs	r5, #0
 81031b6:	ea54 0305 	orrs.w	r3, r4, r5
 81031ba:	d049      	beq.n	8103250 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 81031bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81031c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81031c6:	d02f      	beq.n	8103228 <HAL_RCCEx_PeriphCLKConfig+0x98>
 81031c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81031cc:	d828      	bhi.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81031ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81031d2:	d01a      	beq.n	810320a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 81031d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81031d8:	d822      	bhi.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81031da:	2b00      	cmp	r3, #0
 81031dc:	d003      	beq.n	81031e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 81031de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81031e2:	d007      	beq.n	81031f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 81031e4:	e01c      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81031e6:	4bb8      	ldr	r3, [pc, #736]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81031e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031ea:	4ab7      	ldr	r2, [pc, #732]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81031ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81031f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81031f2:	e01a      	b.n	810322a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81031f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031f8:	3308      	adds	r3, #8
 81031fa:	2102      	movs	r1, #2
 81031fc:	4618      	mov	r0, r3
 81031fe:	f001 f9d1 	bl	81045a4 <RCCEx_PLL2_Config>
 8103202:	4603      	mov	r3, r0
 8103204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103208:	e00f      	b.n	810322a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810320a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810320e:	3328      	adds	r3, #40	@ 0x28
 8103210:	2102      	movs	r1, #2
 8103212:	4618      	mov	r0, r3
 8103214:	f001 fa78 	bl	8104708 <RCCEx_PLL3_Config>
 8103218:	4603      	mov	r3, r0
 810321a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810321e:	e004      	b.n	810322a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103220:	2301      	movs	r3, #1
 8103222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103226:	e000      	b.n	810322a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8103228:	bf00      	nop
    }

    if (ret == HAL_OK)
 810322a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810322e:	2b00      	cmp	r3, #0
 8103230:	d10a      	bne.n	8103248 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8103232:	4ba5      	ldr	r3, [pc, #660]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103236:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 810323a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810323e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8103240:	4aa1      	ldr	r2, [pc, #644]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103242:	430b      	orrs	r3, r1
 8103244:	6513      	str	r3, [r2, #80]	@ 0x50
 8103246:	e003      	b.n	8103250 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810324c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8103250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103258:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 810325c:	f04f 0900 	mov.w	r9, #0
 8103260:	ea58 0309 	orrs.w	r3, r8, r9
 8103264:	d047      	beq.n	81032f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8103266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810326c:	2b04      	cmp	r3, #4
 810326e:	d82a      	bhi.n	81032c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8103270:	a201      	add	r2, pc, #4	@ (adr r2, 8103278 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8103272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103276:	bf00      	nop
 8103278:	0810328d 	.word	0x0810328d
 810327c:	0810329b 	.word	0x0810329b
 8103280:	081032b1 	.word	0x081032b1
 8103284:	081032cf 	.word	0x081032cf
 8103288:	081032cf 	.word	0x081032cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810328c:	4b8e      	ldr	r3, [pc, #568]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810328e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103290:	4a8d      	ldr	r2, [pc, #564]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103296:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103298:	e01a      	b.n	81032d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810329a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810329e:	3308      	adds	r3, #8
 81032a0:	2100      	movs	r1, #0
 81032a2:	4618      	mov	r0, r3
 81032a4:	f001 f97e 	bl	81045a4 <RCCEx_PLL2_Config>
 81032a8:	4603      	mov	r3, r0
 81032aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81032ae:	e00f      	b.n	81032d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81032b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032b4:	3328      	adds	r3, #40	@ 0x28
 81032b6:	2100      	movs	r1, #0
 81032b8:	4618      	mov	r0, r3
 81032ba:	f001 fa25 	bl	8104708 <RCCEx_PLL3_Config>
 81032be:	4603      	mov	r3, r0
 81032c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81032c4:	e004      	b.n	81032d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81032c6:	2301      	movs	r3, #1
 81032c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81032cc:	e000      	b.n	81032d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 81032ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 81032d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81032d4:	2b00      	cmp	r3, #0
 81032d6:	d10a      	bne.n	81032ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81032d8:	4b7b      	ldr	r3, [pc, #492]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81032da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81032dc:	f023 0107 	bic.w	r1, r3, #7
 81032e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81032e6:	4a78      	ldr	r2, [pc, #480]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81032e8:	430b      	orrs	r3, r1
 81032ea:	6513      	str	r3, [r2, #80]	@ 0x50
 81032ec:	e003      	b.n	81032f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81032f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81032f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81032fe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8103302:	f04f 0b00 	mov.w	fp, #0
 8103306:	ea5a 030b 	orrs.w	r3, sl, fp
 810330a:	d04c      	beq.n	81033a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 810330c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103316:	d030      	beq.n	810337a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8103318:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810331c:	d829      	bhi.n	8103372 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810331e:	2bc0      	cmp	r3, #192	@ 0xc0
 8103320:	d02d      	beq.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8103322:	2bc0      	cmp	r3, #192	@ 0xc0
 8103324:	d825      	bhi.n	8103372 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103326:	2b80      	cmp	r3, #128	@ 0x80
 8103328:	d018      	beq.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 810332a:	2b80      	cmp	r3, #128	@ 0x80
 810332c:	d821      	bhi.n	8103372 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810332e:	2b00      	cmp	r3, #0
 8103330:	d002      	beq.n	8103338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8103332:	2b40      	cmp	r3, #64	@ 0x40
 8103334:	d007      	beq.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8103336:	e01c      	b.n	8103372 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103338:	4b63      	ldr	r3, [pc, #396]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810333c:	4a62      	ldr	r2, [pc, #392]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810333e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103344:	e01c      	b.n	8103380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810334a:	3308      	adds	r3, #8
 810334c:	2100      	movs	r1, #0
 810334e:	4618      	mov	r0, r3
 8103350:	f001 f928 	bl	81045a4 <RCCEx_PLL2_Config>
 8103354:	4603      	mov	r3, r0
 8103356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810335a:	e011      	b.n	8103380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810335c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103360:	3328      	adds	r3, #40	@ 0x28
 8103362:	2100      	movs	r1, #0
 8103364:	4618      	mov	r0, r3
 8103366:	f001 f9cf 	bl	8104708 <RCCEx_PLL3_Config>
 810336a:	4603      	mov	r3, r0
 810336c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103370:	e006      	b.n	8103380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103372:	2301      	movs	r3, #1
 8103374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103378:	e002      	b.n	8103380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810337a:	bf00      	nop
 810337c:	e000      	b.n	8103380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810337e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103384:	2b00      	cmp	r3, #0
 8103386:	d10a      	bne.n	810339e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103388:	4b4f      	ldr	r3, [pc, #316]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810338a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810338c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8103390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103396:	4a4c      	ldr	r2, [pc, #304]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103398:	430b      	orrs	r3, r1
 810339a:	6513      	str	r3, [r2, #80]	@ 0x50
 810339c:	e003      	b.n	81033a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810339e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81033a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81033a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81033ae:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 81033b2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 81033b6:	2300      	movs	r3, #0
 81033b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 81033bc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 81033c0:	460b      	mov	r3, r1
 81033c2:	4313      	orrs	r3, r2
 81033c4:	d053      	beq.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81033c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81033ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81033d2:	d035      	beq.n	8103440 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81033d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81033d8:	d82e      	bhi.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81033da:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81033de:	d031      	beq.n	8103444 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81033e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81033e4:	d828      	bhi.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81033e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81033ea:	d01a      	beq.n	8103422 <HAL_RCCEx_PeriphCLKConfig+0x292>
 81033ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81033f0:	d822      	bhi.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81033f2:	2b00      	cmp	r3, #0
 81033f4:	d003      	beq.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81033f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81033fa:	d007      	beq.n	810340c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81033fc:	e01c      	b.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81033fe:	4b32      	ldr	r3, [pc, #200]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103402:	4a31      	ldr	r2, [pc, #196]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103408:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810340a:	e01c      	b.n	8103446 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810340c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103410:	3308      	adds	r3, #8
 8103412:	2100      	movs	r1, #0
 8103414:	4618      	mov	r0, r3
 8103416:	f001 f8c5 	bl	81045a4 <RCCEx_PLL2_Config>
 810341a:	4603      	mov	r3, r0
 810341c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103420:	e011      	b.n	8103446 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103426:	3328      	adds	r3, #40	@ 0x28
 8103428:	2100      	movs	r1, #0
 810342a:	4618      	mov	r0, r3
 810342c:	f001 f96c 	bl	8104708 <RCCEx_PLL3_Config>
 8103430:	4603      	mov	r3, r0
 8103432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103436:	e006      	b.n	8103446 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103438:	2301      	movs	r3, #1
 810343a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810343e:	e002      	b.n	8103446 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103440:	bf00      	nop
 8103442:	e000      	b.n	8103446 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810344a:	2b00      	cmp	r3, #0
 810344c:	d10b      	bne.n	8103466 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810344e:	4b1e      	ldr	r3, [pc, #120]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103452:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8103456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810345a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 810345e:	4a1a      	ldr	r2, [pc, #104]	@ (81034c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103460:	430b      	orrs	r3, r1
 8103462:	6593      	str	r3, [r2, #88]	@ 0x58
 8103464:	e003      	b.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810346a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810346e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103476:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 810347a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 810347e:	2300      	movs	r3, #0
 8103480:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8103484:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8103488:	460b      	mov	r3, r1
 810348a:	4313      	orrs	r3, r2
 810348c:	d056      	beq.n	810353c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 810348e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103492:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103496:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810349a:	d038      	beq.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 810349c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81034a0:	d831      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81034a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81034a6:	d034      	beq.n	8103512 <HAL_RCCEx_PeriphCLKConfig+0x382>
 81034a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81034ac:	d82b      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81034ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81034b2:	d01d      	beq.n	81034f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 81034b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81034b8:	d825      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81034ba:	2b00      	cmp	r3, #0
 81034bc:	d006      	beq.n	81034cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 81034be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81034c2:	d00a      	beq.n	81034da <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81034c4:	e01f      	b.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81034c6:	bf00      	nop
 81034c8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81034cc:	4ba2      	ldr	r3, [pc, #648]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81034d0:	4aa1      	ldr	r2, [pc, #644]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81034d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81034d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81034d8:	e01c      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81034da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034de:	3308      	adds	r3, #8
 81034e0:	2100      	movs	r1, #0
 81034e2:	4618      	mov	r0, r3
 81034e4:	f001 f85e 	bl	81045a4 <RCCEx_PLL2_Config>
 81034e8:	4603      	mov	r3, r0
 81034ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81034ee:	e011      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81034f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034f4:	3328      	adds	r3, #40	@ 0x28
 81034f6:	2100      	movs	r1, #0
 81034f8:	4618      	mov	r0, r3
 81034fa:	f001 f905 	bl	8104708 <RCCEx_PLL3_Config>
 81034fe:	4603      	mov	r3, r0
 8103500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103504:	e006      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8103506:	2301      	movs	r3, #1
 8103508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810350c:	e002      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 810350e:	bf00      	nop
 8103510:	e000      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8103512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103518:	2b00      	cmp	r3, #0
 810351a:	d10b      	bne.n	8103534 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 810351c:	4b8e      	ldr	r3, [pc, #568]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810351e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103520:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8103524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103528:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 810352c:	4a8a      	ldr	r2, [pc, #552]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810352e:	430b      	orrs	r3, r1
 8103530:	6593      	str	r3, [r2, #88]	@ 0x58
 8103532:	e003      	b.n	810353c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 810353c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103544:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8103548:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 810354c:	2300      	movs	r3, #0
 810354e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8103552:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8103556:	460b      	mov	r3, r1
 8103558:	4313      	orrs	r3, r2
 810355a:	d03a      	beq.n	81035d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 810355c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103562:	2b30      	cmp	r3, #48	@ 0x30
 8103564:	d01f      	beq.n	81035a6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8103566:	2b30      	cmp	r3, #48	@ 0x30
 8103568:	d819      	bhi.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810356a:	2b20      	cmp	r3, #32
 810356c:	d00c      	beq.n	8103588 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 810356e:	2b20      	cmp	r3, #32
 8103570:	d815      	bhi.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103572:	2b00      	cmp	r3, #0
 8103574:	d019      	beq.n	81035aa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8103576:	2b10      	cmp	r3, #16
 8103578:	d111      	bne.n	810359e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810357a:	4b77      	ldr	r3, [pc, #476]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810357c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810357e:	4a76      	ldr	r2, [pc, #472]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103584:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103586:	e011      	b.n	81035ac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810358c:	3308      	adds	r3, #8
 810358e:	2102      	movs	r1, #2
 8103590:	4618      	mov	r0, r3
 8103592:	f001 f807 	bl	81045a4 <RCCEx_PLL2_Config>
 8103596:	4603      	mov	r3, r0
 8103598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810359c:	e006      	b.n	81035ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810359e:	2301      	movs	r3, #1
 81035a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81035a4:	e002      	b.n	81035ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81035a6:	bf00      	nop
 81035a8:	e000      	b.n	81035ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81035aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81035ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035b0:	2b00      	cmp	r3, #0
 81035b2:	d10a      	bne.n	81035ca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81035b4:	4b68      	ldr	r3, [pc, #416]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81035b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81035b8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 81035bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81035c2:	4a65      	ldr	r2, [pc, #404]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81035c4:	430b      	orrs	r3, r1
 81035c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81035c8:	e003      	b.n	81035d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81035d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81035da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81035de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 81035e2:	2300      	movs	r3, #0
 81035e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 81035e8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 81035ec:	460b      	mov	r3, r1
 81035ee:	4313      	orrs	r3, r2
 81035f0:	d051      	beq.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81035f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81035f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81035fc:	d035      	beq.n	810366a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81035fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103602:	d82e      	bhi.n	8103662 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103604:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103608:	d031      	beq.n	810366e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 810360a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810360e:	d828      	bhi.n	8103662 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103610:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103614:	d01a      	beq.n	810364c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8103616:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810361a:	d822      	bhi.n	8103662 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 810361c:	2b00      	cmp	r3, #0
 810361e:	d003      	beq.n	8103628 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8103620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103624:	d007      	beq.n	8103636 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8103626:	e01c      	b.n	8103662 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103628:	4b4b      	ldr	r3, [pc, #300]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810362c:	4a4a      	ldr	r2, [pc, #296]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810362e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103634:	e01c      	b.n	8103670 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810363a:	3308      	adds	r3, #8
 810363c:	2100      	movs	r1, #0
 810363e:	4618      	mov	r0, r3
 8103640:	f000 ffb0 	bl	81045a4 <RCCEx_PLL2_Config>
 8103644:	4603      	mov	r3, r0
 8103646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810364a:	e011      	b.n	8103670 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810364c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103650:	3328      	adds	r3, #40	@ 0x28
 8103652:	2100      	movs	r1, #0
 8103654:	4618      	mov	r0, r3
 8103656:	f001 f857 	bl	8104708 <RCCEx_PLL3_Config>
 810365a:	4603      	mov	r3, r0
 810365c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103660:	e006      	b.n	8103670 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103662:	2301      	movs	r3, #1
 8103664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103668:	e002      	b.n	8103670 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810366a:	bf00      	nop
 810366c:	e000      	b.n	8103670 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810366e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103674:	2b00      	cmp	r3, #0
 8103676:	d10a      	bne.n	810368e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103678:	4b37      	ldr	r3, [pc, #220]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810367a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810367c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8103680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103686:	4a34      	ldr	r2, [pc, #208]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103688:	430b      	orrs	r3, r1
 810368a:	6513      	str	r3, [r2, #80]	@ 0x50
 810368c:	e003      	b.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810368e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810369e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81036a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 81036a6:	2300      	movs	r3, #0
 81036a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 81036ac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 81036b0:	460b      	mov	r3, r1
 81036b2:	4313      	orrs	r3, r2
 81036b4:	d056      	beq.n	8103764 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 81036b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81036bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81036c0:	d033      	beq.n	810372a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81036c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81036c6:	d82c      	bhi.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81036c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81036cc:	d02f      	beq.n	810372e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81036ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81036d2:	d826      	bhi.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81036d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81036d8:	d02b      	beq.n	8103732 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81036da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81036de:	d820      	bhi.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81036e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81036e4:	d012      	beq.n	810370c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81036e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81036ea:	d81a      	bhi.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81036ec:	2b00      	cmp	r3, #0
 81036ee:	d022      	beq.n	8103736 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81036f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81036f4:	d115      	bne.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81036f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036fa:	3308      	adds	r3, #8
 81036fc:	2101      	movs	r1, #1
 81036fe:	4618      	mov	r0, r3
 8103700:	f000 ff50 	bl	81045a4 <RCCEx_PLL2_Config>
 8103704:	4603      	mov	r3, r0
 8103706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810370a:	e015      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810370c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103710:	3328      	adds	r3, #40	@ 0x28
 8103712:	2101      	movs	r1, #1
 8103714:	4618      	mov	r0, r3
 8103716:	f000 fff7 	bl	8104708 <RCCEx_PLL3_Config>
 810371a:	4603      	mov	r3, r0
 810371c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103720:	e00a      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103722:	2301      	movs	r3, #1
 8103724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103728:	e006      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810372a:	bf00      	nop
 810372c:	e004      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810372e:	bf00      	nop
 8103730:	e002      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103732:	bf00      	nop
 8103734:	e000      	b.n	8103738 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103736:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103738:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810373c:	2b00      	cmp	r3, #0
 810373e:	d10d      	bne.n	810375c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103740:	4b05      	ldr	r3, [pc, #20]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103744:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8103748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810374c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810374e:	4a02      	ldr	r2, [pc, #8]	@ (8103758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103750:	430b      	orrs	r3, r1
 8103752:	6513      	str	r3, [r2, #80]	@ 0x50
 8103754:	e006      	b.n	8103764 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8103756:	bf00      	nop
 8103758:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810375c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103760:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103768:	e9d3 2300 	ldrd	r2, r3, [r3]
 810376c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8103770:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8103774:	2300      	movs	r3, #0
 8103776:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 810377a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 810377e:	460b      	mov	r3, r1
 8103780:	4313      	orrs	r3, r2
 8103782:	d055      	beq.n	8103830 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8103784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103788:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810378c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103790:	d033      	beq.n	81037fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8103792:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103796:	d82c      	bhi.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810379c:	d02f      	beq.n	81037fe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 810379e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81037a2:	d826      	bhi.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81037a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81037a8:	d02b      	beq.n	8103802 <HAL_RCCEx_PeriphCLKConfig+0x672>
 81037aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81037ae:	d820      	bhi.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81037b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81037b4:	d012      	beq.n	81037dc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 81037b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81037ba:	d81a      	bhi.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81037bc:	2b00      	cmp	r3, #0
 81037be:	d022      	beq.n	8103806 <HAL_RCCEx_PeriphCLKConfig+0x676>
 81037c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81037c4:	d115      	bne.n	81037f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81037c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037ca:	3308      	adds	r3, #8
 81037cc:	2101      	movs	r1, #1
 81037ce:	4618      	mov	r0, r3
 81037d0:	f000 fee8 	bl	81045a4 <RCCEx_PLL2_Config>
 81037d4:	4603      	mov	r3, r0
 81037d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81037da:	e015      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81037dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037e0:	3328      	adds	r3, #40	@ 0x28
 81037e2:	2101      	movs	r1, #1
 81037e4:	4618      	mov	r0, r3
 81037e6:	f000 ff8f 	bl	8104708 <RCCEx_PLL3_Config>
 81037ea:	4603      	mov	r3, r0
 81037ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81037f0:	e00a      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81037f2:	2301      	movs	r3, #1
 81037f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81037f8:	e006      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81037fa:	bf00      	nop
 81037fc:	e004      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81037fe:	bf00      	nop
 8103800:	e002      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103802:	bf00      	nop
 8103804:	e000      	b.n	8103808 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8103806:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103808:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810380c:	2b00      	cmp	r3, #0
 810380e:	d10b      	bne.n	8103828 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103810:	4ba4      	ldr	r3, [pc, #656]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103814:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810381c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8103820:	4aa0      	ldr	r2, [pc, #640]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103822:	430b      	orrs	r3, r1
 8103824:	6593      	str	r3, [r2, #88]	@ 0x58
 8103826:	e003      	b.n	8103830 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810382c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8103830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103838:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 810383c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8103840:	2300      	movs	r3, #0
 8103842:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8103846:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810384a:	460b      	mov	r3, r1
 810384c:	4313      	orrs	r3, r2
 810384e:	d037      	beq.n	81038c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8103850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103856:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810385a:	d00e      	beq.n	810387a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 810385c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103860:	d816      	bhi.n	8103890 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8103862:	2b00      	cmp	r3, #0
 8103864:	d018      	beq.n	8103898 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8103866:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810386a:	d111      	bne.n	8103890 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810386c:	4b8d      	ldr	r3, [pc, #564]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810386e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103870:	4a8c      	ldr	r2, [pc, #560]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103878:	e00f      	b.n	810389a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810387a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810387e:	3308      	adds	r3, #8
 8103880:	2101      	movs	r1, #1
 8103882:	4618      	mov	r0, r3
 8103884:	f000 fe8e 	bl	81045a4 <RCCEx_PLL2_Config>
 8103888:	4603      	mov	r3, r0
 810388a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810388e:	e004      	b.n	810389a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103890:	2301      	movs	r3, #1
 8103892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103896:	e000      	b.n	810389a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8103898:	bf00      	nop
    }

    if (ret == HAL_OK)
 810389a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810389e:	2b00      	cmp	r3, #0
 81038a0:	d10a      	bne.n	81038b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81038a2:	4b80      	ldr	r3, [pc, #512]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81038a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81038a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81038aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81038b0:	4a7c      	ldr	r2, [pc, #496]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81038b2:	430b      	orrs	r3, r1
 81038b4:	6513      	str	r3, [r2, #80]	@ 0x50
 81038b6:	e003      	b.n	81038c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81038b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81038bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81038c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81038c8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81038cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81038d0:	2300      	movs	r3, #0
 81038d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81038d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81038da:	460b      	mov	r3, r1
 81038dc:	4313      	orrs	r3, r2
 81038de:	d039      	beq.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81038e6:	2b03      	cmp	r3, #3
 81038e8:	d81c      	bhi.n	8103924 <HAL_RCCEx_PeriphCLKConfig+0x794>
 81038ea:	a201      	add	r2, pc, #4	@ (adr r2, 81038f0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81038ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81038f0:	0810392d 	.word	0x0810392d
 81038f4:	08103901 	.word	0x08103901
 81038f8:	0810390f 	.word	0x0810390f
 81038fc:	0810392d 	.word	0x0810392d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103900:	4b68      	ldr	r3, [pc, #416]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103904:	4a67      	ldr	r2, [pc, #412]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810390a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 810390c:	e00f      	b.n	810392e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103912:	3308      	adds	r3, #8
 8103914:	2102      	movs	r1, #2
 8103916:	4618      	mov	r0, r3
 8103918:	f000 fe44 	bl	81045a4 <RCCEx_PLL2_Config>
 810391c:	4603      	mov	r3, r0
 810391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103922:	e004      	b.n	810392e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103924:	2301      	movs	r3, #1
 8103926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810392a:	e000      	b.n	810392e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 810392c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810392e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103932:	2b00      	cmp	r3, #0
 8103934:	d10a      	bne.n	810394c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103936:	4b5b      	ldr	r3, [pc, #364]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810393a:	f023 0103 	bic.w	r1, r3, #3
 810393e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103944:	4a57      	ldr	r2, [pc, #348]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103946:	430b      	orrs	r3, r1
 8103948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810394a:	e003      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810394c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8103954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103958:	e9d3 2300 	ldrd	r2, r3, [r3]
 810395c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8103960:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8103964:	2300      	movs	r3, #0
 8103966:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 810396a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 810396e:	460b      	mov	r3, r1
 8103970:	4313      	orrs	r3, r2
 8103972:	f000 809f 	beq.w	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8103976:	4b4c      	ldr	r3, [pc, #304]	@ (8103aa8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8103978:	681b      	ldr	r3, [r3, #0]
 810397a:	4a4b      	ldr	r2, [pc, #300]	@ (8103aa8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810397c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8103980:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8103982:	f7fe fe55 	bl	8102630 <HAL_GetTick>
 8103986:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810398a:	e00b      	b.n	81039a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810398c:	f7fe fe50 	bl	8102630 <HAL_GetTick>
 8103990:	4602      	mov	r2, r0
 8103992:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8103996:	1ad3      	subs	r3, r2, r3
 8103998:	2b64      	cmp	r3, #100	@ 0x64
 810399a:	d903      	bls.n	81039a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 810399c:	2303      	movs	r3, #3
 810399e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81039a2:	e005      	b.n	81039b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81039a4:	4b40      	ldr	r3, [pc, #256]	@ (8103aa8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81039a6:	681b      	ldr	r3, [r3, #0]
 81039a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81039ac:	2b00      	cmp	r3, #0
 81039ae:	d0ed      	beq.n	810398c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81039b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81039b4:	2b00      	cmp	r3, #0
 81039b6:	d179      	bne.n	8103aac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81039b8:	4b3a      	ldr	r3, [pc, #232]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81039bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81039c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81039c4:	4053      	eors	r3, r2
 81039c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81039ca:	2b00      	cmp	r3, #0
 81039cc:	d015      	beq.n	81039fa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81039ce:	4b35      	ldr	r3, [pc, #212]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81039d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81039d6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81039da:	4b32      	ldr	r3, [pc, #200]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81039de:	4a31      	ldr	r2, [pc, #196]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81039e4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81039e6:	4b2f      	ldr	r3, [pc, #188]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81039ea:	4a2e      	ldr	r2, [pc, #184]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81039f0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81039f2:	4a2c      	ldr	r2, [pc, #176]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81039f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039f8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81039fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103a06:	d118      	bne.n	8103a3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103a08:	f7fe fe12 	bl	8102630 <HAL_GetTick>
 8103a0c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103a10:	e00d      	b.n	8103a2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8103a12:	f7fe fe0d 	bl	8102630 <HAL_GetTick>
 8103a16:	4602      	mov	r2, r0
 8103a18:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8103a1c:	1ad2      	subs	r2, r2, r3
 8103a1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8103a22:	429a      	cmp	r2, r3
 8103a24:	d903      	bls.n	8103a2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8103a26:	2303      	movs	r3, #3
 8103a28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8103a2c:	e005      	b.n	8103a3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103a32:	f003 0302 	and.w	r3, r3, #2
 8103a36:	2b00      	cmp	r3, #0
 8103a38:	d0eb      	beq.n	8103a12 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8103a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103a3e:	2b00      	cmp	r3, #0
 8103a40:	d12b      	bne.n	8103a9a <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8103a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8103a4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103a52:	d110      	bne.n	8103a76 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8103a54:	4b13      	ldr	r3, [pc, #76]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a56:	691b      	ldr	r3, [r3, #16]
 8103a58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8103a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103a64:	091b      	lsrs	r3, r3, #4
 8103a66:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8103a6a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8103a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a70:	430b      	orrs	r3, r1
 8103a72:	6113      	str	r3, [r2, #16]
 8103a74:	e005      	b.n	8103a82 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8103a76:	4b0b      	ldr	r3, [pc, #44]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a78:	691b      	ldr	r3, [r3, #16]
 8103a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8103a80:	6113      	str	r3, [r2, #16]
 8103a82:	4b08      	ldr	r3, [pc, #32]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a84:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8103a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103a8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103a8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8103a92:	4a04      	ldr	r2, [pc, #16]	@ (8103aa4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8103a94:	430b      	orrs	r3, r1
 8103a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8103a98:	e00c      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8103a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103a9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8103aa2:	e007      	b.n	8103ab4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8103aa4:	58024400 	.word	0x58024400
 8103aa8:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103ab0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8103ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103abc:	f002 0301 	and.w	r3, r2, #1
 8103ac0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8103ac4:	2300      	movs	r3, #0
 8103ac6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8103aca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8103ace:	460b      	mov	r3, r1
 8103ad0:	4313      	orrs	r3, r2
 8103ad2:	f000 8089 	beq.w	8103be8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8103ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ada:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103adc:	2b28      	cmp	r3, #40	@ 0x28
 8103ade:	d86b      	bhi.n	8103bb8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8103ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8103ae8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8103ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103ae6:	bf00      	nop
 8103ae8:	08103bc1 	.word	0x08103bc1
 8103aec:	08103bb9 	.word	0x08103bb9
 8103af0:	08103bb9 	.word	0x08103bb9
 8103af4:	08103bb9 	.word	0x08103bb9
 8103af8:	08103bb9 	.word	0x08103bb9
 8103afc:	08103bb9 	.word	0x08103bb9
 8103b00:	08103bb9 	.word	0x08103bb9
 8103b04:	08103bb9 	.word	0x08103bb9
 8103b08:	08103b8d 	.word	0x08103b8d
 8103b0c:	08103bb9 	.word	0x08103bb9
 8103b10:	08103bb9 	.word	0x08103bb9
 8103b14:	08103bb9 	.word	0x08103bb9
 8103b18:	08103bb9 	.word	0x08103bb9
 8103b1c:	08103bb9 	.word	0x08103bb9
 8103b20:	08103bb9 	.word	0x08103bb9
 8103b24:	08103bb9 	.word	0x08103bb9
 8103b28:	08103ba3 	.word	0x08103ba3
 8103b2c:	08103bb9 	.word	0x08103bb9
 8103b30:	08103bb9 	.word	0x08103bb9
 8103b34:	08103bb9 	.word	0x08103bb9
 8103b38:	08103bb9 	.word	0x08103bb9
 8103b3c:	08103bb9 	.word	0x08103bb9
 8103b40:	08103bb9 	.word	0x08103bb9
 8103b44:	08103bb9 	.word	0x08103bb9
 8103b48:	08103bc1 	.word	0x08103bc1
 8103b4c:	08103bb9 	.word	0x08103bb9
 8103b50:	08103bb9 	.word	0x08103bb9
 8103b54:	08103bb9 	.word	0x08103bb9
 8103b58:	08103bb9 	.word	0x08103bb9
 8103b5c:	08103bb9 	.word	0x08103bb9
 8103b60:	08103bb9 	.word	0x08103bb9
 8103b64:	08103bb9 	.word	0x08103bb9
 8103b68:	08103bc1 	.word	0x08103bc1
 8103b6c:	08103bb9 	.word	0x08103bb9
 8103b70:	08103bb9 	.word	0x08103bb9
 8103b74:	08103bb9 	.word	0x08103bb9
 8103b78:	08103bb9 	.word	0x08103bb9
 8103b7c:	08103bb9 	.word	0x08103bb9
 8103b80:	08103bb9 	.word	0x08103bb9
 8103b84:	08103bb9 	.word	0x08103bb9
 8103b88:	08103bc1 	.word	0x08103bc1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103b90:	3308      	adds	r3, #8
 8103b92:	2101      	movs	r1, #1
 8103b94:	4618      	mov	r0, r3
 8103b96:	f000 fd05 	bl	81045a4 <RCCEx_PLL2_Config>
 8103b9a:	4603      	mov	r3, r0
 8103b9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103ba0:	e00f      	b.n	8103bc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ba6:	3328      	adds	r3, #40	@ 0x28
 8103ba8:	2101      	movs	r1, #1
 8103baa:	4618      	mov	r0, r3
 8103bac:	f000 fdac 	bl	8104708 <RCCEx_PLL3_Config>
 8103bb0:	4603      	mov	r3, r0
 8103bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103bb6:	e004      	b.n	8103bc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103bb8:	2301      	movs	r3, #1
 8103bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103bbe:	e000      	b.n	8103bc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8103bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103bc6:	2b00      	cmp	r3, #0
 8103bc8:	d10a      	bne.n	8103be0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8103bca:	4bbf      	ldr	r3, [pc, #764]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103bce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8103bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103bd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103bd8:	4abb      	ldr	r2, [pc, #748]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103bda:	430b      	orrs	r3, r1
 8103bdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8103bde:	e003      	b.n	8103be8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103be4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103bf0:	f002 0302 	and.w	r3, r2, #2
 8103bf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8103bf8:	2300      	movs	r3, #0
 8103bfa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8103bfe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8103c02:	460b      	mov	r3, r1
 8103c04:	4313      	orrs	r3, r2
 8103c06:	d041      	beq.n	8103c8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8103c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8103c0e:	2b05      	cmp	r3, #5
 8103c10:	d824      	bhi.n	8103c5c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8103c12:	a201      	add	r2, pc, #4	@ (adr r2, 8103c18 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8103c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103c18:	08103c65 	.word	0x08103c65
 8103c1c:	08103c31 	.word	0x08103c31
 8103c20:	08103c47 	.word	0x08103c47
 8103c24:	08103c65 	.word	0x08103c65
 8103c28:	08103c65 	.word	0x08103c65
 8103c2c:	08103c65 	.word	0x08103c65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c34:	3308      	adds	r3, #8
 8103c36:	2101      	movs	r1, #1
 8103c38:	4618      	mov	r0, r3
 8103c3a:	f000 fcb3 	bl	81045a4 <RCCEx_PLL2_Config>
 8103c3e:	4603      	mov	r3, r0
 8103c40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103c44:	e00f      	b.n	8103c66 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c4a:	3328      	adds	r3, #40	@ 0x28
 8103c4c:	2101      	movs	r1, #1
 8103c4e:	4618      	mov	r0, r3
 8103c50:	f000 fd5a 	bl	8104708 <RCCEx_PLL3_Config>
 8103c54:	4603      	mov	r3, r0
 8103c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103c5a:	e004      	b.n	8103c66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103c5c:	2301      	movs	r3, #1
 8103c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103c62:	e000      	b.n	8103c66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8103c64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103c6a:	2b00      	cmp	r3, #0
 8103c6c:	d10a      	bne.n	8103c84 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8103c6e:	4b96      	ldr	r3, [pc, #600]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103c72:	f023 0107 	bic.w	r1, r3, #7
 8103c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8103c7c:	4a92      	ldr	r2, [pc, #584]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103c7e:	430b      	orrs	r3, r1
 8103c80:	6553      	str	r3, [r2, #84]	@ 0x54
 8103c82:	e003      	b.n	8103c8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103c88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8103c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c94:	f002 0304 	and.w	r3, r2, #4
 8103c98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8103c9c:	2300      	movs	r3, #0
 8103c9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8103ca2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8103ca6:	460b      	mov	r3, r1
 8103ca8:	4313      	orrs	r3, r2
 8103caa:	d044      	beq.n	8103d36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8103cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103cb4:	2b05      	cmp	r3, #5
 8103cb6:	d825      	bhi.n	8103d04 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8103cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8103cc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8103cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103cbe:	bf00      	nop
 8103cc0:	08103d0d 	.word	0x08103d0d
 8103cc4:	08103cd9 	.word	0x08103cd9
 8103cc8:	08103cef 	.word	0x08103cef
 8103ccc:	08103d0d 	.word	0x08103d0d
 8103cd0:	08103d0d 	.word	0x08103d0d
 8103cd4:	08103d0d 	.word	0x08103d0d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cdc:	3308      	adds	r3, #8
 8103cde:	2101      	movs	r1, #1
 8103ce0:	4618      	mov	r0, r3
 8103ce2:	f000 fc5f 	bl	81045a4 <RCCEx_PLL2_Config>
 8103ce6:	4603      	mov	r3, r0
 8103ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103cec:	e00f      	b.n	8103d0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103cf2:	3328      	adds	r3, #40	@ 0x28
 8103cf4:	2101      	movs	r1, #1
 8103cf6:	4618      	mov	r0, r3
 8103cf8:	f000 fd06 	bl	8104708 <RCCEx_PLL3_Config>
 8103cfc:	4603      	mov	r3, r0
 8103cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103d02:	e004      	b.n	8103d0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103d04:	2301      	movs	r3, #1
 8103d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103d0a:	e000      	b.n	8103d0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8103d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d12:	2b00      	cmp	r3, #0
 8103d14:	d10b      	bne.n	8103d2e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103d16:	4b6c      	ldr	r3, [pc, #432]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103d1a:	f023 0107 	bic.w	r1, r3, #7
 8103d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103d26:	4a68      	ldr	r2, [pc, #416]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103d28:	430b      	orrs	r3, r1
 8103d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8103d2c:	e003      	b.n	8103d36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103d32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d3e:	f002 0320 	and.w	r3, r2, #32
 8103d42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8103d46:	2300      	movs	r3, #0
 8103d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8103d4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8103d50:	460b      	mov	r3, r1
 8103d52:	4313      	orrs	r3, r2
 8103d54:	d055      	beq.n	8103e02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8103d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8103d5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103d62:	d033      	beq.n	8103dcc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8103d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103d68:	d82c      	bhi.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103d6e:	d02f      	beq.n	8103dd0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8103d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103d74:	d826      	bhi.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103d76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103d7a:	d02b      	beq.n	8103dd4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8103d7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103d80:	d820      	bhi.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103d82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103d86:	d012      	beq.n	8103dae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8103d88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103d8c:	d81a      	bhi.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103d8e:	2b00      	cmp	r3, #0
 8103d90:	d022      	beq.n	8103dd8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8103d92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103d96:	d115      	bne.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103d9c:	3308      	adds	r3, #8
 8103d9e:	2100      	movs	r1, #0
 8103da0:	4618      	mov	r0, r3
 8103da2:	f000 fbff 	bl	81045a4 <RCCEx_PLL2_Config>
 8103da6:	4603      	mov	r3, r0
 8103da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103dac:	e015      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103db2:	3328      	adds	r3, #40	@ 0x28
 8103db4:	2102      	movs	r1, #2
 8103db6:	4618      	mov	r0, r3
 8103db8:	f000 fca6 	bl	8104708 <RCCEx_PLL3_Config>
 8103dbc:	4603      	mov	r3, r0
 8103dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103dc2:	e00a      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103dc4:	2301      	movs	r3, #1
 8103dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103dca:	e006      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103dcc:	bf00      	nop
 8103dce:	e004      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103dd0:	bf00      	nop
 8103dd2:	e002      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103dd4:	bf00      	nop
 8103dd6:	e000      	b.n	8103dda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8103dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103dde:	2b00      	cmp	r3, #0
 8103de0:	d10b      	bne.n	8103dfa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103de2:	4b39      	ldr	r3, [pc, #228]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103de6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8103df2:	4a35      	ldr	r2, [pc, #212]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103df4:	430b      	orrs	r3, r1
 8103df6:	6553      	str	r3, [r2, #84]	@ 0x54
 8103df8:	e003      	b.n	8103e02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103dfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103e0a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8103e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8103e12:	2300      	movs	r3, #0
 8103e14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8103e18:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8103e1c:	460b      	mov	r3, r1
 8103e1e:	4313      	orrs	r3, r2
 8103e20:	d058      	beq.n	8103ed4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8103e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103e2a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103e2e:	d033      	beq.n	8103e98 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8103e30:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103e34:	d82c      	bhi.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103e36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103e3a:	d02f      	beq.n	8103e9c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8103e3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103e40:	d826      	bhi.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103e42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103e46:	d02b      	beq.n	8103ea0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8103e48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103e4c:	d820      	bhi.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103e4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103e52:	d012      	beq.n	8103e7a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8103e54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103e58:	d81a      	bhi.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103e5a:	2b00      	cmp	r3, #0
 8103e5c:	d022      	beq.n	8103ea4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8103e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8103e62:	d115      	bne.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e68:	3308      	adds	r3, #8
 8103e6a:	2100      	movs	r1, #0
 8103e6c:	4618      	mov	r0, r3
 8103e6e:	f000 fb99 	bl	81045a4 <RCCEx_PLL2_Config>
 8103e72:	4603      	mov	r3, r0
 8103e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103e78:	e015      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103e7e:	3328      	adds	r3, #40	@ 0x28
 8103e80:	2102      	movs	r1, #2
 8103e82:	4618      	mov	r0, r3
 8103e84:	f000 fc40 	bl	8104708 <RCCEx_PLL3_Config>
 8103e88:	4603      	mov	r3, r0
 8103e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103e8e:	e00a      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103e90:	2301      	movs	r3, #1
 8103e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103e96:	e006      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103e98:	bf00      	nop
 8103e9a:	e004      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103e9c:	bf00      	nop
 8103e9e:	e002      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103ea0:	bf00      	nop
 8103ea2:	e000      	b.n	8103ea6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103eaa:	2b00      	cmp	r3, #0
 8103eac:	d10e      	bne.n	8103ecc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103eae:	4b06      	ldr	r3, [pc, #24]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103eb2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8103eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103eba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103ebe:	4a02      	ldr	r2, [pc, #8]	@ (8103ec8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103ec0:	430b      	orrs	r3, r1
 8103ec2:	6593      	str	r3, [r2, #88]	@ 0x58
 8103ec4:	e006      	b.n	8103ed4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8103ec6:	bf00      	nop
 8103ec8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103ed0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103edc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8103ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8103ee4:	2300      	movs	r3, #0
 8103ee6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8103eea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8103eee:	460b      	mov	r3, r1
 8103ef0:	4313      	orrs	r3, r2
 8103ef2:	d055      	beq.n	8103fa0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8103ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ef8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103efc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103f00:	d033      	beq.n	8103f6a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8103f02:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103f06:	d82c      	bhi.n	8103f62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103f0c:	d02f      	beq.n	8103f6e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8103f0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103f12:	d826      	bhi.n	8103f62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103f14:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103f18:	d02b      	beq.n	8103f72 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8103f1a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103f1e:	d820      	bhi.n	8103f62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103f20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103f24:	d012      	beq.n	8103f4c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8103f26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103f2a:	d81a      	bhi.n	8103f62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103f2c:	2b00      	cmp	r3, #0
 8103f2e:	d022      	beq.n	8103f76 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8103f30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103f34:	d115      	bne.n	8103f62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f3a:	3308      	adds	r3, #8
 8103f3c:	2100      	movs	r1, #0
 8103f3e:	4618      	mov	r0, r3
 8103f40:	f000 fb30 	bl	81045a4 <RCCEx_PLL2_Config>
 8103f44:	4603      	mov	r3, r0
 8103f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103f4a:	e015      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f50:	3328      	adds	r3, #40	@ 0x28
 8103f52:	2102      	movs	r1, #2
 8103f54:	4618      	mov	r0, r3
 8103f56:	f000 fbd7 	bl	8104708 <RCCEx_PLL3_Config>
 8103f5a:	4603      	mov	r3, r0
 8103f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103f60:	e00a      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103f62:	2301      	movs	r3, #1
 8103f64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103f68:	e006      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103f6a:	bf00      	nop
 8103f6c:	e004      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103f6e:	bf00      	nop
 8103f70:	e002      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103f72:	bf00      	nop
 8103f74:	e000      	b.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103f76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f7c:	2b00      	cmp	r3, #0
 8103f7e:	d10b      	bne.n	8103f98 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103f80:	4ba1      	ldr	r3, [pc, #644]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103f84:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8103f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103f8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103f90:	4a9d      	ldr	r2, [pc, #628]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103f92:	430b      	orrs	r3, r1
 8103f94:	6593      	str	r3, [r2, #88]	@ 0x58
 8103f96:	e003      	b.n	8103fa0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103fa8:	f002 0308 	and.w	r3, r2, #8
 8103fac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8103fb0:	2300      	movs	r3, #0
 8103fb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8103fb6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103fba:	460b      	mov	r3, r1
 8103fbc:	4313      	orrs	r3, r2
 8103fbe:	d01e      	beq.n	8103ffe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8103fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103fcc:	d10c      	bne.n	8103fe8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103fd2:	3328      	adds	r3, #40	@ 0x28
 8103fd4:	2102      	movs	r1, #2
 8103fd6:	4618      	mov	r0, r3
 8103fd8:	f000 fb96 	bl	8104708 <RCCEx_PLL3_Config>
 8103fdc:	4603      	mov	r3, r0
 8103fde:	2b00      	cmp	r3, #0
 8103fe0:	d002      	beq.n	8103fe8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8103fe2:	2301      	movs	r3, #1
 8103fe4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103fe8:	4b87      	ldr	r3, [pc, #540]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103fec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103ff8:	4a83      	ldr	r2, [pc, #524]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103ffa:	430b      	orrs	r3, r1
 8103ffc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104006:	f002 0310 	and.w	r3, r2, #16
 810400a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 810400e:	2300      	movs	r3, #0
 8104010:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8104014:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8104018:	460b      	mov	r3, r1
 810401a:	4313      	orrs	r3, r2
 810401c:	d01e      	beq.n	810405c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 810401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8104026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810402a:	d10c      	bne.n	8104046 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810402c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104030:	3328      	adds	r3, #40	@ 0x28
 8104032:	2102      	movs	r1, #2
 8104034:	4618      	mov	r0, r3
 8104036:	f000 fb67 	bl	8104708 <RCCEx_PLL3_Config>
 810403a:	4603      	mov	r3, r0
 810403c:	2b00      	cmp	r3, #0
 810403e:	d002      	beq.n	8104046 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8104040:	2301      	movs	r3, #1
 8104042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104046:	4b70      	ldr	r3, [pc, #448]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810404a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 810404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104052:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8104056:	4a6c      	ldr	r2, [pc, #432]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104058:	430b      	orrs	r3, r1
 810405a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 810405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104064:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8104068:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 810406c:	2300      	movs	r3, #0
 810406e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8104072:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8104076:	460b      	mov	r3, r1
 8104078:	4313      	orrs	r3, r2
 810407a:	d03e      	beq.n	81040fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 810407c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104080:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8104084:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104088:	d022      	beq.n	81040d0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 810408a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810408e:	d81b      	bhi.n	81040c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8104090:	2b00      	cmp	r3, #0
 8104092:	d003      	beq.n	810409c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8104094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104098:	d00b      	beq.n	81040b2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 810409a:	e015      	b.n	81040c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810409c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040a0:	3308      	adds	r3, #8
 81040a2:	2100      	movs	r1, #0
 81040a4:	4618      	mov	r0, r3
 81040a6:	f000 fa7d 	bl	81045a4 <RCCEx_PLL2_Config>
 81040aa:	4603      	mov	r3, r0
 81040ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81040b0:	e00f      	b.n	81040d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81040b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040b6:	3328      	adds	r3, #40	@ 0x28
 81040b8:	2102      	movs	r1, #2
 81040ba:	4618      	mov	r0, r3
 81040bc:	f000 fb24 	bl	8104708 <RCCEx_PLL3_Config>
 81040c0:	4603      	mov	r3, r0
 81040c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81040c6:	e004      	b.n	81040d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81040c8:	2301      	movs	r3, #1
 81040ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81040ce:	e000      	b.n	81040d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 81040d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81040d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81040d6:	2b00      	cmp	r3, #0
 81040d8:	d10b      	bne.n	81040f2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81040da:	4b4b      	ldr	r3, [pc, #300]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81040dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81040de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 81040e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81040ea:	4a47      	ldr	r2, [pc, #284]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81040ec:	430b      	orrs	r3, r1
 81040ee:	6593      	str	r3, [r2, #88]	@ 0x58
 81040f0:	e003      	b.n	81040fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81040f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81040f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81040fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81040fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104102:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8104106:	67bb      	str	r3, [r7, #120]	@ 0x78
 8104108:	2300      	movs	r3, #0
 810410a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 810410c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8104110:	460b      	mov	r3, r1
 8104112:	4313      	orrs	r3, r2
 8104114:	d03b      	beq.n	810418e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8104116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810411a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810411e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104122:	d01f      	beq.n	8104164 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8104124:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104128:	d818      	bhi.n	810415c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 810412a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810412e:	d003      	beq.n	8104138 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8104130:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104134:	d007      	beq.n	8104146 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8104136:	e011      	b.n	810415c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104138:	4b33      	ldr	r3, [pc, #204]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810413a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810413c:	4a32      	ldr	r2, [pc, #200]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810413e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104142:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8104144:	e00f      	b.n	8104166 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810414a:	3328      	adds	r3, #40	@ 0x28
 810414c:	2101      	movs	r1, #1
 810414e:	4618      	mov	r0, r3
 8104150:	f000 fada 	bl	8104708 <RCCEx_PLL3_Config>
 8104154:	4603      	mov	r3, r0
 8104156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 810415a:	e004      	b.n	8104166 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810415c:	2301      	movs	r3, #1
 810415e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104162:	e000      	b.n	8104166 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8104164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810416a:	2b00      	cmp	r3, #0
 810416c:	d10b      	bne.n	8104186 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810416e:	4b26      	ldr	r3, [pc, #152]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104172:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8104176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810417e:	4a22      	ldr	r2, [pc, #136]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104180:	430b      	orrs	r3, r1
 8104182:	6553      	str	r3, [r2, #84]	@ 0x54
 8104184:	e003      	b.n	810418e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810418a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810418e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104196:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 810419a:	673b      	str	r3, [r7, #112]	@ 0x70
 810419c:	2300      	movs	r3, #0
 810419e:	677b      	str	r3, [r7, #116]	@ 0x74
 81041a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 81041a4:	460b      	mov	r3, r1
 81041a6:	4313      	orrs	r3, r2
 81041a8:	d034      	beq.n	8104214 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81041b0:	2b00      	cmp	r3, #0
 81041b2:	d003      	beq.n	81041bc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 81041b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81041b8:	d007      	beq.n	81041ca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 81041ba:	e011      	b.n	81041e0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81041bc:	4b12      	ldr	r3, [pc, #72]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81041c0:	4a11      	ldr	r2, [pc, #68]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81041c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81041c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81041c8:	e00e      	b.n	81041e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81041ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041ce:	3308      	adds	r3, #8
 81041d0:	2102      	movs	r1, #2
 81041d2:	4618      	mov	r0, r3
 81041d4:	f000 f9e6 	bl	81045a4 <RCCEx_PLL2_Config>
 81041d8:	4603      	mov	r3, r0
 81041da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81041de:	e003      	b.n	81041e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81041e0:	2301      	movs	r3, #1
 81041e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81041e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81041e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81041ec:	2b00      	cmp	r3, #0
 81041ee:	d10d      	bne.n	810420c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81041f0:	4b05      	ldr	r3, [pc, #20]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81041f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81041f4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 81041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81041fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81041fe:	4a02      	ldr	r2, [pc, #8]	@ (8104208 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104200:	430b      	orrs	r3, r1
 8104202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8104204:	e006      	b.n	8104214 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8104206:	bf00      	nop
 8104208:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810420c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104218:	e9d3 2300 	ldrd	r2, r3, [r3]
 810421c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8104220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8104222:	2300      	movs	r3, #0
 8104224:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8104226:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 810422a:	460b      	mov	r3, r1
 810422c:	4313      	orrs	r3, r2
 810422e:	d00c      	beq.n	810424a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104234:	3328      	adds	r3, #40	@ 0x28
 8104236:	2102      	movs	r1, #2
 8104238:	4618      	mov	r0, r3
 810423a:	f000 fa65 	bl	8104708 <RCCEx_PLL3_Config>
 810423e:	4603      	mov	r3, r0
 8104240:	2b00      	cmp	r3, #0
 8104242:	d002      	beq.n	810424a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8104244:	2301      	movs	r3, #1
 8104246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 810424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104252:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8104256:	663b      	str	r3, [r7, #96]	@ 0x60
 8104258:	2300      	movs	r3, #0
 810425a:	667b      	str	r3, [r7, #100]	@ 0x64
 810425c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8104260:	460b      	mov	r3, r1
 8104262:	4313      	orrs	r3, r2
 8104264:	d038      	beq.n	81042d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8104266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810426a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810426e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104272:	d018      	beq.n	81042a6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8104274:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104278:	d811      	bhi.n	810429e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 810427a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810427e:	d014      	beq.n	81042aa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8104280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8104284:	d80b      	bhi.n	810429e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8104286:	2b00      	cmp	r3, #0
 8104288:	d011      	beq.n	81042ae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 810428a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810428e:	d106      	bne.n	810429e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104290:	4bc3      	ldr	r3, [pc, #780]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104294:	4ac2      	ldr	r2, [pc, #776]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810429a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 810429c:	e008      	b.n	81042b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810429e:	2301      	movs	r3, #1
 81042a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81042a4:	e004      	b.n	81042b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81042a6:	bf00      	nop
 81042a8:	e002      	b.n	81042b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81042aa:	bf00      	nop
 81042ac:	e000      	b.n	81042b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81042ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81042b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81042b4:	2b00      	cmp	r3, #0
 81042b6:	d10b      	bne.n	81042d0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81042b8:	4bb9      	ldr	r3, [pc, #740]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81042ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81042bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81042c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81042c8:	4ab5      	ldr	r2, [pc, #724]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81042ca:	430b      	orrs	r3, r1
 81042cc:	6553      	str	r3, [r2, #84]	@ 0x54
 81042ce:	e003      	b.n	81042d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81042d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81042dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81042e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 81042e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 81042e6:	2300      	movs	r3, #0
 81042e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 81042ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 81042ee:	460b      	mov	r3, r1
 81042f0:	4313      	orrs	r3, r2
 81042f2:	d009      	beq.n	8104308 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81042f4:	4baa      	ldr	r3, [pc, #680]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81042f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81042f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81042fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8104302:	4aa7      	ldr	r2, [pc, #668]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104304:	430b      	orrs	r3, r1
 8104306:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810430c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104310:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8104314:	653b      	str	r3, [r7, #80]	@ 0x50
 8104316:	2300      	movs	r3, #0
 8104318:	657b      	str	r3, [r7, #84]	@ 0x54
 810431a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 810431e:	460b      	mov	r3, r1
 8104320:	4313      	orrs	r3, r2
 8104322:	d00a      	beq.n	810433a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104324:	4b9e      	ldr	r3, [pc, #632]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104326:	691b      	ldr	r3, [r3, #16]
 8104328:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 810432c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104330:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8104334:	4a9a      	ldr	r2, [pc, #616]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104336:	430b      	orrs	r3, r1
 8104338:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810433a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810433e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104342:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8104346:	64bb      	str	r3, [r7, #72]	@ 0x48
 8104348:	2300      	movs	r3, #0
 810434a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810434c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8104350:	460b      	mov	r3, r1
 8104352:	4313      	orrs	r3, r2
 8104354:	d009      	beq.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8104356:	4b92      	ldr	r3, [pc, #584]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810435a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 810435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104364:	4a8e      	ldr	r2, [pc, #568]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104366:	430b      	orrs	r3, r1
 8104368:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810436e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104372:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8104376:	643b      	str	r3, [r7, #64]	@ 0x40
 8104378:	2300      	movs	r3, #0
 810437a:	647b      	str	r3, [r7, #68]	@ 0x44
 810437c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8104380:	460b      	mov	r3, r1
 8104382:	4313      	orrs	r3, r2
 8104384:	d00e      	beq.n	81043a4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104386:	4b86      	ldr	r3, [pc, #536]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104388:	691b      	ldr	r3, [r3, #16]
 810438a:	4a85      	ldr	r2, [pc, #532]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810438c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8104390:	6113      	str	r3, [r2, #16]
 8104392:	4b83      	ldr	r3, [pc, #524]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104394:	6919      	ldr	r1, [r3, #16]
 8104396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810439a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 810439e:	4a80      	ldr	r2, [pc, #512]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81043a0:	430b      	orrs	r3, r1
 81043a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81043a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043ac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 81043b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 81043b2:	2300      	movs	r3, #0
 81043b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81043b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 81043ba:	460b      	mov	r3, r1
 81043bc:	4313      	orrs	r3, r2
 81043be:	d009      	beq.n	81043d4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81043c0:	4b77      	ldr	r3, [pc, #476]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81043c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81043c4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81043c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81043ce:	4a74      	ldr	r2, [pc, #464]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81043d0:	430b      	orrs	r3, r1
 81043d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043dc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 81043e0:	633b      	str	r3, [r7, #48]	@ 0x30
 81043e2:	2300      	movs	r3, #0
 81043e4:	637b      	str	r3, [r7, #52]	@ 0x34
 81043e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 81043ea:	460b      	mov	r3, r1
 81043ec:	4313      	orrs	r3, r2
 81043ee:	d00a      	beq.n	8104406 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81043f0:	4b6b      	ldr	r3, [pc, #428]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81043f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81043f4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 81043f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81043fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8104400:	4a67      	ldr	r2, [pc, #412]	@ (81045a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8104402:	430b      	orrs	r3, r1
 8104404:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8104406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810440e:	2100      	movs	r1, #0
 8104410:	62b9      	str	r1, [r7, #40]	@ 0x28
 8104412:	f003 0301 	and.w	r3, r3, #1
 8104416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8104418:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 810441c:	460b      	mov	r3, r1
 810441e:	4313      	orrs	r3, r2
 8104420:	d011      	beq.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104426:	3308      	adds	r3, #8
 8104428:	2100      	movs	r1, #0
 810442a:	4618      	mov	r0, r3
 810442c:	f000 f8ba 	bl	81045a4 <RCCEx_PLL2_Config>
 8104430:	4603      	mov	r3, r0
 8104432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810443a:	2b00      	cmp	r3, #0
 810443c:	d003      	beq.n	8104446 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810443e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8104446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810444a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810444e:	2100      	movs	r1, #0
 8104450:	6239      	str	r1, [r7, #32]
 8104452:	f003 0302 	and.w	r3, r3, #2
 8104456:	627b      	str	r3, [r7, #36]	@ 0x24
 8104458:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 810445c:	460b      	mov	r3, r1
 810445e:	4313      	orrs	r3, r2
 8104460:	d011      	beq.n	8104486 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104466:	3308      	adds	r3, #8
 8104468:	2101      	movs	r1, #1
 810446a:	4618      	mov	r0, r3
 810446c:	f000 f89a 	bl	81045a4 <RCCEx_PLL2_Config>
 8104470:	4603      	mov	r3, r0
 8104472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810447a:	2b00      	cmp	r3, #0
 810447c:	d003      	beq.n	8104486 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810447e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8104486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810448a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810448e:	2100      	movs	r1, #0
 8104490:	61b9      	str	r1, [r7, #24]
 8104492:	f003 0304 	and.w	r3, r3, #4
 8104496:	61fb      	str	r3, [r7, #28]
 8104498:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810449c:	460b      	mov	r3, r1
 810449e:	4313      	orrs	r3, r2
 81044a0:	d011      	beq.n	81044c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81044a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044a6:	3308      	adds	r3, #8
 81044a8:	2102      	movs	r1, #2
 81044aa:	4618      	mov	r0, r3
 81044ac:	f000 f87a 	bl	81045a4 <RCCEx_PLL2_Config>
 81044b0:	4603      	mov	r3, r0
 81044b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81044b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81044ba:	2b00      	cmp	r3, #0
 81044bc:	d003      	beq.n	81044c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81044c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 81044ce:	2100      	movs	r1, #0
 81044d0:	6139      	str	r1, [r7, #16]
 81044d2:	f003 0308 	and.w	r3, r3, #8
 81044d6:	617b      	str	r3, [r7, #20]
 81044d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81044dc:	460b      	mov	r3, r1
 81044de:	4313      	orrs	r3, r2
 81044e0:	d011      	beq.n	8104506 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81044e6:	3328      	adds	r3, #40	@ 0x28
 81044e8:	2100      	movs	r1, #0
 81044ea:	4618      	mov	r0, r3
 81044ec:	f000 f90c 	bl	8104708 <RCCEx_PLL3_Config>
 81044f0:	4603      	mov	r3, r0
 81044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 81044f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81044fa:	2b00      	cmp	r3, #0
 81044fc:	d003      	beq.n	8104506 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8104506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810450a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810450e:	2100      	movs	r1, #0
 8104510:	60b9      	str	r1, [r7, #8]
 8104512:	f003 0310 	and.w	r3, r3, #16
 8104516:	60fb      	str	r3, [r7, #12]
 8104518:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 810451c:	460b      	mov	r3, r1
 810451e:	4313      	orrs	r3, r2
 8104520:	d011      	beq.n	8104546 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104526:	3328      	adds	r3, #40	@ 0x28
 8104528:	2101      	movs	r1, #1
 810452a:	4618      	mov	r0, r3
 810452c:	f000 f8ec 	bl	8104708 <RCCEx_PLL3_Config>
 8104530:	4603      	mov	r3, r0
 8104532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810453a:	2b00      	cmp	r3, #0
 810453c:	d003      	beq.n	8104546 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810453e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8104546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810454e:	2100      	movs	r1, #0
 8104550:	6039      	str	r1, [r7, #0]
 8104552:	f003 0320 	and.w	r3, r3, #32
 8104556:	607b      	str	r3, [r7, #4]
 8104558:	e9d7 1200 	ldrd	r1, r2, [r7]
 810455c:	460b      	mov	r3, r1
 810455e:	4313      	orrs	r3, r2
 8104560:	d011      	beq.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104566:	3328      	adds	r3, #40	@ 0x28
 8104568:	2102      	movs	r1, #2
 810456a:	4618      	mov	r0, r3
 810456c:	f000 f8cc 	bl	8104708 <RCCEx_PLL3_Config>
 8104570:	4603      	mov	r3, r0
 8104572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8104576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810457a:	2b00      	cmp	r3, #0
 810457c:	d003      	beq.n	8104586 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810457e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104582:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8104586:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 810458a:	2b00      	cmp	r3, #0
 810458c:	d101      	bne.n	8104592 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 810458e:	2300      	movs	r3, #0
 8104590:	e000      	b.n	8104594 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8104592:	2301      	movs	r3, #1
}
 8104594:	4618      	mov	r0, r3
 8104596:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 810459a:	46bd      	mov	sp, r7
 810459c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81045a0:	58024400 	.word	0x58024400

081045a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81045a4:	b580      	push	{r7, lr}
 81045a6:	b084      	sub	sp, #16
 81045a8:	af00      	add	r7, sp, #0
 81045aa:	6078      	str	r0, [r7, #4]
 81045ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81045ae:	2300      	movs	r3, #0
 81045b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81045b2:	4b54      	ldr	r3, [pc, #336]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81045b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81045b6:	f003 0303 	and.w	r3, r3, #3
 81045ba:	2b03      	cmp	r3, #3
 81045bc:	d101      	bne.n	81045c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81045be:	2301      	movs	r3, #1
 81045c0:	e09b      	b.n	81046fa <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81045c2:	4b50      	ldr	r3, [pc, #320]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81045c4:	681b      	ldr	r3, [r3, #0]
 81045c6:	4a4f      	ldr	r2, [pc, #316]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81045c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81045cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81045ce:	f7fe f82f 	bl	8102630 <HAL_GetTick>
 81045d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81045d4:	e008      	b.n	81045e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81045d6:	f7fe f82b 	bl	8102630 <HAL_GetTick>
 81045da:	4602      	mov	r2, r0
 81045dc:	68bb      	ldr	r3, [r7, #8]
 81045de:	1ad3      	subs	r3, r2, r3
 81045e0:	2b02      	cmp	r3, #2
 81045e2:	d901      	bls.n	81045e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81045e4:	2303      	movs	r3, #3
 81045e6:	e088      	b.n	81046fa <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81045e8:	4b46      	ldr	r3, [pc, #280]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81045ea:	681b      	ldr	r3, [r3, #0]
 81045ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81045f0:	2b00      	cmp	r3, #0
 81045f2:	d1f0      	bne.n	81045d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81045f4:	4b43      	ldr	r3, [pc, #268]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81045f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81045f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 81045fc:	687b      	ldr	r3, [r7, #4]
 81045fe:	681b      	ldr	r3, [r3, #0]
 8104600:	031b      	lsls	r3, r3, #12
 8104602:	4940      	ldr	r1, [pc, #256]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104604:	4313      	orrs	r3, r2
 8104606:	628b      	str	r3, [r1, #40]	@ 0x28
 8104608:	687b      	ldr	r3, [r7, #4]
 810460a:	685b      	ldr	r3, [r3, #4]
 810460c:	3b01      	subs	r3, #1
 810460e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104612:	687b      	ldr	r3, [r7, #4]
 8104614:	689b      	ldr	r3, [r3, #8]
 8104616:	3b01      	subs	r3, #1
 8104618:	025b      	lsls	r3, r3, #9
 810461a:	b29b      	uxth	r3, r3
 810461c:	431a      	orrs	r2, r3
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	68db      	ldr	r3, [r3, #12]
 8104622:	3b01      	subs	r3, #1
 8104624:	041b      	lsls	r3, r3, #16
 8104626:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810462a:	431a      	orrs	r2, r3
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	691b      	ldr	r3, [r3, #16]
 8104630:	3b01      	subs	r3, #1
 8104632:	061b      	lsls	r3, r3, #24
 8104634:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8104638:	4932      	ldr	r1, [pc, #200]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810463a:	4313      	orrs	r3, r2
 810463c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810463e:	4b31      	ldr	r3, [pc, #196]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104642:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	695b      	ldr	r3, [r3, #20]
 810464a:	492e      	ldr	r1, [pc, #184]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810464c:	4313      	orrs	r3, r2
 810464e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104650:	4b2c      	ldr	r3, [pc, #176]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104654:	f023 0220 	bic.w	r2, r3, #32
 8104658:	687b      	ldr	r3, [r7, #4]
 810465a:	699b      	ldr	r3, [r3, #24]
 810465c:	4929      	ldr	r1, [pc, #164]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810465e:	4313      	orrs	r3, r2
 8104660:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104662:	4b28      	ldr	r3, [pc, #160]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104666:	4a27      	ldr	r2, [pc, #156]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104668:	f023 0310 	bic.w	r3, r3, #16
 810466c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810466e:	4b25      	ldr	r3, [pc, #148]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104672:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8104676:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810467a:	687a      	ldr	r2, [r7, #4]
 810467c:	69d2      	ldr	r2, [r2, #28]
 810467e:	00d2      	lsls	r2, r2, #3
 8104680:	4920      	ldr	r1, [pc, #128]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104682:	4313      	orrs	r3, r2
 8104684:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8104686:	4b1f      	ldr	r3, [pc, #124]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 8104688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810468a:	4a1e      	ldr	r2, [pc, #120]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810468c:	f043 0310 	orr.w	r3, r3, #16
 8104690:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8104692:	683b      	ldr	r3, [r7, #0]
 8104694:	2b00      	cmp	r3, #0
 8104696:	d106      	bne.n	81046a6 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104698:	4b1a      	ldr	r3, [pc, #104]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810469c:	4a19      	ldr	r2, [pc, #100]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 810469e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81046a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81046a4:	e00f      	b.n	81046c6 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81046a6:	683b      	ldr	r3, [r7, #0]
 81046a8:	2b01      	cmp	r3, #1
 81046aa:	d106      	bne.n	81046ba <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81046ac:	4b15      	ldr	r3, [pc, #84]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81046b0:	4a14      	ldr	r2, [pc, #80]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81046b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81046b8:	e005      	b.n	81046c6 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81046ba:	4b12      	ldr	r3, [pc, #72]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81046be:	4a11      	ldr	r2, [pc, #68]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81046c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81046c6:	4b0f      	ldr	r3, [pc, #60]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046c8:	681b      	ldr	r3, [r3, #0]
 81046ca:	4a0e      	ldr	r2, [pc, #56]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81046d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81046d2:	f7fd ffad 	bl	8102630 <HAL_GetTick>
 81046d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81046d8:	e008      	b.n	81046ec <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81046da:	f7fd ffa9 	bl	8102630 <HAL_GetTick>
 81046de:	4602      	mov	r2, r0
 81046e0:	68bb      	ldr	r3, [r7, #8]
 81046e2:	1ad3      	subs	r3, r2, r3
 81046e4:	2b02      	cmp	r3, #2
 81046e6:	d901      	bls.n	81046ec <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81046e8:	2303      	movs	r3, #3
 81046ea:	e006      	b.n	81046fa <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81046ec:	4b05      	ldr	r3, [pc, #20]	@ (8104704 <RCCEx_PLL2_Config+0x160>)
 81046ee:	681b      	ldr	r3, [r3, #0]
 81046f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81046f4:	2b00      	cmp	r3, #0
 81046f6:	d0f0      	beq.n	81046da <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81046f8:	7bfb      	ldrb	r3, [r7, #15]
}
 81046fa:	4618      	mov	r0, r3
 81046fc:	3710      	adds	r7, #16
 81046fe:	46bd      	mov	sp, r7
 8104700:	bd80      	pop	{r7, pc}
 8104702:	bf00      	nop
 8104704:	58024400 	.word	0x58024400

08104708 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8104708:	b580      	push	{r7, lr}
 810470a:	b084      	sub	sp, #16
 810470c:	af00      	add	r7, sp, #0
 810470e:	6078      	str	r0, [r7, #4]
 8104710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104712:	2300      	movs	r3, #0
 8104714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104716:	4b54      	ldr	r3, [pc, #336]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810471a:	f003 0303 	and.w	r3, r3, #3
 810471e:	2b03      	cmp	r3, #3
 8104720:	d101      	bne.n	8104726 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8104722:	2301      	movs	r3, #1
 8104724:	e09b      	b.n	810485e <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8104726:	4b50      	ldr	r3, [pc, #320]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104728:	681b      	ldr	r3, [r3, #0]
 810472a:	4a4f      	ldr	r2, [pc, #316]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 810472c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8104730:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104732:	f7fd ff7d 	bl	8102630 <HAL_GetTick>
 8104736:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104738:	e008      	b.n	810474c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810473a:	f7fd ff79 	bl	8102630 <HAL_GetTick>
 810473e:	4602      	mov	r2, r0
 8104740:	68bb      	ldr	r3, [r7, #8]
 8104742:	1ad3      	subs	r3, r2, r3
 8104744:	2b02      	cmp	r3, #2
 8104746:	d901      	bls.n	810474c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104748:	2303      	movs	r3, #3
 810474a:	e088      	b.n	810485e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810474c:	4b46      	ldr	r3, [pc, #280]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 810474e:	681b      	ldr	r3, [r3, #0]
 8104750:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104754:	2b00      	cmp	r3, #0
 8104756:	d1f0      	bne.n	810473a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8104758:	4b43      	ldr	r3, [pc, #268]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 810475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810475c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8104760:	687b      	ldr	r3, [r7, #4]
 8104762:	681b      	ldr	r3, [r3, #0]
 8104764:	051b      	lsls	r3, r3, #20
 8104766:	4940      	ldr	r1, [pc, #256]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104768:	4313      	orrs	r3, r2
 810476a:	628b      	str	r3, [r1, #40]	@ 0x28
 810476c:	687b      	ldr	r3, [r7, #4]
 810476e:	685b      	ldr	r3, [r3, #4]
 8104770:	3b01      	subs	r3, #1
 8104772:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104776:	687b      	ldr	r3, [r7, #4]
 8104778:	689b      	ldr	r3, [r3, #8]
 810477a:	3b01      	subs	r3, #1
 810477c:	025b      	lsls	r3, r3, #9
 810477e:	b29b      	uxth	r3, r3
 8104780:	431a      	orrs	r2, r3
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	68db      	ldr	r3, [r3, #12]
 8104786:	3b01      	subs	r3, #1
 8104788:	041b      	lsls	r3, r3, #16
 810478a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810478e:	431a      	orrs	r2, r3
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	691b      	ldr	r3, [r3, #16]
 8104794:	3b01      	subs	r3, #1
 8104796:	061b      	lsls	r3, r3, #24
 8104798:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810479c:	4932      	ldr	r1, [pc, #200]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 810479e:	4313      	orrs	r3, r2
 81047a0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81047a2:	4b31      	ldr	r3, [pc, #196]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81047a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81047aa:	687b      	ldr	r3, [r7, #4]
 81047ac:	695b      	ldr	r3, [r3, #20]
 81047ae:	492e      	ldr	r1, [pc, #184]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047b0:	4313      	orrs	r3, r2
 81047b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81047b4:	4b2c      	ldr	r3, [pc, #176]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81047b8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 81047bc:	687b      	ldr	r3, [r7, #4]
 81047be:	699b      	ldr	r3, [r3, #24]
 81047c0:	4929      	ldr	r1, [pc, #164]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047c2:	4313      	orrs	r3, r2
 81047c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81047c6:	4b28      	ldr	r3, [pc, #160]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81047ca:	4a27      	ldr	r2, [pc, #156]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81047d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81047d2:	4b25      	ldr	r3, [pc, #148]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81047d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81047da:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81047de:	687a      	ldr	r2, [r7, #4]
 81047e0:	69d2      	ldr	r2, [r2, #28]
 81047e2:	00d2      	lsls	r2, r2, #3
 81047e4:	4920      	ldr	r1, [pc, #128]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047e6:	4313      	orrs	r3, r2
 81047e8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81047ea:	4b1f      	ldr	r3, [pc, #124]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81047ee:	4a1e      	ldr	r2, [pc, #120]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81047f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81047f6:	683b      	ldr	r3, [r7, #0]
 81047f8:	2b00      	cmp	r3, #0
 81047fa:	d106      	bne.n	810480a <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81047fc:	4b1a      	ldr	r3, [pc, #104]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 81047fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104800:	4a19      	ldr	r2, [pc, #100]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104802:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8104806:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104808:	e00f      	b.n	810482a <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810480a:	683b      	ldr	r3, [r7, #0]
 810480c:	2b01      	cmp	r3, #1
 810480e:	d106      	bne.n	810481e <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8104810:	4b15      	ldr	r3, [pc, #84]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104814:	4a14      	ldr	r2, [pc, #80]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104816:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810481a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810481c:	e005      	b.n	810482a <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810481e:	4b12      	ldr	r3, [pc, #72]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104822:	4a11      	ldr	r2, [pc, #68]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104824:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8104828:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810482a:	4b0f      	ldr	r3, [pc, #60]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 810482c:	681b      	ldr	r3, [r3, #0]
 810482e:	4a0e      	ldr	r2, [pc, #56]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8104834:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104836:	f7fd fefb 	bl	8102630 <HAL_GetTick>
 810483a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810483c:	e008      	b.n	8104850 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810483e:	f7fd fef7 	bl	8102630 <HAL_GetTick>
 8104842:	4602      	mov	r2, r0
 8104844:	68bb      	ldr	r3, [r7, #8]
 8104846:	1ad3      	subs	r3, r2, r3
 8104848:	2b02      	cmp	r3, #2
 810484a:	d901      	bls.n	8104850 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810484c:	2303      	movs	r3, #3
 810484e:	e006      	b.n	810485e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104850:	4b05      	ldr	r3, [pc, #20]	@ (8104868 <RCCEx_PLL3_Config+0x160>)
 8104852:	681b      	ldr	r3, [r3, #0]
 8104854:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104858:	2b00      	cmp	r3, #0
 810485a:	d0f0      	beq.n	810483e <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810485c:	7bfb      	ldrb	r3, [r7, #15]
}
 810485e:	4618      	mov	r0, r3
 8104860:	3710      	adds	r7, #16
 8104862:	46bd      	mov	sp, r7
 8104864:	bd80      	pop	{r7, pc}
 8104866:	bf00      	nop
 8104868:	58024400 	.word	0x58024400

0810486c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 810486c:	b580      	push	{r7, lr}
 810486e:	b084      	sub	sp, #16
 8104870:	af00      	add	r7, sp, #0
 8104872:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8104874:	687b      	ldr	r3, [r7, #4]
 8104876:	2b00      	cmp	r3, #0
 8104878:	d101      	bne.n	810487e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810487a:	2301      	movs	r3, #1
 810487c:	e10f      	b.n	8104a9e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810487e:	687b      	ldr	r3, [r7, #4]
 8104880:	2200      	movs	r2, #0
 8104882:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8104884:	687b      	ldr	r3, [r7, #4]
 8104886:	681b      	ldr	r3, [r3, #0]
 8104888:	4a87      	ldr	r2, [pc, #540]	@ (8104aa8 <HAL_SPI_Init+0x23c>)
 810488a:	4293      	cmp	r3, r2
 810488c:	d00f      	beq.n	81048ae <HAL_SPI_Init+0x42>
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681b      	ldr	r3, [r3, #0]
 8104892:	4a86      	ldr	r2, [pc, #536]	@ (8104aac <HAL_SPI_Init+0x240>)
 8104894:	4293      	cmp	r3, r2
 8104896:	d00a      	beq.n	81048ae <HAL_SPI_Init+0x42>
 8104898:	687b      	ldr	r3, [r7, #4]
 810489a:	681b      	ldr	r3, [r3, #0]
 810489c:	4a84      	ldr	r2, [pc, #528]	@ (8104ab0 <HAL_SPI_Init+0x244>)
 810489e:	4293      	cmp	r3, r2
 81048a0:	d005      	beq.n	81048ae <HAL_SPI_Init+0x42>
 81048a2:	687b      	ldr	r3, [r7, #4]
 81048a4:	68db      	ldr	r3, [r3, #12]
 81048a6:	2b0f      	cmp	r3, #15
 81048a8:	d901      	bls.n	81048ae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 81048aa:	2301      	movs	r3, #1
 81048ac:	e0f7      	b.n	8104a9e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81048ae:	6878      	ldr	r0, [r7, #4]
 81048b0:	f000 fd06 	bl	81052c0 <SPI_GetPacketSize>
 81048b4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81048b6:	687b      	ldr	r3, [r7, #4]
 81048b8:	681b      	ldr	r3, [r3, #0]
 81048ba:	4a7b      	ldr	r2, [pc, #492]	@ (8104aa8 <HAL_SPI_Init+0x23c>)
 81048bc:	4293      	cmp	r3, r2
 81048be:	d00c      	beq.n	81048da <HAL_SPI_Init+0x6e>
 81048c0:	687b      	ldr	r3, [r7, #4]
 81048c2:	681b      	ldr	r3, [r3, #0]
 81048c4:	4a79      	ldr	r2, [pc, #484]	@ (8104aac <HAL_SPI_Init+0x240>)
 81048c6:	4293      	cmp	r3, r2
 81048c8:	d007      	beq.n	81048da <HAL_SPI_Init+0x6e>
 81048ca:	687b      	ldr	r3, [r7, #4]
 81048cc:	681b      	ldr	r3, [r3, #0]
 81048ce:	4a78      	ldr	r2, [pc, #480]	@ (8104ab0 <HAL_SPI_Init+0x244>)
 81048d0:	4293      	cmp	r3, r2
 81048d2:	d002      	beq.n	81048da <HAL_SPI_Init+0x6e>
 81048d4:	68fb      	ldr	r3, [r7, #12]
 81048d6:	2b08      	cmp	r3, #8
 81048d8:	d811      	bhi.n	81048fe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81048de:	4a72      	ldr	r2, [pc, #456]	@ (8104aa8 <HAL_SPI_Init+0x23c>)
 81048e0:	4293      	cmp	r3, r2
 81048e2:	d009      	beq.n	81048f8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	681b      	ldr	r3, [r3, #0]
 81048e8:	4a70      	ldr	r2, [pc, #448]	@ (8104aac <HAL_SPI_Init+0x240>)
 81048ea:	4293      	cmp	r3, r2
 81048ec:	d004      	beq.n	81048f8 <HAL_SPI_Init+0x8c>
 81048ee:	687b      	ldr	r3, [r7, #4]
 81048f0:	681b      	ldr	r3, [r3, #0]
 81048f2:	4a6f      	ldr	r2, [pc, #444]	@ (8104ab0 <HAL_SPI_Init+0x244>)
 81048f4:	4293      	cmp	r3, r2
 81048f6:	d104      	bne.n	8104902 <HAL_SPI_Init+0x96>
 81048f8:	68fb      	ldr	r3, [r7, #12]
 81048fa:	2b10      	cmp	r3, #16
 81048fc:	d901      	bls.n	8104902 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 81048fe:	2301      	movs	r3, #1
 8104900:	e0cd      	b.n	8104a9e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8104902:	687b      	ldr	r3, [r7, #4]
 8104904:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8104908:	b2db      	uxtb	r3, r3
 810490a:	2b00      	cmp	r3, #0
 810490c:	d106      	bne.n	810491c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810490e:	687b      	ldr	r3, [r7, #4]
 8104910:	2200      	movs	r2, #0
 8104912:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8104916:	6878      	ldr	r0, [r7, #4]
 8104918:	f7fd fc56 	bl	81021c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 810491c:	687b      	ldr	r3, [r7, #4]
 810491e:	2202      	movs	r2, #2
 8104920:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8104924:	687b      	ldr	r3, [r7, #4]
 8104926:	681b      	ldr	r3, [r3, #0]
 8104928:	681a      	ldr	r2, [r3, #0]
 810492a:	687b      	ldr	r3, [r7, #4]
 810492c:	681b      	ldr	r3, [r3, #0]
 810492e:	f022 0201 	bic.w	r2, r2, #1
 8104932:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8104934:	687b      	ldr	r3, [r7, #4]
 8104936:	681b      	ldr	r3, [r3, #0]
 8104938:	689b      	ldr	r3, [r3, #8]
 810493a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 810493e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8104940:	687b      	ldr	r3, [r7, #4]
 8104942:	699b      	ldr	r3, [r3, #24]
 8104944:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104948:	d119      	bne.n	810497e <HAL_SPI_Init+0x112>
 810494a:	687b      	ldr	r3, [r7, #4]
 810494c:	685b      	ldr	r3, [r3, #4]
 810494e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104952:	d103      	bne.n	810495c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8104954:	687b      	ldr	r3, [r7, #4]
 8104956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8104958:	2b00      	cmp	r3, #0
 810495a:	d008      	beq.n	810496e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810495c:	687b      	ldr	r3, [r7, #4]
 810495e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8104960:	2b00      	cmp	r3, #0
 8104962:	d10c      	bne.n	810497e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8104964:	687b      	ldr	r3, [r7, #4]
 8104966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8104968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810496c:	d107      	bne.n	810497e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 810496e:	687b      	ldr	r3, [r7, #4]
 8104970:	681b      	ldr	r3, [r3, #0]
 8104972:	681a      	ldr	r2, [r3, #0]
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	681b      	ldr	r3, [r3, #0]
 8104978:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 810497c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 810497e:	687b      	ldr	r3, [r7, #4]
 8104980:	685b      	ldr	r3, [r3, #4]
 8104982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8104986:	2b00      	cmp	r3, #0
 8104988:	d00f      	beq.n	81049aa <HAL_SPI_Init+0x13e>
 810498a:	687b      	ldr	r3, [r7, #4]
 810498c:	68db      	ldr	r3, [r3, #12]
 810498e:	2b06      	cmp	r3, #6
 8104990:	d90b      	bls.n	81049aa <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8104992:	687b      	ldr	r3, [r7, #4]
 8104994:	681b      	ldr	r3, [r3, #0]
 8104996:	681b      	ldr	r3, [r3, #0]
 8104998:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 810499c:	687b      	ldr	r3, [r7, #4]
 810499e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81049a0:	687b      	ldr	r3, [r7, #4]
 81049a2:	681b      	ldr	r3, [r3, #0]
 81049a4:	430a      	orrs	r2, r1
 81049a6:	601a      	str	r2, [r3, #0]
 81049a8:	e007      	b.n	81049ba <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 81049aa:	687b      	ldr	r3, [r7, #4]
 81049ac:	681b      	ldr	r3, [r3, #0]
 81049ae:	681a      	ldr	r2, [r3, #0]
 81049b0:	687b      	ldr	r3, [r7, #4]
 81049b2:	681b      	ldr	r3, [r3, #0]
 81049b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81049b8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81049ba:	687b      	ldr	r3, [r7, #4]
 81049bc:	69da      	ldr	r2, [r3, #28]
 81049be:	687b      	ldr	r3, [r7, #4]
 81049c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81049c2:	431a      	orrs	r2, r3
 81049c4:	68bb      	ldr	r3, [r7, #8]
 81049c6:	431a      	orrs	r2, r3
 81049c8:	687b      	ldr	r3, [r7, #4]
 81049ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81049cc:	ea42 0103 	orr.w	r1, r2, r3
 81049d0:	687b      	ldr	r3, [r7, #4]
 81049d2:	68da      	ldr	r2, [r3, #12]
 81049d4:	687b      	ldr	r3, [r7, #4]
 81049d6:	681b      	ldr	r3, [r3, #0]
 81049d8:	430a      	orrs	r2, r1
 81049da:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81049dc:	687b      	ldr	r3, [r7, #4]
 81049de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81049e0:	687b      	ldr	r3, [r7, #4]
 81049e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81049e4:	431a      	orrs	r2, r3
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81049ea:	431a      	orrs	r2, r3
 81049ec:	687b      	ldr	r3, [r7, #4]
 81049ee:	699b      	ldr	r3, [r3, #24]
 81049f0:	431a      	orrs	r2, r3
 81049f2:	687b      	ldr	r3, [r7, #4]
 81049f4:	691b      	ldr	r3, [r3, #16]
 81049f6:	431a      	orrs	r2, r3
 81049f8:	687b      	ldr	r3, [r7, #4]
 81049fa:	695b      	ldr	r3, [r3, #20]
 81049fc:	431a      	orrs	r2, r3
 81049fe:	687b      	ldr	r3, [r7, #4]
 8104a00:	6a1b      	ldr	r3, [r3, #32]
 8104a02:	431a      	orrs	r2, r3
 8104a04:	687b      	ldr	r3, [r7, #4]
 8104a06:	685b      	ldr	r3, [r3, #4]
 8104a08:	431a      	orrs	r2, r3
 8104a0a:	687b      	ldr	r3, [r7, #4]
 8104a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104a0e:	431a      	orrs	r2, r3
 8104a10:	687b      	ldr	r3, [r7, #4]
 8104a12:	689b      	ldr	r3, [r3, #8]
 8104a14:	431a      	orrs	r2, r3
 8104a16:	687b      	ldr	r3, [r7, #4]
 8104a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104a1a:	ea42 0103 	orr.w	r1, r2, r3
 8104a1e:	687b      	ldr	r3, [r7, #4]
 8104a20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8104a22:	687b      	ldr	r3, [r7, #4]
 8104a24:	681b      	ldr	r3, [r3, #0]
 8104a26:	430a      	orrs	r2, r1
 8104a28:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8104a2a:	687b      	ldr	r3, [r7, #4]
 8104a2c:	685b      	ldr	r3, [r3, #4]
 8104a2e:	2b00      	cmp	r3, #0
 8104a30:	d113      	bne.n	8104a5a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8104a32:	687b      	ldr	r3, [r7, #4]
 8104a34:	681b      	ldr	r3, [r3, #0]
 8104a36:	689b      	ldr	r3, [r3, #8]
 8104a38:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8104a3c:	687b      	ldr	r3, [r7, #4]
 8104a3e:	681b      	ldr	r3, [r3, #0]
 8104a40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8104a44:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8104a46:	687b      	ldr	r3, [r7, #4]
 8104a48:	681b      	ldr	r3, [r3, #0]
 8104a4a:	689b      	ldr	r3, [r3, #8]
 8104a4c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8104a50:	687b      	ldr	r3, [r7, #4]
 8104a52:	681b      	ldr	r3, [r3, #0]
 8104a54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8104a58:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8104a5a:	687b      	ldr	r3, [r7, #4]
 8104a5c:	681b      	ldr	r3, [r3, #0]
 8104a5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8104a60:	687b      	ldr	r3, [r7, #4]
 8104a62:	681b      	ldr	r3, [r3, #0]
 8104a64:	f022 0201 	bic.w	r2, r2, #1
 8104a68:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8104a6a:	687b      	ldr	r3, [r7, #4]
 8104a6c:	685b      	ldr	r3, [r3, #4]
 8104a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8104a72:	2b00      	cmp	r3, #0
 8104a74:	d00a      	beq.n	8104a8c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8104a76:	687b      	ldr	r3, [r7, #4]
 8104a78:	681b      	ldr	r3, [r3, #0]
 8104a7a:	68db      	ldr	r3, [r3, #12]
 8104a7c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8104a80:	687b      	ldr	r3, [r7, #4]
 8104a82:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8104a84:	687b      	ldr	r3, [r7, #4]
 8104a86:	681b      	ldr	r3, [r3, #0]
 8104a88:	430a      	orrs	r2, r1
 8104a8a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8104a8c:	687b      	ldr	r3, [r7, #4]
 8104a8e:	2200      	movs	r2, #0
 8104a90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8104a94:	687b      	ldr	r3, [r7, #4]
 8104a96:	2201      	movs	r2, #1
 8104a98:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8104a9c:	2300      	movs	r3, #0
}
 8104a9e:	4618      	mov	r0, r3
 8104aa0:	3710      	adds	r7, #16
 8104aa2:	46bd      	mov	sp, r7
 8104aa4:	bd80      	pop	{r7, pc}
 8104aa6:	bf00      	nop
 8104aa8:	40013000 	.word	0x40013000
 8104aac:	40003800 	.word	0x40003800
 8104ab0:	40003c00 	.word	0x40003c00

08104ab4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8104ab4:	b580      	push	{r7, lr}
 8104ab6:	b08e      	sub	sp, #56	@ 0x38
 8104ab8:	af02      	add	r7, sp, #8
 8104aba:	60f8      	str	r0, [r7, #12]
 8104abc:	60b9      	str	r1, [r7, #8]
 8104abe:	607a      	str	r2, [r7, #4]
 8104ac0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8104ac2:	68fb      	ldr	r3, [r7, #12]
 8104ac4:	681b      	ldr	r3, [r3, #0]
 8104ac6:	3320      	adds	r3, #32
 8104ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104aca:	68fb      	ldr	r3, [r7, #12]
 8104acc:	681b      	ldr	r3, [r3, #0]
 8104ace:	3330      	adds	r3, #48	@ 0x30
 8104ad0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8104ad2:	68fb      	ldr	r3, [r7, #12]
 8104ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104ad6:	095b      	lsrs	r3, r3, #5
 8104ad8:	b29b      	uxth	r3, r3
 8104ada:	3301      	adds	r3, #1
 8104adc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8104ade:	f7fd fda7 	bl	8102630 <HAL_GetTick>
 8104ae2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8104ae4:	887b      	ldrh	r3, [r7, #2]
 8104ae6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8104ae8:	887b      	ldrh	r3, [r7, #2]
 8104aea:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8104aec:	68fb      	ldr	r3, [r7, #12]
 8104aee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8104af2:	b2db      	uxtb	r3, r3
 8104af4:	2b01      	cmp	r3, #1
 8104af6:	d001      	beq.n	8104afc <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8104af8:	2302      	movs	r3, #2
 8104afa:	e30e      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8104afc:	68bb      	ldr	r3, [r7, #8]
 8104afe:	2b00      	cmp	r3, #0
 8104b00:	d005      	beq.n	8104b0e <HAL_SPI_TransmitReceive+0x5a>
 8104b02:	687b      	ldr	r3, [r7, #4]
 8104b04:	2b00      	cmp	r3, #0
 8104b06:	d002      	beq.n	8104b0e <HAL_SPI_TransmitReceive+0x5a>
 8104b08:	887b      	ldrh	r3, [r7, #2]
 8104b0a:	2b00      	cmp	r3, #0
 8104b0c:	d101      	bne.n	8104b12 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8104b0e:	2301      	movs	r3, #1
 8104b10:	e303      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8104b12:	68fb      	ldr	r3, [r7, #12]
 8104b14:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8104b18:	2b01      	cmp	r3, #1
 8104b1a:	d101      	bne.n	8104b20 <HAL_SPI_TransmitReceive+0x6c>
 8104b1c:	2302      	movs	r3, #2
 8104b1e:	e2fc      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
 8104b20:	68fb      	ldr	r3, [r7, #12]
 8104b22:	2201      	movs	r2, #1
 8104b24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8104b28:	68fb      	ldr	r3, [r7, #12]
 8104b2a:	2205      	movs	r2, #5
 8104b2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8104b30:	68fb      	ldr	r3, [r7, #12]
 8104b32:	2200      	movs	r2, #0
 8104b34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8104b38:	68fb      	ldr	r3, [r7, #12]
 8104b3a:	687a      	ldr	r2, [r7, #4]
 8104b3c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8104b3e:	68fb      	ldr	r3, [r7, #12]
 8104b40:	887a      	ldrh	r2, [r7, #2]
 8104b42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8104b46:	68fb      	ldr	r3, [r7, #12]
 8104b48:	887a      	ldrh	r2, [r7, #2]
 8104b4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8104b4e:	68fb      	ldr	r3, [r7, #12]
 8104b50:	68ba      	ldr	r2, [r7, #8]
 8104b52:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8104b54:	68fb      	ldr	r3, [r7, #12]
 8104b56:	887a      	ldrh	r2, [r7, #2]
 8104b58:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8104b5c:	68fb      	ldr	r3, [r7, #12]
 8104b5e:	887a      	ldrh	r2, [r7, #2]
 8104b60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8104b64:	68fb      	ldr	r3, [r7, #12]
 8104b66:	2200      	movs	r2, #0
 8104b68:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8104b6a:	68fb      	ldr	r3, [r7, #12]
 8104b6c:	2200      	movs	r2, #0
 8104b6e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8104b70:	68fb      	ldr	r3, [r7, #12]
 8104b72:	681b      	ldr	r3, [r3, #0]
 8104b74:	68da      	ldr	r2, [r3, #12]
 8104b76:	68fb      	ldr	r3, [r7, #12]
 8104b78:	681b      	ldr	r3, [r3, #0]
 8104b7a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8104b7e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8104b80:	68fb      	ldr	r3, [r7, #12]
 8104b82:	681b      	ldr	r3, [r3, #0]
 8104b84:	4a70      	ldr	r2, [pc, #448]	@ (8104d48 <HAL_SPI_TransmitReceive+0x294>)
 8104b86:	4293      	cmp	r3, r2
 8104b88:	d009      	beq.n	8104b9e <HAL_SPI_TransmitReceive+0xea>
 8104b8a:	68fb      	ldr	r3, [r7, #12]
 8104b8c:	681b      	ldr	r3, [r3, #0]
 8104b8e:	4a6f      	ldr	r2, [pc, #444]	@ (8104d4c <HAL_SPI_TransmitReceive+0x298>)
 8104b90:	4293      	cmp	r3, r2
 8104b92:	d004      	beq.n	8104b9e <HAL_SPI_TransmitReceive+0xea>
 8104b94:	68fb      	ldr	r3, [r7, #12]
 8104b96:	681b      	ldr	r3, [r3, #0]
 8104b98:	4a6d      	ldr	r2, [pc, #436]	@ (8104d50 <HAL_SPI_TransmitReceive+0x29c>)
 8104b9a:	4293      	cmp	r3, r2
 8104b9c:	d102      	bne.n	8104ba4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8104b9e:	2310      	movs	r3, #16
 8104ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8104ba2:	e001      	b.n	8104ba8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8104ba4:	2308      	movs	r3, #8
 8104ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8104ba8:	68fb      	ldr	r3, [r7, #12]
 8104baa:	681b      	ldr	r3, [r3, #0]
 8104bac:	685b      	ldr	r3, [r3, #4]
 8104bae:	0c1b      	lsrs	r3, r3, #16
 8104bb0:	041b      	lsls	r3, r3, #16
 8104bb2:	8879      	ldrh	r1, [r7, #2]
 8104bb4:	68fa      	ldr	r2, [r7, #12]
 8104bb6:	6812      	ldr	r2, [r2, #0]
 8104bb8:	430b      	orrs	r3, r1
 8104bba:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8104bbc:	68fb      	ldr	r3, [r7, #12]
 8104bbe:	681b      	ldr	r3, [r3, #0]
 8104bc0:	681a      	ldr	r2, [r3, #0]
 8104bc2:	68fb      	ldr	r3, [r7, #12]
 8104bc4:	681b      	ldr	r3, [r3, #0]
 8104bc6:	f042 0201 	orr.w	r2, r2, #1
 8104bca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8104bcc:	68fb      	ldr	r3, [r7, #12]
 8104bce:	685b      	ldr	r3, [r3, #4]
 8104bd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104bd4:	d107      	bne.n	8104be6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104bd6:	68fb      	ldr	r3, [r7, #12]
 8104bd8:	681b      	ldr	r3, [r3, #0]
 8104bda:	681a      	ldr	r2, [r3, #0]
 8104bdc:	68fb      	ldr	r3, [r7, #12]
 8104bde:	681b      	ldr	r3, [r3, #0]
 8104be0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8104be4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104be6:	68fb      	ldr	r3, [r7, #12]
 8104be8:	68db      	ldr	r3, [r3, #12]
 8104bea:	2b0f      	cmp	r3, #15
 8104bec:	f240 80a2 	bls.w	8104d34 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8104bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104bf2:	089b      	lsrs	r3, r3, #2
 8104bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104bf6:	e094      	b.n	8104d22 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104bf8:	68fb      	ldr	r3, [r7, #12]
 8104bfa:	681b      	ldr	r3, [r3, #0]
 8104bfc:	695b      	ldr	r3, [r3, #20]
 8104bfe:	f003 0302 	and.w	r3, r3, #2
 8104c02:	2b02      	cmp	r3, #2
 8104c04:	d120      	bne.n	8104c48 <HAL_SPI_TransmitReceive+0x194>
 8104c06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104c08:	2b00      	cmp	r3, #0
 8104c0a:	d01d      	beq.n	8104c48 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8104c0c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104c0e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104c12:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104c14:	429a      	cmp	r2, r3
 8104c16:	d217      	bcs.n	8104c48 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8104c18:	68fb      	ldr	r3, [r7, #12]
 8104c1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8104c1c:	68fb      	ldr	r3, [r7, #12]
 8104c1e:	681b      	ldr	r3, [r3, #0]
 8104c20:	6812      	ldr	r2, [r2, #0]
 8104c22:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8104c24:	68fb      	ldr	r3, [r7, #12]
 8104c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104c28:	1d1a      	adds	r2, r3, #4
 8104c2a:	68fb      	ldr	r3, [r7, #12]
 8104c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8104c2e:	68fb      	ldr	r3, [r7, #12]
 8104c30:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104c34:	b29b      	uxth	r3, r3
 8104c36:	3b01      	subs	r3, #1
 8104c38:	b29a      	uxth	r2, r3
 8104c3a:	68fb      	ldr	r3, [r7, #12]
 8104c3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104c40:	68fb      	ldr	r3, [r7, #12]
 8104c42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104c46:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104c48:	68fb      	ldr	r3, [r7, #12]
 8104c4a:	681b      	ldr	r3, [r3, #0]
 8104c4c:	695b      	ldr	r3, [r3, #20]
 8104c4e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8104c50:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104c52:	2b00      	cmp	r3, #0
 8104c54:	d065      	beq.n	8104d22 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8104c56:	68fb      	ldr	r3, [r7, #12]
 8104c58:	681b      	ldr	r3, [r3, #0]
 8104c5a:	695b      	ldr	r3, [r3, #20]
 8104c5c:	f003 0301 	and.w	r3, r3, #1
 8104c60:	2b01      	cmp	r3, #1
 8104c62:	d118      	bne.n	8104c96 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104c64:	68fb      	ldr	r3, [r7, #12]
 8104c66:	681a      	ldr	r2, [r3, #0]
 8104c68:	68fb      	ldr	r3, [r7, #12]
 8104c6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104c6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8104c6e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104c70:	68fb      	ldr	r3, [r7, #12]
 8104c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104c74:	1d1a      	adds	r2, r3, #4
 8104c76:	68fb      	ldr	r3, [r7, #12]
 8104c78:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104c7a:	68fb      	ldr	r3, [r7, #12]
 8104c7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104c80:	b29b      	uxth	r3, r3
 8104c82:	3b01      	subs	r3, #1
 8104c84:	b29a      	uxth	r2, r3
 8104c86:	68fb      	ldr	r3, [r7, #12]
 8104c88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104c8c:	68fb      	ldr	r3, [r7, #12]
 8104c8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104c92:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104c94:	e045      	b.n	8104d22 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104c96:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104c98:	8bfb      	ldrh	r3, [r7, #30]
 8104c9a:	429a      	cmp	r2, r3
 8104c9c:	d21d      	bcs.n	8104cda <HAL_SPI_TransmitReceive+0x226>
 8104c9e:	697b      	ldr	r3, [r7, #20]
 8104ca0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104ca4:	2b00      	cmp	r3, #0
 8104ca6:	d018      	beq.n	8104cda <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104ca8:	68fb      	ldr	r3, [r7, #12]
 8104caa:	681a      	ldr	r2, [r3, #0]
 8104cac:	68fb      	ldr	r3, [r7, #12]
 8104cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104cb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8104cb2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104cb4:	68fb      	ldr	r3, [r7, #12]
 8104cb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104cb8:	1d1a      	adds	r2, r3, #4
 8104cba:	68fb      	ldr	r3, [r7, #12]
 8104cbc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104cbe:	68fb      	ldr	r3, [r7, #12]
 8104cc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104cc4:	b29b      	uxth	r3, r3
 8104cc6:	3b01      	subs	r3, #1
 8104cc8:	b29a      	uxth	r2, r3
 8104cca:	68fb      	ldr	r3, [r7, #12]
 8104ccc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104cd0:	68fb      	ldr	r3, [r7, #12]
 8104cd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104cd6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104cd8:	e023      	b.n	8104d22 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104cda:	f7fd fca9 	bl	8102630 <HAL_GetTick>
 8104cde:	4602      	mov	r2, r0
 8104ce0:	69bb      	ldr	r3, [r7, #24]
 8104ce2:	1ad3      	subs	r3, r2, r3
 8104ce4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104ce6:	429a      	cmp	r2, r3
 8104ce8:	d803      	bhi.n	8104cf2 <HAL_SPI_TransmitReceive+0x23e>
 8104cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104cec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104cf0:	d102      	bne.n	8104cf8 <HAL_SPI_TransmitReceive+0x244>
 8104cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104cf4:	2b00      	cmp	r3, #0
 8104cf6:	d114      	bne.n	8104d22 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8104cf8:	68f8      	ldr	r0, [r7, #12]
 8104cfa:	f000 fa13 	bl	8105124 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104cfe:	68fb      	ldr	r3, [r7, #12]
 8104d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104d04:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8104d08:	68fb      	ldr	r3, [r7, #12]
 8104d0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8104d0e:	68fb      	ldr	r3, [r7, #12]
 8104d10:	2201      	movs	r2, #1
 8104d12:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8104d16:	68fb      	ldr	r3, [r7, #12]
 8104d18:	2200      	movs	r2, #0
 8104d1a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8104d1e:	2303      	movs	r3, #3
 8104d20:	e1fb      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104d22:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104d24:	2b00      	cmp	r3, #0
 8104d26:	f47f af67 	bne.w	8104bf8 <HAL_SPI_TransmitReceive+0x144>
 8104d2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104d2c:	2b00      	cmp	r3, #0
 8104d2e:	f47f af63 	bne.w	8104bf8 <HAL_SPI_TransmitReceive+0x144>
 8104d32:	e1cc      	b.n	81050ce <HAL_SPI_TransmitReceive+0x61a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8104d34:	68fb      	ldr	r3, [r7, #12]
 8104d36:	68db      	ldr	r3, [r3, #12]
 8104d38:	2b07      	cmp	r3, #7
 8104d3a:	f240 81c0 	bls.w	81050be <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8104d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104d40:	085b      	lsrs	r3, r3, #1
 8104d42:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104d44:	e0c7      	b.n	8104ed6 <HAL_SPI_TransmitReceive+0x422>
 8104d46:	bf00      	nop
 8104d48:	40013000 	.word	0x40013000
 8104d4c:	40003800 	.word	0x40003800
 8104d50:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104d54:	68fb      	ldr	r3, [r7, #12]
 8104d56:	681b      	ldr	r3, [r3, #0]
 8104d58:	695b      	ldr	r3, [r3, #20]
 8104d5a:	f003 0302 	and.w	r3, r3, #2
 8104d5e:	2b02      	cmp	r3, #2
 8104d60:	d11f      	bne.n	8104da2 <HAL_SPI_TransmitReceive+0x2ee>
 8104d62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104d64:	2b00      	cmp	r3, #0
 8104d66:	d01c      	beq.n	8104da2 <HAL_SPI_TransmitReceive+0x2ee>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8104d68:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104d6a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104d6e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104d70:	429a      	cmp	r2, r3
 8104d72:	d216      	bcs.n	8104da2 <HAL_SPI_TransmitReceive+0x2ee>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8104d74:	68fb      	ldr	r3, [r7, #12]
 8104d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104d78:	881a      	ldrh	r2, [r3, #0]
 8104d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104d7c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8104d7e:	68fb      	ldr	r3, [r7, #12]
 8104d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104d82:	1c9a      	adds	r2, r3, #2
 8104d84:	68fb      	ldr	r3, [r7, #12]
 8104d86:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8104d88:	68fb      	ldr	r3, [r7, #12]
 8104d8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104d8e:	b29b      	uxth	r3, r3
 8104d90:	3b01      	subs	r3, #1
 8104d92:	b29a      	uxth	r2, r3
 8104d94:	68fb      	ldr	r3, [r7, #12]
 8104d96:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104d9a:	68fb      	ldr	r3, [r7, #12]
 8104d9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104da0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104da2:	68fb      	ldr	r3, [r7, #12]
 8104da4:	681b      	ldr	r3, [r3, #0]
 8104da6:	695b      	ldr	r3, [r3, #20]
 8104da8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8104daa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104dac:	2b00      	cmp	r3, #0
 8104dae:	f000 8092 	beq.w	8104ed6 <HAL_SPI_TransmitReceive+0x422>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8104db2:	68fb      	ldr	r3, [r7, #12]
 8104db4:	681b      	ldr	r3, [r3, #0]
 8104db6:	695b      	ldr	r3, [r3, #20]
 8104db8:	f003 0301 	and.w	r3, r3, #1
 8104dbc:	2b01      	cmp	r3, #1
 8104dbe:	d118      	bne.n	8104df2 <HAL_SPI_TransmitReceive+0x33e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104dc0:	68fb      	ldr	r3, [r7, #12]
 8104dc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104dc4:	6a3a      	ldr	r2, [r7, #32]
 8104dc6:	8812      	ldrh	r2, [r2, #0]
 8104dc8:	b292      	uxth	r2, r2
 8104dca:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104dcc:	68fb      	ldr	r3, [r7, #12]
 8104dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104dd0:	1c9a      	adds	r2, r3, #2
 8104dd2:	68fb      	ldr	r3, [r7, #12]
 8104dd4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104dd6:	68fb      	ldr	r3, [r7, #12]
 8104dd8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104ddc:	b29b      	uxth	r3, r3
 8104dde:	3b01      	subs	r3, #1
 8104de0:	b29a      	uxth	r2, r3
 8104de2:	68fb      	ldr	r3, [r7, #12]
 8104de4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104de8:	68fb      	ldr	r3, [r7, #12]
 8104dea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104dee:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104df0:	e071      	b.n	8104ed6 <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104df2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104df4:	8bfb      	ldrh	r3, [r7, #30]
 8104df6:	429a      	cmp	r2, r3
 8104df8:	d228      	bcs.n	8104e4c <HAL_SPI_TransmitReceive+0x398>
 8104dfa:	697b      	ldr	r3, [r7, #20]
 8104dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104e00:	2b00      	cmp	r3, #0
 8104e02:	d023      	beq.n	8104e4c <HAL_SPI_TransmitReceive+0x398>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104e04:	68fb      	ldr	r3, [r7, #12]
 8104e06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e08:	6a3a      	ldr	r2, [r7, #32]
 8104e0a:	8812      	ldrh	r2, [r2, #0]
 8104e0c:	b292      	uxth	r2, r2
 8104e0e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104e10:	68fb      	ldr	r3, [r7, #12]
 8104e12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e14:	1c9a      	adds	r2, r3, #2
 8104e16:	68fb      	ldr	r3, [r7, #12]
 8104e18:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104e1a:	68fb      	ldr	r3, [r7, #12]
 8104e1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e1e:	6a3a      	ldr	r2, [r7, #32]
 8104e20:	8812      	ldrh	r2, [r2, #0]
 8104e22:	b292      	uxth	r2, r2
 8104e24:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104e26:	68fb      	ldr	r3, [r7, #12]
 8104e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e2a:	1c9a      	adds	r2, r3, #2
 8104e2c:	68fb      	ldr	r3, [r7, #12]
 8104e2e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8104e30:	68fb      	ldr	r3, [r7, #12]
 8104e32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104e36:	b29b      	uxth	r3, r3
 8104e38:	3b02      	subs	r3, #2
 8104e3a:	b29a      	uxth	r2, r3
 8104e3c:	68fb      	ldr	r3, [r7, #12]
 8104e3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104e42:	68fb      	ldr	r3, [r7, #12]
 8104e44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104e48:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104e4a:	e044      	b.n	8104ed6 <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8104e4c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104e4e:	2b01      	cmp	r3, #1
 8104e50:	d11d      	bne.n	8104e8e <HAL_SPI_TransmitReceive+0x3da>
 8104e52:	697b      	ldr	r3, [r7, #20]
 8104e54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8104e58:	2b00      	cmp	r3, #0
 8104e5a:	d018      	beq.n	8104e8e <HAL_SPI_TransmitReceive+0x3da>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104e5c:	68fb      	ldr	r3, [r7, #12]
 8104e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e60:	6a3a      	ldr	r2, [r7, #32]
 8104e62:	8812      	ldrh	r2, [r2, #0]
 8104e64:	b292      	uxth	r2, r2
 8104e66:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104e68:	68fb      	ldr	r3, [r7, #12]
 8104e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104e6c:	1c9a      	adds	r2, r3, #2
 8104e6e:	68fb      	ldr	r3, [r7, #12]
 8104e70:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104e72:	68fb      	ldr	r3, [r7, #12]
 8104e74:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104e78:	b29b      	uxth	r3, r3
 8104e7a:	3b01      	subs	r3, #1
 8104e7c:	b29a      	uxth	r2, r3
 8104e7e:	68fb      	ldr	r3, [r7, #12]
 8104e80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104e84:	68fb      	ldr	r3, [r7, #12]
 8104e86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104e8a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104e8c:	e023      	b.n	8104ed6 <HAL_SPI_TransmitReceive+0x422>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104e8e:	f7fd fbcf 	bl	8102630 <HAL_GetTick>
 8104e92:	4602      	mov	r2, r0
 8104e94:	69bb      	ldr	r3, [r7, #24]
 8104e96:	1ad3      	subs	r3, r2, r3
 8104e98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104e9a:	429a      	cmp	r2, r3
 8104e9c:	d803      	bhi.n	8104ea6 <HAL_SPI_TransmitReceive+0x3f2>
 8104e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104ea4:	d102      	bne.n	8104eac <HAL_SPI_TransmitReceive+0x3f8>
 8104ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ea8:	2b00      	cmp	r3, #0
 8104eaa:	d114      	bne.n	8104ed6 <HAL_SPI_TransmitReceive+0x422>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8104eac:	68f8      	ldr	r0, [r7, #12]
 8104eae:	f000 f939 	bl	8105124 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104eb2:	68fb      	ldr	r3, [r7, #12]
 8104eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104eb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8104ebc:	68fb      	ldr	r3, [r7, #12]
 8104ebe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8104ec2:	68fb      	ldr	r3, [r7, #12]
 8104ec4:	2201      	movs	r2, #1
 8104ec6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8104eca:	68fb      	ldr	r3, [r7, #12]
 8104ecc:	2200      	movs	r2, #0
 8104ece:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8104ed2:	2303      	movs	r3, #3
 8104ed4:	e121      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104ed6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104ed8:	2b00      	cmp	r3, #0
 8104eda:	f47f af3b 	bne.w	8104d54 <HAL_SPI_TransmitReceive+0x2a0>
 8104ede:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104ee0:	2b00      	cmp	r3, #0
 8104ee2:	f47f af37 	bne.w	8104d54 <HAL_SPI_TransmitReceive+0x2a0>
 8104ee6:	e0f2      	b.n	81050ce <HAL_SPI_TransmitReceive+0x61a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104ee8:	68fb      	ldr	r3, [r7, #12]
 8104eea:	681b      	ldr	r3, [r3, #0]
 8104eec:	695b      	ldr	r3, [r3, #20]
 8104eee:	f003 0302 	and.w	r3, r3, #2
 8104ef2:	2b02      	cmp	r3, #2
 8104ef4:	d121      	bne.n	8104f3a <HAL_SPI_TransmitReceive+0x486>
 8104ef6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104ef8:	2b00      	cmp	r3, #0
 8104efa:	d01e      	beq.n	8104f3a <HAL_SPI_TransmitReceive+0x486>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8104efc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104efe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104f02:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104f04:	429a      	cmp	r2, r3
 8104f06:	d218      	bcs.n	8104f3a <HAL_SPI_TransmitReceive+0x486>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8104f08:	68fb      	ldr	r3, [r7, #12]
 8104f0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8104f0c:	68fb      	ldr	r3, [r7, #12]
 8104f0e:	681b      	ldr	r3, [r3, #0]
 8104f10:	3320      	adds	r3, #32
 8104f12:	7812      	ldrb	r2, [r2, #0]
 8104f14:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8104f16:	68fb      	ldr	r3, [r7, #12]
 8104f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104f1a:	1c5a      	adds	r2, r3, #1
 8104f1c:	68fb      	ldr	r3, [r7, #12]
 8104f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8104f20:	68fb      	ldr	r3, [r7, #12]
 8104f22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104f26:	b29b      	uxth	r3, r3
 8104f28:	3b01      	subs	r3, #1
 8104f2a:	b29a      	uxth	r2, r3
 8104f2c:	68fb      	ldr	r3, [r7, #12]
 8104f2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104f32:	68fb      	ldr	r3, [r7, #12]
 8104f34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104f38:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104f3a:	68fb      	ldr	r3, [r7, #12]
 8104f3c:	681b      	ldr	r3, [r3, #0]
 8104f3e:	695b      	ldr	r3, [r3, #20]
 8104f40:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8104f42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104f44:	2b00      	cmp	r3, #0
 8104f46:	f000 80ba 	beq.w	81050be <HAL_SPI_TransmitReceive+0x60a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8104f4a:	68fb      	ldr	r3, [r7, #12]
 8104f4c:	681b      	ldr	r3, [r3, #0]
 8104f4e:	695b      	ldr	r3, [r3, #20]
 8104f50:	f003 0301 	and.w	r3, r3, #1
 8104f54:	2b01      	cmp	r3, #1
 8104f56:	d11b      	bne.n	8104f90 <HAL_SPI_TransmitReceive+0x4dc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104f58:	68fb      	ldr	r3, [r7, #12]
 8104f5a:	681b      	ldr	r3, [r3, #0]
 8104f5c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104f60:	68fb      	ldr	r3, [r7, #12]
 8104f62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104f64:	7812      	ldrb	r2, [r2, #0]
 8104f66:	b2d2      	uxtb	r2, r2
 8104f68:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104f6a:	68fb      	ldr	r3, [r7, #12]
 8104f6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104f6e:	1c5a      	adds	r2, r3, #1
 8104f70:	68fb      	ldr	r3, [r7, #12]
 8104f72:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104f74:	68fb      	ldr	r3, [r7, #12]
 8104f76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104f7a:	b29b      	uxth	r3, r3
 8104f7c:	3b01      	subs	r3, #1
 8104f7e:	b29a      	uxth	r2, r3
 8104f80:	68fb      	ldr	r3, [r7, #12]
 8104f82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104f86:	68fb      	ldr	r3, [r7, #12]
 8104f88:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104f8c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104f8e:	e096      	b.n	81050be <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104f90:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104f92:	8bfb      	ldrh	r3, [r7, #30]
 8104f94:	429a      	cmp	r2, r3
 8104f96:	d24a      	bcs.n	810502e <HAL_SPI_TransmitReceive+0x57a>
 8104f98:	697b      	ldr	r3, [r7, #20]
 8104f9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104f9e:	2b00      	cmp	r3, #0
 8104fa0:	d045      	beq.n	810502e <HAL_SPI_TransmitReceive+0x57a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104fa2:	68fb      	ldr	r3, [r7, #12]
 8104fa4:	681b      	ldr	r3, [r3, #0]
 8104fa6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104faa:	68fb      	ldr	r3, [r7, #12]
 8104fac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104fae:	7812      	ldrb	r2, [r2, #0]
 8104fb0:	b2d2      	uxtb	r2, r2
 8104fb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104fb4:	68fb      	ldr	r3, [r7, #12]
 8104fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104fb8:	1c5a      	adds	r2, r3, #1
 8104fba:	68fb      	ldr	r3, [r7, #12]
 8104fbc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104fbe:	68fb      	ldr	r3, [r7, #12]
 8104fc0:	681b      	ldr	r3, [r3, #0]
 8104fc2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104fc6:	68fb      	ldr	r3, [r7, #12]
 8104fc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104fca:	7812      	ldrb	r2, [r2, #0]
 8104fcc:	b2d2      	uxtb	r2, r2
 8104fce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104fd0:	68fb      	ldr	r3, [r7, #12]
 8104fd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104fd4:	1c5a      	adds	r2, r3, #1
 8104fd6:	68fb      	ldr	r3, [r7, #12]
 8104fd8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104fda:	68fb      	ldr	r3, [r7, #12]
 8104fdc:	681b      	ldr	r3, [r3, #0]
 8104fde:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104fe2:	68fb      	ldr	r3, [r7, #12]
 8104fe4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104fe6:	7812      	ldrb	r2, [r2, #0]
 8104fe8:	b2d2      	uxtb	r2, r2
 8104fea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104fec:	68fb      	ldr	r3, [r7, #12]
 8104fee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104ff0:	1c5a      	adds	r2, r3, #1
 8104ff2:	68fb      	ldr	r3, [r7, #12]
 8104ff4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104ff6:	68fb      	ldr	r3, [r7, #12]
 8104ff8:	681b      	ldr	r3, [r3, #0]
 8104ffa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104ffe:	68fb      	ldr	r3, [r7, #12]
 8105000:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105002:	7812      	ldrb	r2, [r2, #0]
 8105004:	b2d2      	uxtb	r2, r2
 8105006:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8105008:	68fb      	ldr	r3, [r7, #12]
 810500a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810500c:	1c5a      	adds	r2, r3, #1
 810500e:	68fb      	ldr	r3, [r7, #12]
 8105010:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8105012:	68fb      	ldr	r3, [r7, #12]
 8105014:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105018:	b29b      	uxth	r3, r3
 810501a:	3b04      	subs	r3, #4
 810501c:	b29a      	uxth	r2, r3
 810501e:	68fb      	ldr	r3, [r7, #12]
 8105020:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105024:	68fb      	ldr	r3, [r7, #12]
 8105026:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810502a:	853b      	strh	r3, [r7, #40]	@ 0x28
 810502c:	e047      	b.n	81050be <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 810502e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8105030:	2b03      	cmp	r3, #3
 8105032:	d820      	bhi.n	8105076 <HAL_SPI_TransmitReceive+0x5c2>
 8105034:	697b      	ldr	r3, [r7, #20]
 8105036:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 810503a:	2b00      	cmp	r3, #0
 810503c:	d01b      	beq.n	8105076 <HAL_SPI_TransmitReceive+0x5c2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810503e:	68fb      	ldr	r3, [r7, #12]
 8105040:	681b      	ldr	r3, [r3, #0]
 8105042:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8105046:	68fb      	ldr	r3, [r7, #12]
 8105048:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810504a:	7812      	ldrb	r2, [r2, #0]
 810504c:	b2d2      	uxtb	r2, r2
 810504e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8105050:	68fb      	ldr	r3, [r7, #12]
 8105052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105054:	1c5a      	adds	r2, r3, #1
 8105056:	68fb      	ldr	r3, [r7, #12]
 8105058:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810505a:	68fb      	ldr	r3, [r7, #12]
 810505c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105060:	b29b      	uxth	r3, r3
 8105062:	3b01      	subs	r3, #1
 8105064:	b29a      	uxth	r2, r3
 8105066:	68fb      	ldr	r3, [r7, #12]
 8105068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810506c:	68fb      	ldr	r3, [r7, #12]
 810506e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8105072:	853b      	strh	r3, [r7, #40]	@ 0x28
 8105074:	e023      	b.n	81050be <HAL_SPI_TransmitReceive+0x60a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105076:	f7fd fadb 	bl	8102630 <HAL_GetTick>
 810507a:	4602      	mov	r2, r0
 810507c:	69bb      	ldr	r3, [r7, #24]
 810507e:	1ad3      	subs	r3, r2, r3
 8105080:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8105082:	429a      	cmp	r2, r3
 8105084:	d803      	bhi.n	810508e <HAL_SPI_TransmitReceive+0x5da>
 8105086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810508c:	d102      	bne.n	8105094 <HAL_SPI_TransmitReceive+0x5e0>
 810508e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8105090:	2b00      	cmp	r3, #0
 8105092:	d114      	bne.n	81050be <HAL_SPI_TransmitReceive+0x60a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8105094:	68f8      	ldr	r0, [r7, #12]
 8105096:	f000 f845 	bl	8105124 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810509a:	68fb      	ldr	r3, [r7, #12]
 810509c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81050a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81050a4:	68fb      	ldr	r3, [r7, #12]
 81050a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 81050aa:	68fb      	ldr	r3, [r7, #12]
 81050ac:	2201      	movs	r2, #1
 81050ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 81050b2:	68fb      	ldr	r3, [r7, #12]
 81050b4:	2200      	movs	r2, #0
 81050b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 81050ba:	2303      	movs	r3, #3
 81050bc:	e02d      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81050be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81050c0:	2b00      	cmp	r3, #0
 81050c2:	f47f af11 	bne.w	8104ee8 <HAL_SPI_TransmitReceive+0x434>
 81050c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81050c8:	2b00      	cmp	r3, #0
 81050ca:	f47f af0d 	bne.w	8104ee8 <HAL_SPI_TransmitReceive+0x434>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 81050ce:	69bb      	ldr	r3, [r7, #24]
 81050d0:	9300      	str	r3, [sp, #0]
 81050d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81050d4:	2200      	movs	r2, #0
 81050d6:	2108      	movs	r1, #8
 81050d8:	68f8      	ldr	r0, [r7, #12]
 81050da:	f000 f8c3 	bl	8105264 <SPI_WaitOnFlagUntilTimeout>
 81050de:	4603      	mov	r3, r0
 81050e0:	2b00      	cmp	r3, #0
 81050e2:	d007      	beq.n	81050f4 <HAL_SPI_TransmitReceive+0x640>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81050e4:	68fb      	ldr	r3, [r7, #12]
 81050e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81050ea:	f043 0220 	orr.w	r2, r3, #32
 81050ee:	68fb      	ldr	r3, [r7, #12]
 81050f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81050f4:	68f8      	ldr	r0, [r7, #12]
 81050f6:	f000 f815 	bl	8105124 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 81050fa:	68fb      	ldr	r3, [r7, #12]
 81050fc:	2201      	movs	r2, #1
 81050fe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105102:	68fb      	ldr	r3, [r7, #12]
 8105104:	2200      	movs	r2, #0
 8105106:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810510a:	68fb      	ldr	r3, [r7, #12]
 810510c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105110:	2b00      	cmp	r3, #0
 8105112:	d001      	beq.n	8105118 <HAL_SPI_TransmitReceive+0x664>
  {
    return HAL_ERROR;
 8105114:	2301      	movs	r3, #1
 8105116:	e000      	b.n	810511a <HAL_SPI_TransmitReceive+0x666>
  }
  else
  {
    return HAL_OK;
 8105118:	2300      	movs	r3, #0
  }
}
 810511a:	4618      	mov	r0, r3
 810511c:	3730      	adds	r7, #48	@ 0x30
 810511e:	46bd      	mov	sp, r7
 8105120:	bd80      	pop	{r7, pc}
 8105122:	bf00      	nop

08105124 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8105124:	b480      	push	{r7}
 8105126:	b085      	sub	sp, #20
 8105128:	af00      	add	r7, sp, #0
 810512a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 810512c:	687b      	ldr	r3, [r7, #4]
 810512e:	681b      	ldr	r3, [r3, #0]
 8105130:	695b      	ldr	r3, [r3, #20]
 8105132:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8105134:	687b      	ldr	r3, [r7, #4]
 8105136:	681b      	ldr	r3, [r3, #0]
 8105138:	699a      	ldr	r2, [r3, #24]
 810513a:	687b      	ldr	r3, [r7, #4]
 810513c:	681b      	ldr	r3, [r3, #0]
 810513e:	f042 0208 	orr.w	r2, r2, #8
 8105142:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8105144:	687b      	ldr	r3, [r7, #4]
 8105146:	681b      	ldr	r3, [r3, #0]
 8105148:	699a      	ldr	r2, [r3, #24]
 810514a:	687b      	ldr	r3, [r7, #4]
 810514c:	681b      	ldr	r3, [r3, #0]
 810514e:	f042 0210 	orr.w	r2, r2, #16
 8105152:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8105154:	687b      	ldr	r3, [r7, #4]
 8105156:	681b      	ldr	r3, [r3, #0]
 8105158:	681a      	ldr	r2, [r3, #0]
 810515a:	687b      	ldr	r3, [r7, #4]
 810515c:	681b      	ldr	r3, [r3, #0]
 810515e:	f022 0201 	bic.w	r2, r2, #1
 8105162:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8105164:	687b      	ldr	r3, [r7, #4]
 8105166:	681b      	ldr	r3, [r3, #0]
 8105168:	691b      	ldr	r3, [r3, #16]
 810516a:	687a      	ldr	r2, [r7, #4]
 810516c:	6812      	ldr	r2, [r2, #0]
 810516e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8105172:	f023 0303 	bic.w	r3, r3, #3
 8105176:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8105178:	687b      	ldr	r3, [r7, #4]
 810517a:	681b      	ldr	r3, [r3, #0]
 810517c:	689a      	ldr	r2, [r3, #8]
 810517e:	687b      	ldr	r3, [r7, #4]
 8105180:	681b      	ldr	r3, [r3, #0]
 8105182:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8105186:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8105188:	687b      	ldr	r3, [r7, #4]
 810518a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810518e:	b2db      	uxtb	r3, r3
 8105190:	2b04      	cmp	r3, #4
 8105192:	d014      	beq.n	81051be <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8105194:	68fb      	ldr	r3, [r7, #12]
 8105196:	f003 0320 	and.w	r3, r3, #32
 810519a:	2b00      	cmp	r3, #0
 810519c:	d00f      	beq.n	81051be <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810519e:	687b      	ldr	r3, [r7, #4]
 81051a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81051a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 81051a8:	687b      	ldr	r3, [r7, #4]
 81051aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81051ae:	687b      	ldr	r3, [r7, #4]
 81051b0:	681b      	ldr	r3, [r3, #0]
 81051b2:	699a      	ldr	r2, [r3, #24]
 81051b4:	687b      	ldr	r3, [r7, #4]
 81051b6:	681b      	ldr	r3, [r3, #0]
 81051b8:	f042 0220 	orr.w	r2, r2, #32
 81051bc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81051be:	687b      	ldr	r3, [r7, #4]
 81051c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81051c4:	b2db      	uxtb	r3, r3
 81051c6:	2b03      	cmp	r3, #3
 81051c8:	d014      	beq.n	81051f4 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81051ca:	68fb      	ldr	r3, [r7, #12]
 81051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81051d0:	2b00      	cmp	r3, #0
 81051d2:	d00f      	beq.n	81051f4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81051d4:	687b      	ldr	r3, [r7, #4]
 81051d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81051da:	f043 0204 	orr.w	r2, r3, #4
 81051de:	687b      	ldr	r3, [r7, #4]
 81051e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	681b      	ldr	r3, [r3, #0]
 81051e8:	699a      	ldr	r2, [r3, #24]
 81051ea:	687b      	ldr	r3, [r7, #4]
 81051ec:	681b      	ldr	r3, [r3, #0]
 81051ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 81051f2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81051f4:	68fb      	ldr	r3, [r7, #12]
 81051f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81051fa:	2b00      	cmp	r3, #0
 81051fc:	d00f      	beq.n	810521e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105204:	f043 0201 	orr.w	r2, r3, #1
 8105208:	687b      	ldr	r3, [r7, #4]
 810520a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 810520e:	687b      	ldr	r3, [r7, #4]
 8105210:	681b      	ldr	r3, [r3, #0]
 8105212:	699a      	ldr	r2, [r3, #24]
 8105214:	687b      	ldr	r3, [r7, #4]
 8105216:	681b      	ldr	r3, [r3, #0]
 8105218:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 810521c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 810521e:	68fb      	ldr	r3, [r7, #12]
 8105220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8105224:	2b00      	cmp	r3, #0
 8105226:	d00f      	beq.n	8105248 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8105228:	687b      	ldr	r3, [r7, #4]
 810522a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810522e:	f043 0208 	orr.w	r2, r3, #8
 8105232:	687b      	ldr	r3, [r7, #4]
 8105234:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8105238:	687b      	ldr	r3, [r7, #4]
 810523a:	681b      	ldr	r3, [r3, #0]
 810523c:	699a      	ldr	r2, [r3, #24]
 810523e:	687b      	ldr	r3, [r7, #4]
 8105240:	681b      	ldr	r3, [r3, #0]
 8105242:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8105246:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8105248:	687b      	ldr	r3, [r7, #4]
 810524a:	2200      	movs	r2, #0
 810524c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8105250:	687b      	ldr	r3, [r7, #4]
 8105252:	2200      	movs	r2, #0
 8105254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8105258:	bf00      	nop
 810525a:	3714      	adds	r7, #20
 810525c:	46bd      	mov	sp, r7
 810525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105262:	4770      	bx	lr

08105264 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8105264:	b580      	push	{r7, lr}
 8105266:	b084      	sub	sp, #16
 8105268:	af00      	add	r7, sp, #0
 810526a:	60f8      	str	r0, [r7, #12]
 810526c:	60b9      	str	r1, [r7, #8]
 810526e:	603b      	str	r3, [r7, #0]
 8105270:	4613      	mov	r3, r2
 8105272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8105274:	e010      	b.n	8105298 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105276:	f7fd f9db 	bl	8102630 <HAL_GetTick>
 810527a:	4602      	mov	r2, r0
 810527c:	69bb      	ldr	r3, [r7, #24]
 810527e:	1ad3      	subs	r3, r2, r3
 8105280:	683a      	ldr	r2, [r7, #0]
 8105282:	429a      	cmp	r2, r3
 8105284:	d803      	bhi.n	810528e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8105286:	683b      	ldr	r3, [r7, #0]
 8105288:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810528c:	d102      	bne.n	8105294 <SPI_WaitOnFlagUntilTimeout+0x30>
 810528e:	683b      	ldr	r3, [r7, #0]
 8105290:	2b00      	cmp	r3, #0
 8105292:	d101      	bne.n	8105298 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8105294:	2303      	movs	r3, #3
 8105296:	e00f      	b.n	81052b8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8105298:	68fb      	ldr	r3, [r7, #12]
 810529a:	681b      	ldr	r3, [r3, #0]
 810529c:	695a      	ldr	r2, [r3, #20]
 810529e:	68bb      	ldr	r3, [r7, #8]
 81052a0:	4013      	ands	r3, r2
 81052a2:	68ba      	ldr	r2, [r7, #8]
 81052a4:	429a      	cmp	r2, r3
 81052a6:	bf0c      	ite	eq
 81052a8:	2301      	moveq	r3, #1
 81052aa:	2300      	movne	r3, #0
 81052ac:	b2db      	uxtb	r3, r3
 81052ae:	461a      	mov	r2, r3
 81052b0:	79fb      	ldrb	r3, [r7, #7]
 81052b2:	429a      	cmp	r2, r3
 81052b4:	d0df      	beq.n	8105276 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 81052b6:	2300      	movs	r3, #0
}
 81052b8:	4618      	mov	r0, r3
 81052ba:	3710      	adds	r7, #16
 81052bc:	46bd      	mov	sp, r7
 81052be:	bd80      	pop	{r7, pc}

081052c0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 81052c0:	b480      	push	{r7}
 81052c2:	b085      	sub	sp, #20
 81052c4:	af00      	add	r7, sp, #0
 81052c6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81052cc:	095b      	lsrs	r3, r3, #5
 81052ce:	3301      	adds	r3, #1
 81052d0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81052d2:	687b      	ldr	r3, [r7, #4]
 81052d4:	68db      	ldr	r3, [r3, #12]
 81052d6:	3301      	adds	r3, #1
 81052d8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81052da:	68bb      	ldr	r3, [r7, #8]
 81052dc:	3307      	adds	r3, #7
 81052de:	08db      	lsrs	r3, r3, #3
 81052e0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81052e2:	68bb      	ldr	r3, [r7, #8]
 81052e4:	68fa      	ldr	r2, [r7, #12]
 81052e6:	fb02 f303 	mul.w	r3, r2, r3
}
 81052ea:	4618      	mov	r0, r3
 81052ec:	3714      	adds	r7, #20
 81052ee:	46bd      	mov	sp, r7
 81052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81052f4:	4770      	bx	lr

081052f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81052f6:	b580      	push	{r7, lr}
 81052f8:	b082      	sub	sp, #8
 81052fa:	af00      	add	r7, sp, #0
 81052fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81052fe:	687b      	ldr	r3, [r7, #4]
 8105300:	2b00      	cmp	r3, #0
 8105302:	d101      	bne.n	8105308 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8105304:	2301      	movs	r3, #1
 8105306:	e049      	b.n	810539c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105308:	687b      	ldr	r3, [r7, #4]
 810530a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810530e:	b2db      	uxtb	r3, r3
 8105310:	2b00      	cmp	r3, #0
 8105312:	d106      	bne.n	8105322 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105314:	687b      	ldr	r3, [r7, #4]
 8105316:	2200      	movs	r2, #0
 8105318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810531c:	6878      	ldr	r0, [r7, #4]
 810531e:	f7fd f88f 	bl	8102440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105322:	687b      	ldr	r3, [r7, #4]
 8105324:	2202      	movs	r2, #2
 8105326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810532a:	687b      	ldr	r3, [r7, #4]
 810532c:	681a      	ldr	r2, [r3, #0]
 810532e:	687b      	ldr	r3, [r7, #4]
 8105330:	3304      	adds	r3, #4
 8105332:	4619      	mov	r1, r3
 8105334:	4610      	mov	r0, r2
 8105336:	f000 fad5 	bl	81058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810533a:	687b      	ldr	r3, [r7, #4]
 810533c:	2201      	movs	r2, #1
 810533e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	2201      	movs	r2, #1
 8105346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	2201      	movs	r2, #1
 810534e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8105352:	687b      	ldr	r3, [r7, #4]
 8105354:	2201      	movs	r2, #1
 8105356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 810535a:	687b      	ldr	r3, [r7, #4]
 810535c:	2201      	movs	r2, #1
 810535e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8105362:	687b      	ldr	r3, [r7, #4]
 8105364:	2201      	movs	r2, #1
 8105366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 810536a:	687b      	ldr	r3, [r7, #4]
 810536c:	2201      	movs	r2, #1
 810536e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105372:	687b      	ldr	r3, [r7, #4]
 8105374:	2201      	movs	r2, #1
 8105376:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 810537a:	687b      	ldr	r3, [r7, #4]
 810537c:	2201      	movs	r2, #1
 810537e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8105382:	687b      	ldr	r3, [r7, #4]
 8105384:	2201      	movs	r2, #1
 8105386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 810538a:	687b      	ldr	r3, [r7, #4]
 810538c:	2201      	movs	r2, #1
 810538e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	2201      	movs	r2, #1
 8105396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 810539a:	2300      	movs	r3, #0
}
 810539c:	4618      	mov	r0, r3
 810539e:	3708      	adds	r7, #8
 81053a0:	46bd      	mov	sp, r7
 81053a2:	bd80      	pop	{r7, pc}

081053a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 81053a4:	b480      	push	{r7}
 81053a6:	b085      	sub	sp, #20
 81053a8:	af00      	add	r7, sp, #0
 81053aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 81053ac:	687b      	ldr	r3, [r7, #4]
 81053ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81053b2:	b2db      	uxtb	r3, r3
 81053b4:	2b01      	cmp	r3, #1
 81053b6:	d001      	beq.n	81053bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 81053b8:	2301      	movs	r3, #1
 81053ba:	e054      	b.n	8105466 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81053bc:	687b      	ldr	r3, [r7, #4]
 81053be:	2202      	movs	r2, #2
 81053c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 81053c4:	687b      	ldr	r3, [r7, #4]
 81053c6:	681b      	ldr	r3, [r3, #0]
 81053c8:	68da      	ldr	r2, [r3, #12]
 81053ca:	687b      	ldr	r3, [r7, #4]
 81053cc:	681b      	ldr	r3, [r3, #0]
 81053ce:	f042 0201 	orr.w	r2, r2, #1
 81053d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81053d4:	687b      	ldr	r3, [r7, #4]
 81053d6:	681b      	ldr	r3, [r3, #0]
 81053d8:	4a26      	ldr	r2, [pc, #152]	@ (8105474 <HAL_TIM_Base_Start_IT+0xd0>)
 81053da:	4293      	cmp	r3, r2
 81053dc:	d022      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 81053de:	687b      	ldr	r3, [r7, #4]
 81053e0:	681b      	ldr	r3, [r3, #0]
 81053e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81053e6:	d01d      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 81053e8:	687b      	ldr	r3, [r7, #4]
 81053ea:	681b      	ldr	r3, [r3, #0]
 81053ec:	4a22      	ldr	r2, [pc, #136]	@ (8105478 <HAL_TIM_Base_Start_IT+0xd4>)
 81053ee:	4293      	cmp	r3, r2
 81053f0:	d018      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 81053f2:	687b      	ldr	r3, [r7, #4]
 81053f4:	681b      	ldr	r3, [r3, #0]
 81053f6:	4a21      	ldr	r2, [pc, #132]	@ (810547c <HAL_TIM_Base_Start_IT+0xd8>)
 81053f8:	4293      	cmp	r3, r2
 81053fa:	d013      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 81053fc:	687b      	ldr	r3, [r7, #4]
 81053fe:	681b      	ldr	r3, [r3, #0]
 8105400:	4a1f      	ldr	r2, [pc, #124]	@ (8105480 <HAL_TIM_Base_Start_IT+0xdc>)
 8105402:	4293      	cmp	r3, r2
 8105404:	d00e      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 8105406:	687b      	ldr	r3, [r7, #4]
 8105408:	681b      	ldr	r3, [r3, #0]
 810540a:	4a1e      	ldr	r2, [pc, #120]	@ (8105484 <HAL_TIM_Base_Start_IT+0xe0>)
 810540c:	4293      	cmp	r3, r2
 810540e:	d009      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 8105410:	687b      	ldr	r3, [r7, #4]
 8105412:	681b      	ldr	r3, [r3, #0]
 8105414:	4a1c      	ldr	r2, [pc, #112]	@ (8105488 <HAL_TIM_Base_Start_IT+0xe4>)
 8105416:	4293      	cmp	r3, r2
 8105418:	d004      	beq.n	8105424 <HAL_TIM_Base_Start_IT+0x80>
 810541a:	687b      	ldr	r3, [r7, #4]
 810541c:	681b      	ldr	r3, [r3, #0]
 810541e:	4a1b      	ldr	r2, [pc, #108]	@ (810548c <HAL_TIM_Base_Start_IT+0xe8>)
 8105420:	4293      	cmp	r3, r2
 8105422:	d115      	bne.n	8105450 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8105424:	687b      	ldr	r3, [r7, #4]
 8105426:	681b      	ldr	r3, [r3, #0]
 8105428:	689a      	ldr	r2, [r3, #8]
 810542a:	4b19      	ldr	r3, [pc, #100]	@ (8105490 <HAL_TIM_Base_Start_IT+0xec>)
 810542c:	4013      	ands	r3, r2
 810542e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105430:	68fb      	ldr	r3, [r7, #12]
 8105432:	2b06      	cmp	r3, #6
 8105434:	d015      	beq.n	8105462 <HAL_TIM_Base_Start_IT+0xbe>
 8105436:	68fb      	ldr	r3, [r7, #12]
 8105438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810543c:	d011      	beq.n	8105462 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 810543e:	687b      	ldr	r3, [r7, #4]
 8105440:	681b      	ldr	r3, [r3, #0]
 8105442:	681a      	ldr	r2, [r3, #0]
 8105444:	687b      	ldr	r3, [r7, #4]
 8105446:	681b      	ldr	r3, [r3, #0]
 8105448:	f042 0201 	orr.w	r2, r2, #1
 810544c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810544e:	e008      	b.n	8105462 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8105450:	687b      	ldr	r3, [r7, #4]
 8105452:	681b      	ldr	r3, [r3, #0]
 8105454:	681a      	ldr	r2, [r3, #0]
 8105456:	687b      	ldr	r3, [r7, #4]
 8105458:	681b      	ldr	r3, [r3, #0]
 810545a:	f042 0201 	orr.w	r2, r2, #1
 810545e:	601a      	str	r2, [r3, #0]
 8105460:	e000      	b.n	8105464 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105462:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8105464:	2300      	movs	r3, #0
}
 8105466:	4618      	mov	r0, r3
 8105468:	3714      	adds	r7, #20
 810546a:	46bd      	mov	sp, r7
 810546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105470:	4770      	bx	lr
 8105472:	bf00      	nop
 8105474:	40010000 	.word	0x40010000
 8105478:	40000400 	.word	0x40000400
 810547c:	40000800 	.word	0x40000800
 8105480:	40000c00 	.word	0x40000c00
 8105484:	40010400 	.word	0x40010400
 8105488:	40001800 	.word	0x40001800
 810548c:	40014000 	.word	0x40014000
 8105490:	00010007 	.word	0x00010007

08105494 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8105494:	b580      	push	{r7, lr}
 8105496:	b084      	sub	sp, #16
 8105498:	af00      	add	r7, sp, #0
 810549a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 810549c:	687b      	ldr	r3, [r7, #4]
 810549e:	681b      	ldr	r3, [r3, #0]
 81054a0:	68db      	ldr	r3, [r3, #12]
 81054a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 81054a4:	687b      	ldr	r3, [r7, #4]
 81054a6:	681b      	ldr	r3, [r3, #0]
 81054a8:	691b      	ldr	r3, [r3, #16]
 81054aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 81054ac:	68bb      	ldr	r3, [r7, #8]
 81054ae:	f003 0302 	and.w	r3, r3, #2
 81054b2:	2b00      	cmp	r3, #0
 81054b4:	d020      	beq.n	81054f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 81054b6:	68fb      	ldr	r3, [r7, #12]
 81054b8:	f003 0302 	and.w	r3, r3, #2
 81054bc:	2b00      	cmp	r3, #0
 81054be:	d01b      	beq.n	81054f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 81054c0:	687b      	ldr	r3, [r7, #4]
 81054c2:	681b      	ldr	r3, [r3, #0]
 81054c4:	f06f 0202 	mvn.w	r2, #2
 81054c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81054ca:	687b      	ldr	r3, [r7, #4]
 81054cc:	2201      	movs	r2, #1
 81054ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81054d0:	687b      	ldr	r3, [r7, #4]
 81054d2:	681b      	ldr	r3, [r3, #0]
 81054d4:	699b      	ldr	r3, [r3, #24]
 81054d6:	f003 0303 	and.w	r3, r3, #3
 81054da:	2b00      	cmp	r3, #0
 81054dc:	d003      	beq.n	81054e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81054de:	6878      	ldr	r0, [r7, #4]
 81054e0:	f000 f9e2 	bl	81058a8 <HAL_TIM_IC_CaptureCallback>
 81054e4:	e005      	b.n	81054f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81054e6:	6878      	ldr	r0, [r7, #4]
 81054e8:	f000 f9d4 	bl	8105894 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81054ec:	6878      	ldr	r0, [r7, #4]
 81054ee:	f000 f9e5 	bl	81058bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81054f2:	687b      	ldr	r3, [r7, #4]
 81054f4:	2200      	movs	r2, #0
 81054f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 81054f8:	68bb      	ldr	r3, [r7, #8]
 81054fa:	f003 0304 	and.w	r3, r3, #4
 81054fe:	2b00      	cmp	r3, #0
 8105500:	d020      	beq.n	8105544 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8105502:	68fb      	ldr	r3, [r7, #12]
 8105504:	f003 0304 	and.w	r3, r3, #4
 8105508:	2b00      	cmp	r3, #0
 810550a:	d01b      	beq.n	8105544 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	681b      	ldr	r3, [r3, #0]
 8105510:	f06f 0204 	mvn.w	r2, #4
 8105514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8105516:	687b      	ldr	r3, [r7, #4]
 8105518:	2202      	movs	r2, #2
 810551a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 810551c:	687b      	ldr	r3, [r7, #4]
 810551e:	681b      	ldr	r3, [r3, #0]
 8105520:	699b      	ldr	r3, [r3, #24]
 8105522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8105526:	2b00      	cmp	r3, #0
 8105528:	d003      	beq.n	8105532 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810552a:	6878      	ldr	r0, [r7, #4]
 810552c:	f000 f9bc 	bl	81058a8 <HAL_TIM_IC_CaptureCallback>
 8105530:	e005      	b.n	810553e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8105532:	6878      	ldr	r0, [r7, #4]
 8105534:	f000 f9ae 	bl	8105894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105538:	6878      	ldr	r0, [r7, #4]
 810553a:	f000 f9bf 	bl	81058bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810553e:	687b      	ldr	r3, [r7, #4]
 8105540:	2200      	movs	r2, #0
 8105542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8105544:	68bb      	ldr	r3, [r7, #8]
 8105546:	f003 0308 	and.w	r3, r3, #8
 810554a:	2b00      	cmp	r3, #0
 810554c:	d020      	beq.n	8105590 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 810554e:	68fb      	ldr	r3, [r7, #12]
 8105550:	f003 0308 	and.w	r3, r3, #8
 8105554:	2b00      	cmp	r3, #0
 8105556:	d01b      	beq.n	8105590 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8105558:	687b      	ldr	r3, [r7, #4]
 810555a:	681b      	ldr	r3, [r3, #0]
 810555c:	f06f 0208 	mvn.w	r2, #8
 8105560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8105562:	687b      	ldr	r3, [r7, #4]
 8105564:	2204      	movs	r2, #4
 8105566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8105568:	687b      	ldr	r3, [r7, #4]
 810556a:	681b      	ldr	r3, [r3, #0]
 810556c:	69db      	ldr	r3, [r3, #28]
 810556e:	f003 0303 	and.w	r3, r3, #3
 8105572:	2b00      	cmp	r3, #0
 8105574:	d003      	beq.n	810557e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8105576:	6878      	ldr	r0, [r7, #4]
 8105578:	f000 f996 	bl	81058a8 <HAL_TIM_IC_CaptureCallback>
 810557c:	e005      	b.n	810558a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810557e:	6878      	ldr	r0, [r7, #4]
 8105580:	f000 f988 	bl	8105894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8105584:	6878      	ldr	r0, [r7, #4]
 8105586:	f000 f999 	bl	81058bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810558a:	687b      	ldr	r3, [r7, #4]
 810558c:	2200      	movs	r2, #0
 810558e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8105590:	68bb      	ldr	r3, [r7, #8]
 8105592:	f003 0310 	and.w	r3, r3, #16
 8105596:	2b00      	cmp	r3, #0
 8105598:	d020      	beq.n	81055dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 810559a:	68fb      	ldr	r3, [r7, #12]
 810559c:	f003 0310 	and.w	r3, r3, #16
 81055a0:	2b00      	cmp	r3, #0
 81055a2:	d01b      	beq.n	81055dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 81055a4:	687b      	ldr	r3, [r7, #4]
 81055a6:	681b      	ldr	r3, [r3, #0]
 81055a8:	f06f 0210 	mvn.w	r2, #16
 81055ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81055ae:	687b      	ldr	r3, [r7, #4]
 81055b0:	2208      	movs	r2, #8
 81055b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 81055b4:	687b      	ldr	r3, [r7, #4]
 81055b6:	681b      	ldr	r3, [r3, #0]
 81055b8:	69db      	ldr	r3, [r3, #28]
 81055ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81055be:	2b00      	cmp	r3, #0
 81055c0:	d003      	beq.n	81055ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81055c2:	6878      	ldr	r0, [r7, #4]
 81055c4:	f000 f970 	bl	81058a8 <HAL_TIM_IC_CaptureCallback>
 81055c8:	e005      	b.n	81055d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81055ca:	6878      	ldr	r0, [r7, #4]
 81055cc:	f000 f962 	bl	8105894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81055d0:	6878      	ldr	r0, [r7, #4]
 81055d2:	f000 f973 	bl	81058bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81055d6:	687b      	ldr	r3, [r7, #4]
 81055d8:	2200      	movs	r2, #0
 81055da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 81055dc:	68bb      	ldr	r3, [r7, #8]
 81055de:	f003 0301 	and.w	r3, r3, #1
 81055e2:	2b00      	cmp	r3, #0
 81055e4:	d00c      	beq.n	8105600 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 81055e6:	68fb      	ldr	r3, [r7, #12]
 81055e8:	f003 0301 	and.w	r3, r3, #1
 81055ec:	2b00      	cmp	r3, #0
 81055ee:	d007      	beq.n	8105600 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 81055f0:	687b      	ldr	r3, [r7, #4]
 81055f2:	681b      	ldr	r3, [r3, #0]
 81055f4:	f06f 0201 	mvn.w	r2, #1
 81055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81055fa:	6878      	ldr	r0, [r7, #4]
 81055fc:	f7fc fd64 	bl	81020c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8105600:	68bb      	ldr	r3, [r7, #8]
 8105602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8105606:	2b00      	cmp	r3, #0
 8105608:	d104      	bne.n	8105614 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 810560a:	68bb      	ldr	r3, [r7, #8]
 810560c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8105610:	2b00      	cmp	r3, #0
 8105612:	d00c      	beq.n	810562e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8105614:	68fb      	ldr	r3, [r7, #12]
 8105616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810561a:	2b00      	cmp	r3, #0
 810561c:	d007      	beq.n	810562e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 810561e:	687b      	ldr	r3, [r7, #4]
 8105620:	681b      	ldr	r3, [r3, #0]
 8105622:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8105626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8105628:	6878      	ldr	r0, [r7, #4]
 810562a:	f000 fb35 	bl	8105c98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 810562e:	68bb      	ldr	r3, [r7, #8]
 8105630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8105634:	2b00      	cmp	r3, #0
 8105636:	d00c      	beq.n	8105652 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8105638:	68fb      	ldr	r3, [r7, #12]
 810563a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810563e:	2b00      	cmp	r3, #0
 8105640:	d007      	beq.n	8105652 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8105642:	687b      	ldr	r3, [r7, #4]
 8105644:	681b      	ldr	r3, [r3, #0]
 8105646:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 810564a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810564c:	6878      	ldr	r0, [r7, #4]
 810564e:	f000 fb2d 	bl	8105cac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8105652:	68bb      	ldr	r3, [r7, #8]
 8105654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105658:	2b00      	cmp	r3, #0
 810565a:	d00c      	beq.n	8105676 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 810565c:	68fb      	ldr	r3, [r7, #12]
 810565e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105662:	2b00      	cmp	r3, #0
 8105664:	d007      	beq.n	8105676 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8105666:	687b      	ldr	r3, [r7, #4]
 8105668:	681b      	ldr	r3, [r3, #0]
 810566a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 810566e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8105670:	6878      	ldr	r0, [r7, #4]
 8105672:	f000 f92d 	bl	81058d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8105676:	68bb      	ldr	r3, [r7, #8]
 8105678:	f003 0320 	and.w	r3, r3, #32
 810567c:	2b00      	cmp	r3, #0
 810567e:	d00c      	beq.n	810569a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8105680:	68fb      	ldr	r3, [r7, #12]
 8105682:	f003 0320 	and.w	r3, r3, #32
 8105686:	2b00      	cmp	r3, #0
 8105688:	d007      	beq.n	810569a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 810568a:	687b      	ldr	r3, [r7, #4]
 810568c:	681b      	ldr	r3, [r3, #0]
 810568e:	f06f 0220 	mvn.w	r2, #32
 8105692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8105694:	6878      	ldr	r0, [r7, #4]
 8105696:	f000 faf5 	bl	8105c84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810569a:	bf00      	nop
 810569c:	3710      	adds	r7, #16
 810569e:	46bd      	mov	sp, r7
 81056a0:	bd80      	pop	{r7, pc}
	...

081056a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 81056a4:	b580      	push	{r7, lr}
 81056a6:	b084      	sub	sp, #16
 81056a8:	af00      	add	r7, sp, #0
 81056aa:	6078      	str	r0, [r7, #4]
 81056ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81056ae:	2300      	movs	r3, #0
 81056b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81056b2:	687b      	ldr	r3, [r7, #4]
 81056b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 81056b8:	2b01      	cmp	r3, #1
 81056ba:	d101      	bne.n	81056c0 <HAL_TIM_ConfigClockSource+0x1c>
 81056bc:	2302      	movs	r3, #2
 81056be:	e0de      	b.n	810587e <HAL_TIM_ConfigClockSource+0x1da>
 81056c0:	687b      	ldr	r3, [r7, #4]
 81056c2:	2201      	movs	r2, #1
 81056c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81056c8:	687b      	ldr	r3, [r7, #4]
 81056ca:	2202      	movs	r2, #2
 81056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81056d0:	687b      	ldr	r3, [r7, #4]
 81056d2:	681b      	ldr	r3, [r3, #0]
 81056d4:	689b      	ldr	r3, [r3, #8]
 81056d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81056d8:	68bb      	ldr	r3, [r7, #8]
 81056da:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 81056de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 81056e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81056e4:	68bb      	ldr	r3, [r7, #8]
 81056e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81056ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81056ec:	687b      	ldr	r3, [r7, #4]
 81056ee:	681b      	ldr	r3, [r3, #0]
 81056f0:	68ba      	ldr	r2, [r7, #8]
 81056f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 81056f4:	683b      	ldr	r3, [r7, #0]
 81056f6:	681b      	ldr	r3, [r3, #0]
 81056f8:	4a63      	ldr	r2, [pc, #396]	@ (8105888 <HAL_TIM_ConfigClockSource+0x1e4>)
 81056fa:	4293      	cmp	r3, r2
 81056fc:	f000 80a9 	beq.w	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105700:	4a61      	ldr	r2, [pc, #388]	@ (8105888 <HAL_TIM_ConfigClockSource+0x1e4>)
 8105702:	4293      	cmp	r3, r2
 8105704:	f200 80ae 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105708:	4a60      	ldr	r2, [pc, #384]	@ (810588c <HAL_TIM_ConfigClockSource+0x1e8>)
 810570a:	4293      	cmp	r3, r2
 810570c:	f000 80a1 	beq.w	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105710:	4a5e      	ldr	r2, [pc, #376]	@ (810588c <HAL_TIM_ConfigClockSource+0x1e8>)
 8105712:	4293      	cmp	r3, r2
 8105714:	f200 80a6 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105718:	4a5d      	ldr	r2, [pc, #372]	@ (8105890 <HAL_TIM_ConfigClockSource+0x1ec>)
 810571a:	4293      	cmp	r3, r2
 810571c:	f000 8099 	beq.w	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105720:	4a5b      	ldr	r2, [pc, #364]	@ (8105890 <HAL_TIM_ConfigClockSource+0x1ec>)
 8105722:	4293      	cmp	r3, r2
 8105724:	f200 809e 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105728:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 810572c:	f000 8091 	beq.w	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105730:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8105734:	f200 8096 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810573c:	f000 8089 	beq.w	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105744:	f200 808e 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810574c:	d03e      	beq.n	81057cc <HAL_TIM_ConfigClockSource+0x128>
 810574e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105752:	f200 8087 	bhi.w	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810575a:	f000 8086 	beq.w	810586a <HAL_TIM_ConfigClockSource+0x1c6>
 810575e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105762:	d87f      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105764:	2b70      	cmp	r3, #112	@ 0x70
 8105766:	d01a      	beq.n	810579e <HAL_TIM_ConfigClockSource+0xfa>
 8105768:	2b70      	cmp	r3, #112	@ 0x70
 810576a:	d87b      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 810576c:	2b60      	cmp	r3, #96	@ 0x60
 810576e:	d050      	beq.n	8105812 <HAL_TIM_ConfigClockSource+0x16e>
 8105770:	2b60      	cmp	r3, #96	@ 0x60
 8105772:	d877      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105774:	2b50      	cmp	r3, #80	@ 0x50
 8105776:	d03c      	beq.n	81057f2 <HAL_TIM_ConfigClockSource+0x14e>
 8105778:	2b50      	cmp	r3, #80	@ 0x50
 810577a:	d873      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 810577c:	2b40      	cmp	r3, #64	@ 0x40
 810577e:	d058      	beq.n	8105832 <HAL_TIM_ConfigClockSource+0x18e>
 8105780:	2b40      	cmp	r3, #64	@ 0x40
 8105782:	d86f      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105784:	2b30      	cmp	r3, #48	@ 0x30
 8105786:	d064      	beq.n	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105788:	2b30      	cmp	r3, #48	@ 0x30
 810578a:	d86b      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 810578c:	2b20      	cmp	r3, #32
 810578e:	d060      	beq.n	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105790:	2b20      	cmp	r3, #32
 8105792:	d867      	bhi.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
 8105794:	2b00      	cmp	r3, #0
 8105796:	d05c      	beq.n	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 8105798:	2b10      	cmp	r3, #16
 810579a:	d05a      	beq.n	8105852 <HAL_TIM_ConfigClockSource+0x1ae>
 810579c:	e062      	b.n	8105864 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810579e:	687b      	ldr	r3, [r7, #4]
 81057a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 81057a2:	683b      	ldr	r3, [r7, #0]
 81057a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 81057a6:	683b      	ldr	r3, [r7, #0]
 81057a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 81057aa:	683b      	ldr	r3, [r7, #0]
 81057ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 81057ae:	f000 f9bb 	bl	8105b28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 81057b2:	687b      	ldr	r3, [r7, #4]
 81057b4:	681b      	ldr	r3, [r3, #0]
 81057b6:	689b      	ldr	r3, [r3, #8]
 81057b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81057ba:	68bb      	ldr	r3, [r7, #8]
 81057bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 81057c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81057c2:	687b      	ldr	r3, [r7, #4]
 81057c4:	681b      	ldr	r3, [r3, #0]
 81057c6:	68ba      	ldr	r2, [r7, #8]
 81057c8:	609a      	str	r2, [r3, #8]
      break;
 81057ca:	e04f      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81057cc:	687b      	ldr	r3, [r7, #4]
 81057ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 81057d0:	683b      	ldr	r3, [r7, #0]
 81057d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 81057d4:	683b      	ldr	r3, [r7, #0]
 81057d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 81057d8:	683b      	ldr	r3, [r7, #0]
 81057da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 81057dc:	f000 f9a4 	bl	8105b28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81057e0:	687b      	ldr	r3, [r7, #4]
 81057e2:	681b      	ldr	r3, [r3, #0]
 81057e4:	689a      	ldr	r2, [r3, #8]
 81057e6:	687b      	ldr	r3, [r7, #4]
 81057e8:	681b      	ldr	r3, [r3, #0]
 81057ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 81057ee:	609a      	str	r2, [r3, #8]
      break;
 81057f0:	e03c      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 81057f2:	687b      	ldr	r3, [r7, #4]
 81057f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 81057f6:	683b      	ldr	r3, [r7, #0]
 81057f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 81057fa:	683b      	ldr	r3, [r7, #0]
 81057fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 81057fe:	461a      	mov	r2, r3
 8105800:	f000 f916 	bl	8105a30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8105804:	687b      	ldr	r3, [r7, #4]
 8105806:	681b      	ldr	r3, [r3, #0]
 8105808:	2150      	movs	r1, #80	@ 0x50
 810580a:	4618      	mov	r0, r3
 810580c:	f000 f96f 	bl	8105aee <TIM_ITRx_SetConfig>
      break;
 8105810:	e02c      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8105812:	687b      	ldr	r3, [r7, #4]
 8105814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8105816:	683b      	ldr	r3, [r7, #0]
 8105818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810581a:	683b      	ldr	r3, [r7, #0]
 810581c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 810581e:	461a      	mov	r2, r3
 8105820:	f000 f935 	bl	8105a8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8105824:	687b      	ldr	r3, [r7, #4]
 8105826:	681b      	ldr	r3, [r3, #0]
 8105828:	2160      	movs	r1, #96	@ 0x60
 810582a:	4618      	mov	r0, r3
 810582c:	f000 f95f 	bl	8105aee <TIM_ITRx_SetConfig>
      break;
 8105830:	e01c      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8105832:	687b      	ldr	r3, [r7, #4]
 8105834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8105836:	683b      	ldr	r3, [r7, #0]
 8105838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810583a:	683b      	ldr	r3, [r7, #0]
 810583c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810583e:	461a      	mov	r2, r3
 8105840:	f000 f8f6 	bl	8105a30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8105844:	687b      	ldr	r3, [r7, #4]
 8105846:	681b      	ldr	r3, [r3, #0]
 8105848:	2140      	movs	r1, #64	@ 0x40
 810584a:	4618      	mov	r0, r3
 810584c:	f000 f94f 	bl	8105aee <TIM_ITRx_SetConfig>
      break;
 8105850:	e00c      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8105852:	687b      	ldr	r3, [r7, #4]
 8105854:	681a      	ldr	r2, [r3, #0]
 8105856:	683b      	ldr	r3, [r7, #0]
 8105858:	681b      	ldr	r3, [r3, #0]
 810585a:	4619      	mov	r1, r3
 810585c:	4610      	mov	r0, r2
 810585e:	f000 f946 	bl	8105aee <TIM_ITRx_SetConfig>
      break;
 8105862:	e003      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8105864:	2301      	movs	r3, #1
 8105866:	73fb      	strb	r3, [r7, #15]
      break;
 8105868:	e000      	b.n	810586c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 810586a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 810586c:	687b      	ldr	r3, [r7, #4]
 810586e:	2201      	movs	r2, #1
 8105870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8105874:	687b      	ldr	r3, [r7, #4]
 8105876:	2200      	movs	r2, #0
 8105878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 810587c:	7bfb      	ldrb	r3, [r7, #15]
}
 810587e:	4618      	mov	r0, r3
 8105880:	3710      	adds	r7, #16
 8105882:	46bd      	mov	sp, r7
 8105884:	bd80      	pop	{r7, pc}
 8105886:	bf00      	nop
 8105888:	00100040 	.word	0x00100040
 810588c:	00100030 	.word	0x00100030
 8105890:	00100020 	.word	0x00100020

08105894 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8105894:	b480      	push	{r7}
 8105896:	b083      	sub	sp, #12
 8105898:	af00      	add	r7, sp, #0
 810589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810589c:	bf00      	nop
 810589e:	370c      	adds	r7, #12
 81058a0:	46bd      	mov	sp, r7
 81058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058a6:	4770      	bx	lr

081058a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 81058a8:	b480      	push	{r7}
 81058aa:	b083      	sub	sp, #12
 81058ac:	af00      	add	r7, sp, #0
 81058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 81058b0:	bf00      	nop
 81058b2:	370c      	adds	r7, #12
 81058b4:	46bd      	mov	sp, r7
 81058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058ba:	4770      	bx	lr

081058bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 81058bc:	b480      	push	{r7}
 81058be:	b083      	sub	sp, #12
 81058c0:	af00      	add	r7, sp, #0
 81058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81058c4:	bf00      	nop
 81058c6:	370c      	adds	r7, #12
 81058c8:	46bd      	mov	sp, r7
 81058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058ce:	4770      	bx	lr

081058d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81058d0:	b480      	push	{r7}
 81058d2:	b083      	sub	sp, #12
 81058d4:	af00      	add	r7, sp, #0
 81058d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81058d8:	bf00      	nop
 81058da:	370c      	adds	r7, #12
 81058dc:	46bd      	mov	sp, r7
 81058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058e2:	4770      	bx	lr

081058e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81058e4:	b480      	push	{r7}
 81058e6:	b085      	sub	sp, #20
 81058e8:	af00      	add	r7, sp, #0
 81058ea:	6078      	str	r0, [r7, #4]
 81058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81058ee:	687b      	ldr	r3, [r7, #4]
 81058f0:	681b      	ldr	r3, [r3, #0]
 81058f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81058f4:	687b      	ldr	r3, [r7, #4]
 81058f6:	4a46      	ldr	r2, [pc, #280]	@ (8105a10 <TIM_Base_SetConfig+0x12c>)
 81058f8:	4293      	cmp	r3, r2
 81058fa:	d013      	beq.n	8105924 <TIM_Base_SetConfig+0x40>
 81058fc:	687b      	ldr	r3, [r7, #4]
 81058fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105902:	d00f      	beq.n	8105924 <TIM_Base_SetConfig+0x40>
 8105904:	687b      	ldr	r3, [r7, #4]
 8105906:	4a43      	ldr	r2, [pc, #268]	@ (8105a14 <TIM_Base_SetConfig+0x130>)
 8105908:	4293      	cmp	r3, r2
 810590a:	d00b      	beq.n	8105924 <TIM_Base_SetConfig+0x40>
 810590c:	687b      	ldr	r3, [r7, #4]
 810590e:	4a42      	ldr	r2, [pc, #264]	@ (8105a18 <TIM_Base_SetConfig+0x134>)
 8105910:	4293      	cmp	r3, r2
 8105912:	d007      	beq.n	8105924 <TIM_Base_SetConfig+0x40>
 8105914:	687b      	ldr	r3, [r7, #4]
 8105916:	4a41      	ldr	r2, [pc, #260]	@ (8105a1c <TIM_Base_SetConfig+0x138>)
 8105918:	4293      	cmp	r3, r2
 810591a:	d003      	beq.n	8105924 <TIM_Base_SetConfig+0x40>
 810591c:	687b      	ldr	r3, [r7, #4]
 810591e:	4a40      	ldr	r2, [pc, #256]	@ (8105a20 <TIM_Base_SetConfig+0x13c>)
 8105920:	4293      	cmp	r3, r2
 8105922:	d108      	bne.n	8105936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8105924:	68fb      	ldr	r3, [r7, #12]
 8105926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810592a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810592c:	683b      	ldr	r3, [r7, #0]
 810592e:	685b      	ldr	r3, [r3, #4]
 8105930:	68fa      	ldr	r2, [r7, #12]
 8105932:	4313      	orrs	r3, r2
 8105934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8105936:	687b      	ldr	r3, [r7, #4]
 8105938:	4a35      	ldr	r2, [pc, #212]	@ (8105a10 <TIM_Base_SetConfig+0x12c>)
 810593a:	4293      	cmp	r3, r2
 810593c:	d01f      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 810593e:	687b      	ldr	r3, [r7, #4]
 8105940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105944:	d01b      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 8105946:	687b      	ldr	r3, [r7, #4]
 8105948:	4a32      	ldr	r2, [pc, #200]	@ (8105a14 <TIM_Base_SetConfig+0x130>)
 810594a:	4293      	cmp	r3, r2
 810594c:	d017      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 810594e:	687b      	ldr	r3, [r7, #4]
 8105950:	4a31      	ldr	r2, [pc, #196]	@ (8105a18 <TIM_Base_SetConfig+0x134>)
 8105952:	4293      	cmp	r3, r2
 8105954:	d013      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 8105956:	687b      	ldr	r3, [r7, #4]
 8105958:	4a30      	ldr	r2, [pc, #192]	@ (8105a1c <TIM_Base_SetConfig+0x138>)
 810595a:	4293      	cmp	r3, r2
 810595c:	d00f      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 810595e:	687b      	ldr	r3, [r7, #4]
 8105960:	4a2f      	ldr	r2, [pc, #188]	@ (8105a20 <TIM_Base_SetConfig+0x13c>)
 8105962:	4293      	cmp	r3, r2
 8105964:	d00b      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 8105966:	687b      	ldr	r3, [r7, #4]
 8105968:	4a2e      	ldr	r2, [pc, #184]	@ (8105a24 <TIM_Base_SetConfig+0x140>)
 810596a:	4293      	cmp	r3, r2
 810596c:	d007      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 810596e:	687b      	ldr	r3, [r7, #4]
 8105970:	4a2d      	ldr	r2, [pc, #180]	@ (8105a28 <TIM_Base_SetConfig+0x144>)
 8105972:	4293      	cmp	r3, r2
 8105974:	d003      	beq.n	810597e <TIM_Base_SetConfig+0x9a>
 8105976:	687b      	ldr	r3, [r7, #4]
 8105978:	4a2c      	ldr	r2, [pc, #176]	@ (8105a2c <TIM_Base_SetConfig+0x148>)
 810597a:	4293      	cmp	r3, r2
 810597c:	d108      	bne.n	8105990 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810597e:	68fb      	ldr	r3, [r7, #12]
 8105980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8105984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105986:	683b      	ldr	r3, [r7, #0]
 8105988:	68db      	ldr	r3, [r3, #12]
 810598a:	68fa      	ldr	r2, [r7, #12]
 810598c:	4313      	orrs	r3, r2
 810598e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8105990:	68fb      	ldr	r3, [r7, #12]
 8105992:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8105996:	683b      	ldr	r3, [r7, #0]
 8105998:	695b      	ldr	r3, [r3, #20]
 810599a:	4313      	orrs	r3, r2
 810599c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810599e:	687b      	ldr	r3, [r7, #4]
 81059a0:	68fa      	ldr	r2, [r7, #12]
 81059a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81059a4:	683b      	ldr	r3, [r7, #0]
 81059a6:	689a      	ldr	r2, [r3, #8]
 81059a8:	687b      	ldr	r3, [r7, #4]
 81059aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81059ac:	683b      	ldr	r3, [r7, #0]
 81059ae:	681a      	ldr	r2, [r3, #0]
 81059b0:	687b      	ldr	r3, [r7, #4]
 81059b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81059b4:	687b      	ldr	r3, [r7, #4]
 81059b6:	4a16      	ldr	r2, [pc, #88]	@ (8105a10 <TIM_Base_SetConfig+0x12c>)
 81059b8:	4293      	cmp	r3, r2
 81059ba:	d00f      	beq.n	81059dc <TIM_Base_SetConfig+0xf8>
 81059bc:	687b      	ldr	r3, [r7, #4]
 81059be:	4a18      	ldr	r2, [pc, #96]	@ (8105a20 <TIM_Base_SetConfig+0x13c>)
 81059c0:	4293      	cmp	r3, r2
 81059c2:	d00b      	beq.n	81059dc <TIM_Base_SetConfig+0xf8>
 81059c4:	687b      	ldr	r3, [r7, #4]
 81059c6:	4a17      	ldr	r2, [pc, #92]	@ (8105a24 <TIM_Base_SetConfig+0x140>)
 81059c8:	4293      	cmp	r3, r2
 81059ca:	d007      	beq.n	81059dc <TIM_Base_SetConfig+0xf8>
 81059cc:	687b      	ldr	r3, [r7, #4]
 81059ce:	4a16      	ldr	r2, [pc, #88]	@ (8105a28 <TIM_Base_SetConfig+0x144>)
 81059d0:	4293      	cmp	r3, r2
 81059d2:	d003      	beq.n	81059dc <TIM_Base_SetConfig+0xf8>
 81059d4:	687b      	ldr	r3, [r7, #4]
 81059d6:	4a15      	ldr	r2, [pc, #84]	@ (8105a2c <TIM_Base_SetConfig+0x148>)
 81059d8:	4293      	cmp	r3, r2
 81059da:	d103      	bne.n	81059e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81059dc:	683b      	ldr	r3, [r7, #0]
 81059de:	691a      	ldr	r2, [r3, #16]
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81059e4:	687b      	ldr	r3, [r7, #4]
 81059e6:	2201      	movs	r2, #1
 81059e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 81059ea:	687b      	ldr	r3, [r7, #4]
 81059ec:	691b      	ldr	r3, [r3, #16]
 81059ee:	f003 0301 	and.w	r3, r3, #1
 81059f2:	2b01      	cmp	r3, #1
 81059f4:	d105      	bne.n	8105a02 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 81059f6:	687b      	ldr	r3, [r7, #4]
 81059f8:	691b      	ldr	r3, [r3, #16]
 81059fa:	f023 0201 	bic.w	r2, r3, #1
 81059fe:	687b      	ldr	r3, [r7, #4]
 8105a00:	611a      	str	r2, [r3, #16]
  }
}
 8105a02:	bf00      	nop
 8105a04:	3714      	adds	r7, #20
 8105a06:	46bd      	mov	sp, r7
 8105a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a0c:	4770      	bx	lr
 8105a0e:	bf00      	nop
 8105a10:	40010000 	.word	0x40010000
 8105a14:	40000400 	.word	0x40000400
 8105a18:	40000800 	.word	0x40000800
 8105a1c:	40000c00 	.word	0x40000c00
 8105a20:	40010400 	.word	0x40010400
 8105a24:	40014000 	.word	0x40014000
 8105a28:	40014400 	.word	0x40014400
 8105a2c:	40014800 	.word	0x40014800

08105a30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8105a30:	b480      	push	{r7}
 8105a32:	b087      	sub	sp, #28
 8105a34:	af00      	add	r7, sp, #0
 8105a36:	60f8      	str	r0, [r7, #12]
 8105a38:	60b9      	str	r1, [r7, #8]
 8105a3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8105a3c:	68fb      	ldr	r3, [r7, #12]
 8105a3e:	6a1b      	ldr	r3, [r3, #32]
 8105a40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8105a42:	68fb      	ldr	r3, [r7, #12]
 8105a44:	6a1b      	ldr	r3, [r3, #32]
 8105a46:	f023 0201 	bic.w	r2, r3, #1
 8105a4a:	68fb      	ldr	r3, [r7, #12]
 8105a4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8105a4e:	68fb      	ldr	r3, [r7, #12]
 8105a50:	699b      	ldr	r3, [r3, #24]
 8105a52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8105a54:	693b      	ldr	r3, [r7, #16]
 8105a56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8105a5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8105a5c:	687b      	ldr	r3, [r7, #4]
 8105a5e:	011b      	lsls	r3, r3, #4
 8105a60:	693a      	ldr	r2, [r7, #16]
 8105a62:	4313      	orrs	r3, r2
 8105a64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8105a66:	697b      	ldr	r3, [r7, #20]
 8105a68:	f023 030a 	bic.w	r3, r3, #10
 8105a6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8105a6e:	697a      	ldr	r2, [r7, #20]
 8105a70:	68bb      	ldr	r3, [r7, #8]
 8105a72:	4313      	orrs	r3, r2
 8105a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8105a76:	68fb      	ldr	r3, [r7, #12]
 8105a78:	693a      	ldr	r2, [r7, #16]
 8105a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8105a7c:	68fb      	ldr	r3, [r7, #12]
 8105a7e:	697a      	ldr	r2, [r7, #20]
 8105a80:	621a      	str	r2, [r3, #32]
}
 8105a82:	bf00      	nop
 8105a84:	371c      	adds	r7, #28
 8105a86:	46bd      	mov	sp, r7
 8105a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a8c:	4770      	bx	lr

08105a8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8105a8e:	b480      	push	{r7}
 8105a90:	b087      	sub	sp, #28
 8105a92:	af00      	add	r7, sp, #0
 8105a94:	60f8      	str	r0, [r7, #12]
 8105a96:	60b9      	str	r1, [r7, #8]
 8105a98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8105a9a:	68fb      	ldr	r3, [r7, #12]
 8105a9c:	6a1b      	ldr	r3, [r3, #32]
 8105a9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8105aa0:	68fb      	ldr	r3, [r7, #12]
 8105aa2:	6a1b      	ldr	r3, [r3, #32]
 8105aa4:	f023 0210 	bic.w	r2, r3, #16
 8105aa8:	68fb      	ldr	r3, [r7, #12]
 8105aaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8105aac:	68fb      	ldr	r3, [r7, #12]
 8105aae:	699b      	ldr	r3, [r3, #24]
 8105ab0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8105ab2:	693b      	ldr	r3, [r7, #16]
 8105ab4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8105ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8105aba:	687b      	ldr	r3, [r7, #4]
 8105abc:	031b      	lsls	r3, r3, #12
 8105abe:	693a      	ldr	r2, [r7, #16]
 8105ac0:	4313      	orrs	r3, r2
 8105ac2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8105ac4:	697b      	ldr	r3, [r7, #20]
 8105ac6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8105aca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8105acc:	68bb      	ldr	r3, [r7, #8]
 8105ace:	011b      	lsls	r3, r3, #4
 8105ad0:	697a      	ldr	r2, [r7, #20]
 8105ad2:	4313      	orrs	r3, r2
 8105ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8105ad6:	68fb      	ldr	r3, [r7, #12]
 8105ad8:	693a      	ldr	r2, [r7, #16]
 8105ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8105adc:	68fb      	ldr	r3, [r7, #12]
 8105ade:	697a      	ldr	r2, [r7, #20]
 8105ae0:	621a      	str	r2, [r3, #32]
}
 8105ae2:	bf00      	nop
 8105ae4:	371c      	adds	r7, #28
 8105ae6:	46bd      	mov	sp, r7
 8105ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105aec:	4770      	bx	lr

08105aee <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8105aee:	b480      	push	{r7}
 8105af0:	b085      	sub	sp, #20
 8105af2:	af00      	add	r7, sp, #0
 8105af4:	6078      	str	r0, [r7, #4]
 8105af6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8105af8:	687b      	ldr	r3, [r7, #4]
 8105afa:	689b      	ldr	r3, [r3, #8]
 8105afc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8105afe:	68fb      	ldr	r3, [r7, #12]
 8105b00:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8105b04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8105b08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8105b0a:	683a      	ldr	r2, [r7, #0]
 8105b0c:	68fb      	ldr	r3, [r7, #12]
 8105b0e:	4313      	orrs	r3, r2
 8105b10:	f043 0307 	orr.w	r3, r3, #7
 8105b14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8105b16:	687b      	ldr	r3, [r7, #4]
 8105b18:	68fa      	ldr	r2, [r7, #12]
 8105b1a:	609a      	str	r2, [r3, #8]
}
 8105b1c:	bf00      	nop
 8105b1e:	3714      	adds	r7, #20
 8105b20:	46bd      	mov	sp, r7
 8105b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b26:	4770      	bx	lr

08105b28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8105b28:	b480      	push	{r7}
 8105b2a:	b087      	sub	sp, #28
 8105b2c:	af00      	add	r7, sp, #0
 8105b2e:	60f8      	str	r0, [r7, #12]
 8105b30:	60b9      	str	r1, [r7, #8]
 8105b32:	607a      	str	r2, [r7, #4]
 8105b34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8105b36:	68fb      	ldr	r3, [r7, #12]
 8105b38:	689b      	ldr	r3, [r3, #8]
 8105b3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8105b3c:	697b      	ldr	r3, [r7, #20]
 8105b3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8105b42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8105b44:	683b      	ldr	r3, [r7, #0]
 8105b46:	021a      	lsls	r2, r3, #8
 8105b48:	687b      	ldr	r3, [r7, #4]
 8105b4a:	431a      	orrs	r2, r3
 8105b4c:	68bb      	ldr	r3, [r7, #8]
 8105b4e:	4313      	orrs	r3, r2
 8105b50:	697a      	ldr	r2, [r7, #20]
 8105b52:	4313      	orrs	r3, r2
 8105b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8105b56:	68fb      	ldr	r3, [r7, #12]
 8105b58:	697a      	ldr	r2, [r7, #20]
 8105b5a:	609a      	str	r2, [r3, #8]
}
 8105b5c:	bf00      	nop
 8105b5e:	371c      	adds	r7, #28
 8105b60:	46bd      	mov	sp, r7
 8105b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b66:	4770      	bx	lr

08105b68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8105b68:	b480      	push	{r7}
 8105b6a:	b085      	sub	sp, #20
 8105b6c:	af00      	add	r7, sp, #0
 8105b6e:	6078      	str	r0, [r7, #4]
 8105b70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8105b72:	687b      	ldr	r3, [r7, #4]
 8105b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105b78:	2b01      	cmp	r3, #1
 8105b7a:	d101      	bne.n	8105b80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8105b7c:	2302      	movs	r3, #2
 8105b7e:	e06d      	b.n	8105c5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8105b80:	687b      	ldr	r3, [r7, #4]
 8105b82:	2201      	movs	r2, #1
 8105b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105b88:	687b      	ldr	r3, [r7, #4]
 8105b8a:	2202      	movs	r2, #2
 8105b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8105b90:	687b      	ldr	r3, [r7, #4]
 8105b92:	681b      	ldr	r3, [r3, #0]
 8105b94:	685b      	ldr	r3, [r3, #4]
 8105b96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8105b98:	687b      	ldr	r3, [r7, #4]
 8105b9a:	681b      	ldr	r3, [r3, #0]
 8105b9c:	689b      	ldr	r3, [r3, #8]
 8105b9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8105ba0:	687b      	ldr	r3, [r7, #4]
 8105ba2:	681b      	ldr	r3, [r3, #0]
 8105ba4:	4a30      	ldr	r2, [pc, #192]	@ (8105c68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8105ba6:	4293      	cmp	r3, r2
 8105ba8:	d004      	beq.n	8105bb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8105baa:	687b      	ldr	r3, [r7, #4]
 8105bac:	681b      	ldr	r3, [r3, #0]
 8105bae:	4a2f      	ldr	r2, [pc, #188]	@ (8105c6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8105bb0:	4293      	cmp	r3, r2
 8105bb2:	d108      	bne.n	8105bc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8105bb4:	68fb      	ldr	r3, [r7, #12]
 8105bb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8105bba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8105bbc:	683b      	ldr	r3, [r7, #0]
 8105bbe:	685b      	ldr	r3, [r3, #4]
 8105bc0:	68fa      	ldr	r2, [r7, #12]
 8105bc2:	4313      	orrs	r3, r2
 8105bc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8105bc6:	68fb      	ldr	r3, [r7, #12]
 8105bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8105bcc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8105bce:	683b      	ldr	r3, [r7, #0]
 8105bd0:	681b      	ldr	r3, [r3, #0]
 8105bd2:	68fa      	ldr	r2, [r7, #12]
 8105bd4:	4313      	orrs	r3, r2
 8105bd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8105bd8:	687b      	ldr	r3, [r7, #4]
 8105bda:	681b      	ldr	r3, [r3, #0]
 8105bdc:	68fa      	ldr	r2, [r7, #12]
 8105bde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105be0:	687b      	ldr	r3, [r7, #4]
 8105be2:	681b      	ldr	r3, [r3, #0]
 8105be4:	4a20      	ldr	r2, [pc, #128]	@ (8105c68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8105be6:	4293      	cmp	r3, r2
 8105be8:	d022      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105bea:	687b      	ldr	r3, [r7, #4]
 8105bec:	681b      	ldr	r3, [r3, #0]
 8105bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105bf2:	d01d      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105bf4:	687b      	ldr	r3, [r7, #4]
 8105bf6:	681b      	ldr	r3, [r3, #0]
 8105bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8105c70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8105bfa:	4293      	cmp	r3, r2
 8105bfc:	d018      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105bfe:	687b      	ldr	r3, [r7, #4]
 8105c00:	681b      	ldr	r3, [r3, #0]
 8105c02:	4a1c      	ldr	r2, [pc, #112]	@ (8105c74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8105c04:	4293      	cmp	r3, r2
 8105c06:	d013      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105c08:	687b      	ldr	r3, [r7, #4]
 8105c0a:	681b      	ldr	r3, [r3, #0]
 8105c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8105c78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8105c0e:	4293      	cmp	r3, r2
 8105c10:	d00e      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105c12:	687b      	ldr	r3, [r7, #4]
 8105c14:	681b      	ldr	r3, [r3, #0]
 8105c16:	4a15      	ldr	r2, [pc, #84]	@ (8105c6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8105c18:	4293      	cmp	r3, r2
 8105c1a:	d009      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105c1c:	687b      	ldr	r3, [r7, #4]
 8105c1e:	681b      	ldr	r3, [r3, #0]
 8105c20:	4a16      	ldr	r2, [pc, #88]	@ (8105c7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8105c22:	4293      	cmp	r3, r2
 8105c24:	d004      	beq.n	8105c30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105c26:	687b      	ldr	r3, [r7, #4]
 8105c28:	681b      	ldr	r3, [r3, #0]
 8105c2a:	4a15      	ldr	r2, [pc, #84]	@ (8105c80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8105c2c:	4293      	cmp	r3, r2
 8105c2e:	d10c      	bne.n	8105c4a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8105c30:	68bb      	ldr	r3, [r7, #8]
 8105c32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8105c36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8105c38:	683b      	ldr	r3, [r7, #0]
 8105c3a:	689b      	ldr	r3, [r3, #8]
 8105c3c:	68ba      	ldr	r2, [r7, #8]
 8105c3e:	4313      	orrs	r3, r2
 8105c40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8105c42:	687b      	ldr	r3, [r7, #4]
 8105c44:	681b      	ldr	r3, [r3, #0]
 8105c46:	68ba      	ldr	r2, [r7, #8]
 8105c48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8105c4a:	687b      	ldr	r3, [r7, #4]
 8105c4c:	2201      	movs	r2, #1
 8105c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8105c52:	687b      	ldr	r3, [r7, #4]
 8105c54:	2200      	movs	r2, #0
 8105c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8105c5a:	2300      	movs	r3, #0
}
 8105c5c:	4618      	mov	r0, r3
 8105c5e:	3714      	adds	r7, #20
 8105c60:	46bd      	mov	sp, r7
 8105c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c66:	4770      	bx	lr
 8105c68:	40010000 	.word	0x40010000
 8105c6c:	40010400 	.word	0x40010400
 8105c70:	40000400 	.word	0x40000400
 8105c74:	40000800 	.word	0x40000800
 8105c78:	40000c00 	.word	0x40000c00
 8105c7c:	40001800 	.word	0x40001800
 8105c80:	40014000 	.word	0x40014000

08105c84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8105c84:	b480      	push	{r7}
 8105c86:	b083      	sub	sp, #12
 8105c88:	af00      	add	r7, sp, #0
 8105c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8105c8c:	bf00      	nop
 8105c8e:	370c      	adds	r7, #12
 8105c90:	46bd      	mov	sp, r7
 8105c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c96:	4770      	bx	lr

08105c98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8105c98:	b480      	push	{r7}
 8105c9a:	b083      	sub	sp, #12
 8105c9c:	af00      	add	r7, sp, #0
 8105c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8105ca0:	bf00      	nop
 8105ca2:	370c      	adds	r7, #12
 8105ca4:	46bd      	mov	sp, r7
 8105ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105caa:	4770      	bx	lr

08105cac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8105cac:	b480      	push	{r7}
 8105cae:	b083      	sub	sp, #12
 8105cb0:	af00      	add	r7, sp, #0
 8105cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8105cb4:	bf00      	nop
 8105cb6:	370c      	adds	r7, #12
 8105cb8:	46bd      	mov	sp, r7
 8105cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cbe:	4770      	bx	lr

08105cc0 <memset>:
 8105cc0:	4402      	add	r2, r0
 8105cc2:	4603      	mov	r3, r0
 8105cc4:	4293      	cmp	r3, r2
 8105cc6:	d100      	bne.n	8105cca <memset+0xa>
 8105cc8:	4770      	bx	lr
 8105cca:	f803 1b01 	strb.w	r1, [r3], #1
 8105cce:	e7f9      	b.n	8105cc4 <memset+0x4>

08105cd0 <__errno>:
 8105cd0:	4b01      	ldr	r3, [pc, #4]	@ (8105cd8 <__errno+0x8>)
 8105cd2:	6818      	ldr	r0, [r3, #0]
 8105cd4:	4770      	bx	lr
 8105cd6:	bf00      	nop
 8105cd8:	1000001c 	.word	0x1000001c

08105cdc <__libc_init_array>:
 8105cdc:	b570      	push	{r4, r5, r6, lr}
 8105cde:	4d0d      	ldr	r5, [pc, #52]	@ (8105d14 <__libc_init_array+0x38>)
 8105ce0:	4c0d      	ldr	r4, [pc, #52]	@ (8105d18 <__libc_init_array+0x3c>)
 8105ce2:	1b64      	subs	r4, r4, r5
 8105ce4:	10a4      	asrs	r4, r4, #2
 8105ce6:	2600      	movs	r6, #0
 8105ce8:	42a6      	cmp	r6, r4
 8105cea:	d109      	bne.n	8105d00 <__libc_init_array+0x24>
 8105cec:	4d0b      	ldr	r5, [pc, #44]	@ (8105d1c <__libc_init_array+0x40>)
 8105cee:	4c0c      	ldr	r4, [pc, #48]	@ (8105d20 <__libc_init_array+0x44>)
 8105cf0:	f001 f992 	bl	8107018 <_init>
 8105cf4:	1b64      	subs	r4, r4, r5
 8105cf6:	10a4      	asrs	r4, r4, #2
 8105cf8:	2600      	movs	r6, #0
 8105cfa:	42a6      	cmp	r6, r4
 8105cfc:	d105      	bne.n	8105d0a <__libc_init_array+0x2e>
 8105cfe:	bd70      	pop	{r4, r5, r6, pc}
 8105d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8105d04:	4798      	blx	r3
 8105d06:	3601      	adds	r6, #1
 8105d08:	e7ee      	b.n	8105ce8 <__libc_init_array+0xc>
 8105d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8105d0e:	4798      	blx	r3
 8105d10:	3601      	adds	r6, #1
 8105d12:	e7f2      	b.n	8105cfa <__libc_init_array+0x1e>
 8105d14:	081070d0 	.word	0x081070d0
 8105d18:	081070d0 	.word	0x081070d0
 8105d1c:	081070d0 	.word	0x081070d0
 8105d20:	081070d4 	.word	0x081070d4

08105d24 <asin>:
 8105d24:	b538      	push	{r3, r4, r5, lr}
 8105d26:	ed2d 8b02 	vpush	{d8}
 8105d2a:	ec55 4b10 	vmov	r4, r5, d0
 8105d2e:	f000 f9a7 	bl	8106080 <__ieee754_asin>
 8105d32:	4622      	mov	r2, r4
 8105d34:	462b      	mov	r3, r5
 8105d36:	4620      	mov	r0, r4
 8105d38:	4629      	mov	r1, r5
 8105d3a:	eeb0 8a40 	vmov.f32	s16, s0
 8105d3e:	eef0 8a60 	vmov.f32	s17, s1
 8105d42:	f7fa ff1f 	bl	8100b84 <__aeabi_dcmpun>
 8105d46:	b9a8      	cbnz	r0, 8105d74 <asin+0x50>
 8105d48:	ec45 4b10 	vmov	d0, r4, r5
 8105d4c:	f000 f84c 	bl	8105de8 <fabs>
 8105d50:	4b0c      	ldr	r3, [pc, #48]	@ (8105d84 <asin+0x60>)
 8105d52:	ec51 0b10 	vmov	r0, r1, d0
 8105d56:	2200      	movs	r2, #0
 8105d58:	f7fa ff0a 	bl	8100b70 <__aeabi_dcmpgt>
 8105d5c:	b150      	cbz	r0, 8105d74 <asin+0x50>
 8105d5e:	f7ff ffb7 	bl	8105cd0 <__errno>
 8105d62:	ecbd 8b02 	vpop	{d8}
 8105d66:	2321      	movs	r3, #33	@ 0x21
 8105d68:	6003      	str	r3, [r0, #0]
 8105d6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8105d6e:	4806      	ldr	r0, [pc, #24]	@ (8105d88 <asin+0x64>)
 8105d70:	f000 b89a 	b.w	8105ea8 <nan>
 8105d74:	eeb0 0a48 	vmov.f32	s0, s16
 8105d78:	eef0 0a68 	vmov.f32	s1, s17
 8105d7c:	ecbd 8b02 	vpop	{d8}
 8105d80:	bd38      	pop	{r3, r4, r5, pc}
 8105d82:	bf00      	nop
 8105d84:	3ff00000 	.word	0x3ff00000
 8105d88:	08107040 	.word	0x08107040

08105d8c <atan2>:
 8105d8c:	f000 bb7c 	b.w	8106488 <__ieee754_atan2>

08105d90 <sqrt>:
 8105d90:	b538      	push	{r3, r4, r5, lr}
 8105d92:	ed2d 8b02 	vpush	{d8}
 8105d96:	ec55 4b10 	vmov	r4, r5, d0
 8105d9a:	f000 f897 	bl	8105ecc <__ieee754_sqrt>
 8105d9e:	4622      	mov	r2, r4
 8105da0:	462b      	mov	r3, r5
 8105da2:	4620      	mov	r0, r4
 8105da4:	4629      	mov	r1, r5
 8105da6:	eeb0 8a40 	vmov.f32	s16, s0
 8105daa:	eef0 8a60 	vmov.f32	s17, s1
 8105dae:	f7fa fee9 	bl	8100b84 <__aeabi_dcmpun>
 8105db2:	b990      	cbnz	r0, 8105dda <sqrt+0x4a>
 8105db4:	2200      	movs	r2, #0
 8105db6:	2300      	movs	r3, #0
 8105db8:	4620      	mov	r0, r4
 8105dba:	4629      	mov	r1, r5
 8105dbc:	f7fa feba 	bl	8100b34 <__aeabi_dcmplt>
 8105dc0:	b158      	cbz	r0, 8105dda <sqrt+0x4a>
 8105dc2:	f7ff ff85 	bl	8105cd0 <__errno>
 8105dc6:	2321      	movs	r3, #33	@ 0x21
 8105dc8:	6003      	str	r3, [r0, #0]
 8105dca:	2200      	movs	r2, #0
 8105dcc:	2300      	movs	r3, #0
 8105dce:	4610      	mov	r0, r2
 8105dd0:	4619      	mov	r1, r3
 8105dd2:	f7fa fd67 	bl	81008a4 <__aeabi_ddiv>
 8105dd6:	ec41 0b18 	vmov	d8, r0, r1
 8105dda:	eeb0 0a48 	vmov.f32	s0, s16
 8105dde:	eef0 0a68 	vmov.f32	s1, s17
 8105de2:	ecbd 8b02 	vpop	{d8}
 8105de6:	bd38      	pop	{r3, r4, r5, pc}

08105de8 <fabs>:
 8105de8:	ec51 0b10 	vmov	r0, r1, d0
 8105dec:	4602      	mov	r2, r0
 8105dee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8105df2:	ec43 2b10 	vmov	d0, r2, r3
 8105df6:	4770      	bx	lr

08105df8 <powf>:
 8105df8:	b508      	push	{r3, lr}
 8105dfa:	ed2d 8b04 	vpush	{d8-d9}
 8105dfe:	eeb0 8a60 	vmov.f32	s16, s1
 8105e02:	eeb0 9a40 	vmov.f32	s18, s0
 8105e06:	f000 fd9f 	bl	8106948 <__ieee754_powf>
 8105e0a:	eeb4 8a48 	vcmp.f32	s16, s16
 8105e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e12:	eef0 8a40 	vmov.f32	s17, s0
 8105e16:	d63e      	bvs.n	8105e96 <powf+0x9e>
 8105e18:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8105e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e20:	d112      	bne.n	8105e48 <powf+0x50>
 8105e22:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8105e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e2a:	d039      	beq.n	8105ea0 <powf+0xa8>
 8105e2c:	eeb0 0a48 	vmov.f32	s0, s16
 8105e30:	f000 f842 	bl	8105eb8 <finitef>
 8105e34:	b378      	cbz	r0, 8105e96 <powf+0x9e>
 8105e36:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8105e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e3e:	d52a      	bpl.n	8105e96 <powf+0x9e>
 8105e40:	f7ff ff46 	bl	8105cd0 <__errno>
 8105e44:	2322      	movs	r3, #34	@ 0x22
 8105e46:	e014      	b.n	8105e72 <powf+0x7a>
 8105e48:	f000 f836 	bl	8105eb8 <finitef>
 8105e4c:	b998      	cbnz	r0, 8105e76 <powf+0x7e>
 8105e4e:	eeb0 0a49 	vmov.f32	s0, s18
 8105e52:	f000 f831 	bl	8105eb8 <finitef>
 8105e56:	b170      	cbz	r0, 8105e76 <powf+0x7e>
 8105e58:	eeb0 0a48 	vmov.f32	s0, s16
 8105e5c:	f000 f82c 	bl	8105eb8 <finitef>
 8105e60:	b148      	cbz	r0, 8105e76 <powf+0x7e>
 8105e62:	eef4 8a68 	vcmp.f32	s17, s17
 8105e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e6a:	d7e9      	bvc.n	8105e40 <powf+0x48>
 8105e6c:	f7ff ff30 	bl	8105cd0 <__errno>
 8105e70:	2321      	movs	r3, #33	@ 0x21
 8105e72:	6003      	str	r3, [r0, #0]
 8105e74:	e00f      	b.n	8105e96 <powf+0x9e>
 8105e76:	eef5 8a40 	vcmp.f32	s17, #0.0
 8105e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8105e7e:	d10a      	bne.n	8105e96 <powf+0x9e>
 8105e80:	eeb0 0a49 	vmov.f32	s0, s18
 8105e84:	f000 f818 	bl	8105eb8 <finitef>
 8105e88:	b128      	cbz	r0, 8105e96 <powf+0x9e>
 8105e8a:	eeb0 0a48 	vmov.f32	s0, s16
 8105e8e:	f000 f813 	bl	8105eb8 <finitef>
 8105e92:	2800      	cmp	r0, #0
 8105e94:	d1d4      	bne.n	8105e40 <powf+0x48>
 8105e96:	eeb0 0a68 	vmov.f32	s0, s17
 8105e9a:	ecbd 8b04 	vpop	{d8-d9}
 8105e9e:	bd08      	pop	{r3, pc}
 8105ea0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8105ea4:	e7f7      	b.n	8105e96 <powf+0x9e>
	...

08105ea8 <nan>:
 8105ea8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8105eb0 <nan+0x8>
 8105eac:	4770      	bx	lr
 8105eae:	bf00      	nop
 8105eb0:	00000000 	.word	0x00000000
 8105eb4:	7ff80000 	.word	0x7ff80000

08105eb8 <finitef>:
 8105eb8:	ee10 3a10 	vmov	r3, s0
 8105ebc:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8105ec0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8105ec4:	bfac      	ite	ge
 8105ec6:	2000      	movge	r0, #0
 8105ec8:	2001      	movlt	r0, #1
 8105eca:	4770      	bx	lr

08105ecc <__ieee754_sqrt>:
 8105ecc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8105ed0:	4a68      	ldr	r2, [pc, #416]	@ (8106074 <__ieee754_sqrt+0x1a8>)
 8105ed2:	ec55 4b10 	vmov	r4, r5, d0
 8105ed6:	43aa      	bics	r2, r5
 8105ed8:	462b      	mov	r3, r5
 8105eda:	4621      	mov	r1, r4
 8105edc:	d110      	bne.n	8105f00 <__ieee754_sqrt+0x34>
 8105ede:	4622      	mov	r2, r4
 8105ee0:	4620      	mov	r0, r4
 8105ee2:	4629      	mov	r1, r5
 8105ee4:	f7fa fbb4 	bl	8100650 <__aeabi_dmul>
 8105ee8:	4602      	mov	r2, r0
 8105eea:	460b      	mov	r3, r1
 8105eec:	4620      	mov	r0, r4
 8105eee:	4629      	mov	r1, r5
 8105ef0:	f7fa f9f8 	bl	81002e4 <__adddf3>
 8105ef4:	4604      	mov	r4, r0
 8105ef6:	460d      	mov	r5, r1
 8105ef8:	ec45 4b10 	vmov	d0, r4, r5
 8105efc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8105f00:	2d00      	cmp	r5, #0
 8105f02:	dc0e      	bgt.n	8105f22 <__ieee754_sqrt+0x56>
 8105f04:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8105f08:	4322      	orrs	r2, r4
 8105f0a:	d0f5      	beq.n	8105ef8 <__ieee754_sqrt+0x2c>
 8105f0c:	b19d      	cbz	r5, 8105f36 <__ieee754_sqrt+0x6a>
 8105f0e:	4622      	mov	r2, r4
 8105f10:	4620      	mov	r0, r4
 8105f12:	4629      	mov	r1, r5
 8105f14:	f7fa f9e4 	bl	81002e0 <__aeabi_dsub>
 8105f18:	4602      	mov	r2, r0
 8105f1a:	460b      	mov	r3, r1
 8105f1c:	f7fa fcc2 	bl	81008a4 <__aeabi_ddiv>
 8105f20:	e7e8      	b.n	8105ef4 <__ieee754_sqrt+0x28>
 8105f22:	152a      	asrs	r2, r5, #20
 8105f24:	d115      	bne.n	8105f52 <__ieee754_sqrt+0x86>
 8105f26:	2000      	movs	r0, #0
 8105f28:	e009      	b.n	8105f3e <__ieee754_sqrt+0x72>
 8105f2a:	0acb      	lsrs	r3, r1, #11
 8105f2c:	3a15      	subs	r2, #21
 8105f2e:	0549      	lsls	r1, r1, #21
 8105f30:	2b00      	cmp	r3, #0
 8105f32:	d0fa      	beq.n	8105f2a <__ieee754_sqrt+0x5e>
 8105f34:	e7f7      	b.n	8105f26 <__ieee754_sqrt+0x5a>
 8105f36:	462a      	mov	r2, r5
 8105f38:	e7fa      	b.n	8105f30 <__ieee754_sqrt+0x64>
 8105f3a:	005b      	lsls	r3, r3, #1
 8105f3c:	3001      	adds	r0, #1
 8105f3e:	02dc      	lsls	r4, r3, #11
 8105f40:	d5fb      	bpl.n	8105f3a <__ieee754_sqrt+0x6e>
 8105f42:	1e44      	subs	r4, r0, #1
 8105f44:	1b12      	subs	r2, r2, r4
 8105f46:	f1c0 0420 	rsb	r4, r0, #32
 8105f4a:	fa21 f404 	lsr.w	r4, r1, r4
 8105f4e:	4323      	orrs	r3, r4
 8105f50:	4081      	lsls	r1, r0
 8105f52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8105f56:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8105f5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8105f5e:	07d2      	lsls	r2, r2, #31
 8105f60:	bf5c      	itt	pl
 8105f62:	005b      	lslpl	r3, r3, #1
 8105f64:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8105f68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8105f6c:	bf58      	it	pl
 8105f6e:	0049      	lslpl	r1, r1, #1
 8105f70:	2600      	movs	r6, #0
 8105f72:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8105f76:	106d      	asrs	r5, r5, #1
 8105f78:	0049      	lsls	r1, r1, #1
 8105f7a:	2016      	movs	r0, #22
 8105f7c:	4632      	mov	r2, r6
 8105f7e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8105f82:	1917      	adds	r7, r2, r4
 8105f84:	429f      	cmp	r7, r3
 8105f86:	bfde      	ittt	le
 8105f88:	193a      	addle	r2, r7, r4
 8105f8a:	1bdb      	suble	r3, r3, r7
 8105f8c:	1936      	addle	r6, r6, r4
 8105f8e:	0fcf      	lsrs	r7, r1, #31
 8105f90:	3801      	subs	r0, #1
 8105f92:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8105f96:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8105f9a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8105f9e:	d1f0      	bne.n	8105f82 <__ieee754_sqrt+0xb6>
 8105fa0:	4604      	mov	r4, r0
 8105fa2:	2720      	movs	r7, #32
 8105fa4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8105fa8:	429a      	cmp	r2, r3
 8105faa:	eb00 0e0c 	add.w	lr, r0, ip
 8105fae:	db02      	blt.n	8105fb6 <__ieee754_sqrt+0xea>
 8105fb0:	d113      	bne.n	8105fda <__ieee754_sqrt+0x10e>
 8105fb2:	458e      	cmp	lr, r1
 8105fb4:	d811      	bhi.n	8105fda <__ieee754_sqrt+0x10e>
 8105fb6:	f1be 0f00 	cmp.w	lr, #0
 8105fba:	eb0e 000c 	add.w	r0, lr, ip
 8105fbe:	da42      	bge.n	8106046 <__ieee754_sqrt+0x17a>
 8105fc0:	2800      	cmp	r0, #0
 8105fc2:	db40      	blt.n	8106046 <__ieee754_sqrt+0x17a>
 8105fc4:	f102 0801 	add.w	r8, r2, #1
 8105fc8:	1a9b      	subs	r3, r3, r2
 8105fca:	458e      	cmp	lr, r1
 8105fcc:	bf88      	it	hi
 8105fce:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8105fd2:	eba1 010e 	sub.w	r1, r1, lr
 8105fd6:	4464      	add	r4, ip
 8105fd8:	4642      	mov	r2, r8
 8105fda:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8105fde:	3f01      	subs	r7, #1
 8105fe0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8105fe4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8105fe8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8105fec:	d1dc      	bne.n	8105fa8 <__ieee754_sqrt+0xdc>
 8105fee:	4319      	orrs	r1, r3
 8105ff0:	d01b      	beq.n	810602a <__ieee754_sqrt+0x15e>
 8105ff2:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8106078 <__ieee754_sqrt+0x1ac>
 8105ff6:	f8df b084 	ldr.w	fp, [pc, #132]	@ 810607c <__ieee754_sqrt+0x1b0>
 8105ffa:	e9da 0100 	ldrd	r0, r1, [sl]
 8105ffe:	e9db 2300 	ldrd	r2, r3, [fp]
 8106002:	f7fa f96d 	bl	81002e0 <__aeabi_dsub>
 8106006:	e9da 8900 	ldrd	r8, r9, [sl]
 810600a:	4602      	mov	r2, r0
 810600c:	460b      	mov	r3, r1
 810600e:	4640      	mov	r0, r8
 8106010:	4649      	mov	r1, r9
 8106012:	f7fa fd99 	bl	8100b48 <__aeabi_dcmple>
 8106016:	b140      	cbz	r0, 810602a <__ieee754_sqrt+0x15e>
 8106018:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 810601c:	e9da 0100 	ldrd	r0, r1, [sl]
 8106020:	e9db 2300 	ldrd	r2, r3, [fp]
 8106024:	d111      	bne.n	810604a <__ieee754_sqrt+0x17e>
 8106026:	3601      	adds	r6, #1
 8106028:	463c      	mov	r4, r7
 810602a:	1072      	asrs	r2, r6, #1
 810602c:	0863      	lsrs	r3, r4, #1
 810602e:	07f1      	lsls	r1, r6, #31
 8106030:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8106034:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8106038:	bf48      	it	mi
 810603a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 810603e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8106042:	4618      	mov	r0, r3
 8106044:	e756      	b.n	8105ef4 <__ieee754_sqrt+0x28>
 8106046:	4690      	mov	r8, r2
 8106048:	e7be      	b.n	8105fc8 <__ieee754_sqrt+0xfc>
 810604a:	f7fa f94b 	bl	81002e4 <__adddf3>
 810604e:	e9da 8900 	ldrd	r8, r9, [sl]
 8106052:	4602      	mov	r2, r0
 8106054:	460b      	mov	r3, r1
 8106056:	4640      	mov	r0, r8
 8106058:	4649      	mov	r1, r9
 810605a:	f7fa fd6b 	bl	8100b34 <__aeabi_dcmplt>
 810605e:	b120      	cbz	r0, 810606a <__ieee754_sqrt+0x19e>
 8106060:	1ca0      	adds	r0, r4, #2
 8106062:	bf08      	it	eq
 8106064:	3601      	addeq	r6, #1
 8106066:	3402      	adds	r4, #2
 8106068:	e7df      	b.n	810602a <__ieee754_sqrt+0x15e>
 810606a:	1c63      	adds	r3, r4, #1
 810606c:	f023 0401 	bic.w	r4, r3, #1
 8106070:	e7db      	b.n	810602a <__ieee754_sqrt+0x15e>
 8106072:	bf00      	nop
 8106074:	7ff00000 	.word	0x7ff00000
 8106078:	10000078 	.word	0x10000078
 810607c:	10000070 	.word	0x10000070

08106080 <__ieee754_asin>:
 8106080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106084:	ec55 4b10 	vmov	r4, r5, d0
 8106088:	4bc7      	ldr	r3, [pc, #796]	@ (81063a8 <__ieee754_asin+0x328>)
 810608a:	b087      	sub	sp, #28
 810608c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8106090:	429e      	cmp	r6, r3
 8106092:	9501      	str	r5, [sp, #4]
 8106094:	d92d      	bls.n	81060f2 <__ieee754_asin+0x72>
 8106096:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 810609a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 810609e:	4326      	orrs	r6, r4
 81060a0:	d116      	bne.n	81060d0 <__ieee754_asin+0x50>
 81060a2:	a3a7      	add	r3, pc, #668	@ (adr r3, 8106340 <__ieee754_asin+0x2c0>)
 81060a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81060a8:	4620      	mov	r0, r4
 81060aa:	4629      	mov	r1, r5
 81060ac:	f7fa fad0 	bl	8100650 <__aeabi_dmul>
 81060b0:	a3a5      	add	r3, pc, #660	@ (adr r3, 8106348 <__ieee754_asin+0x2c8>)
 81060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81060b6:	4606      	mov	r6, r0
 81060b8:	460f      	mov	r7, r1
 81060ba:	4620      	mov	r0, r4
 81060bc:	4629      	mov	r1, r5
 81060be:	f7fa fac7 	bl	8100650 <__aeabi_dmul>
 81060c2:	4602      	mov	r2, r0
 81060c4:	460b      	mov	r3, r1
 81060c6:	4630      	mov	r0, r6
 81060c8:	4639      	mov	r1, r7
 81060ca:	f7fa f90b 	bl	81002e4 <__adddf3>
 81060ce:	e009      	b.n	81060e4 <__ieee754_asin+0x64>
 81060d0:	4622      	mov	r2, r4
 81060d2:	462b      	mov	r3, r5
 81060d4:	4620      	mov	r0, r4
 81060d6:	4629      	mov	r1, r5
 81060d8:	f7fa f902 	bl	81002e0 <__aeabi_dsub>
 81060dc:	4602      	mov	r2, r0
 81060de:	460b      	mov	r3, r1
 81060e0:	f7fa fbe0 	bl	81008a4 <__aeabi_ddiv>
 81060e4:	4604      	mov	r4, r0
 81060e6:	460d      	mov	r5, r1
 81060e8:	ec45 4b10 	vmov	d0, r4, r5
 81060ec:	b007      	add	sp, #28
 81060ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81060f2:	4bae      	ldr	r3, [pc, #696]	@ (81063ac <__ieee754_asin+0x32c>)
 81060f4:	429e      	cmp	r6, r3
 81060f6:	d810      	bhi.n	810611a <__ieee754_asin+0x9a>
 81060f8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 81060fc:	f080 80ad 	bcs.w	810625a <__ieee754_asin+0x1da>
 8106100:	a393      	add	r3, pc, #588	@ (adr r3, 8106350 <__ieee754_asin+0x2d0>)
 8106102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106106:	4620      	mov	r0, r4
 8106108:	4629      	mov	r1, r5
 810610a:	f7fa f8eb 	bl	81002e4 <__adddf3>
 810610e:	4ba8      	ldr	r3, [pc, #672]	@ (81063b0 <__ieee754_asin+0x330>)
 8106110:	2200      	movs	r2, #0
 8106112:	f7fa fd2d 	bl	8100b70 <__aeabi_dcmpgt>
 8106116:	2800      	cmp	r0, #0
 8106118:	d1e6      	bne.n	81060e8 <__ieee754_asin+0x68>
 810611a:	ec45 4b10 	vmov	d0, r4, r5
 810611e:	f7ff fe63 	bl	8105de8 <fabs>
 8106122:	49a3      	ldr	r1, [pc, #652]	@ (81063b0 <__ieee754_asin+0x330>)
 8106124:	ec53 2b10 	vmov	r2, r3, d0
 8106128:	2000      	movs	r0, #0
 810612a:	f7fa f8d9 	bl	81002e0 <__aeabi_dsub>
 810612e:	4ba1      	ldr	r3, [pc, #644]	@ (81063b4 <__ieee754_asin+0x334>)
 8106130:	2200      	movs	r2, #0
 8106132:	f7fa fa8d 	bl	8100650 <__aeabi_dmul>
 8106136:	a388      	add	r3, pc, #544	@ (adr r3, 8106358 <__ieee754_asin+0x2d8>)
 8106138:	e9d3 2300 	ldrd	r2, r3, [r3]
 810613c:	4604      	mov	r4, r0
 810613e:	460d      	mov	r5, r1
 8106140:	f7fa fa86 	bl	8100650 <__aeabi_dmul>
 8106144:	a386      	add	r3, pc, #536	@ (adr r3, 8106360 <__ieee754_asin+0x2e0>)
 8106146:	e9d3 2300 	ldrd	r2, r3, [r3]
 810614a:	f7fa f8cb 	bl	81002e4 <__adddf3>
 810614e:	4622      	mov	r2, r4
 8106150:	462b      	mov	r3, r5
 8106152:	f7fa fa7d 	bl	8100650 <__aeabi_dmul>
 8106156:	a384      	add	r3, pc, #528	@ (adr r3, 8106368 <__ieee754_asin+0x2e8>)
 8106158:	e9d3 2300 	ldrd	r2, r3, [r3]
 810615c:	f7fa f8c0 	bl	81002e0 <__aeabi_dsub>
 8106160:	4622      	mov	r2, r4
 8106162:	462b      	mov	r3, r5
 8106164:	f7fa fa74 	bl	8100650 <__aeabi_dmul>
 8106168:	a381      	add	r3, pc, #516	@ (adr r3, 8106370 <__ieee754_asin+0x2f0>)
 810616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810616e:	f7fa f8b9 	bl	81002e4 <__adddf3>
 8106172:	4622      	mov	r2, r4
 8106174:	462b      	mov	r3, r5
 8106176:	f7fa fa6b 	bl	8100650 <__aeabi_dmul>
 810617a:	a37f      	add	r3, pc, #508	@ (adr r3, 8106378 <__ieee754_asin+0x2f8>)
 810617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106180:	f7fa f8ae 	bl	81002e0 <__aeabi_dsub>
 8106184:	4622      	mov	r2, r4
 8106186:	462b      	mov	r3, r5
 8106188:	f7fa fa62 	bl	8100650 <__aeabi_dmul>
 810618c:	a37c      	add	r3, pc, #496	@ (adr r3, 8106380 <__ieee754_asin+0x300>)
 810618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106192:	f7fa f8a7 	bl	81002e4 <__adddf3>
 8106196:	4622      	mov	r2, r4
 8106198:	462b      	mov	r3, r5
 810619a:	f7fa fa59 	bl	8100650 <__aeabi_dmul>
 810619e:	a37a      	add	r3, pc, #488	@ (adr r3, 8106388 <__ieee754_asin+0x308>)
 81061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81061a8:	4620      	mov	r0, r4
 81061aa:	4629      	mov	r1, r5
 81061ac:	f7fa fa50 	bl	8100650 <__aeabi_dmul>
 81061b0:	a377      	add	r3, pc, #476	@ (adr r3, 8106390 <__ieee754_asin+0x310>)
 81061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061b6:	f7fa f893 	bl	81002e0 <__aeabi_dsub>
 81061ba:	4622      	mov	r2, r4
 81061bc:	462b      	mov	r3, r5
 81061be:	f7fa fa47 	bl	8100650 <__aeabi_dmul>
 81061c2:	a375      	add	r3, pc, #468	@ (adr r3, 8106398 <__ieee754_asin+0x318>)
 81061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061c8:	f7fa f88c 	bl	81002e4 <__adddf3>
 81061cc:	4622      	mov	r2, r4
 81061ce:	462b      	mov	r3, r5
 81061d0:	f7fa fa3e 	bl	8100650 <__aeabi_dmul>
 81061d4:	a372      	add	r3, pc, #456	@ (adr r3, 81063a0 <__ieee754_asin+0x320>)
 81061d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061da:	f7fa f881 	bl	81002e0 <__aeabi_dsub>
 81061de:	4622      	mov	r2, r4
 81061e0:	462b      	mov	r3, r5
 81061e2:	f7fa fa35 	bl	8100650 <__aeabi_dmul>
 81061e6:	4b72      	ldr	r3, [pc, #456]	@ (81063b0 <__ieee754_asin+0x330>)
 81061e8:	2200      	movs	r2, #0
 81061ea:	f7fa f87b 	bl	81002e4 <__adddf3>
 81061ee:	ec45 4b10 	vmov	d0, r4, r5
 81061f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 81061f6:	f7ff fe69 	bl	8105ecc <__ieee754_sqrt>
 81061fa:	4b6f      	ldr	r3, [pc, #444]	@ (81063b8 <__ieee754_asin+0x338>)
 81061fc:	429e      	cmp	r6, r3
 81061fe:	ec5b ab10 	vmov	sl, fp, d0
 8106202:	f240 80db 	bls.w	81063bc <__ieee754_asin+0x33c>
 8106206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810620a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810620e:	f7fa fb49 	bl	81008a4 <__aeabi_ddiv>
 8106212:	4652      	mov	r2, sl
 8106214:	465b      	mov	r3, fp
 8106216:	f7fa fa1b 	bl	8100650 <__aeabi_dmul>
 810621a:	4652      	mov	r2, sl
 810621c:	465b      	mov	r3, fp
 810621e:	f7fa f861 	bl	81002e4 <__adddf3>
 8106222:	4602      	mov	r2, r0
 8106224:	460b      	mov	r3, r1
 8106226:	f7fa f85d 	bl	81002e4 <__adddf3>
 810622a:	a347      	add	r3, pc, #284	@ (adr r3, 8106348 <__ieee754_asin+0x2c8>)
 810622c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106230:	f7fa f856 	bl	81002e0 <__aeabi_dsub>
 8106234:	4602      	mov	r2, r0
 8106236:	460b      	mov	r3, r1
 8106238:	a141      	add	r1, pc, #260	@ (adr r1, 8106340 <__ieee754_asin+0x2c0>)
 810623a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810623e:	f7fa f84f 	bl	81002e0 <__aeabi_dsub>
 8106242:	9b01      	ldr	r3, [sp, #4]
 8106244:	2b00      	cmp	r3, #0
 8106246:	bfdc      	itt	le
 8106248:	4602      	movle	r2, r0
 810624a:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 810624e:	4604      	mov	r4, r0
 8106250:	460d      	mov	r5, r1
 8106252:	bfdc      	itt	le
 8106254:	4614      	movle	r4, r2
 8106256:	461d      	movle	r5, r3
 8106258:	e746      	b.n	81060e8 <__ieee754_asin+0x68>
 810625a:	4622      	mov	r2, r4
 810625c:	462b      	mov	r3, r5
 810625e:	4620      	mov	r0, r4
 8106260:	4629      	mov	r1, r5
 8106262:	f7fa f9f5 	bl	8100650 <__aeabi_dmul>
 8106266:	a33c      	add	r3, pc, #240	@ (adr r3, 8106358 <__ieee754_asin+0x2d8>)
 8106268:	e9d3 2300 	ldrd	r2, r3, [r3]
 810626c:	4606      	mov	r6, r0
 810626e:	460f      	mov	r7, r1
 8106270:	f7fa f9ee 	bl	8100650 <__aeabi_dmul>
 8106274:	a33a      	add	r3, pc, #232	@ (adr r3, 8106360 <__ieee754_asin+0x2e0>)
 8106276:	e9d3 2300 	ldrd	r2, r3, [r3]
 810627a:	f7fa f833 	bl	81002e4 <__adddf3>
 810627e:	4632      	mov	r2, r6
 8106280:	463b      	mov	r3, r7
 8106282:	f7fa f9e5 	bl	8100650 <__aeabi_dmul>
 8106286:	a338      	add	r3, pc, #224	@ (adr r3, 8106368 <__ieee754_asin+0x2e8>)
 8106288:	e9d3 2300 	ldrd	r2, r3, [r3]
 810628c:	f7fa f828 	bl	81002e0 <__aeabi_dsub>
 8106290:	4632      	mov	r2, r6
 8106292:	463b      	mov	r3, r7
 8106294:	f7fa f9dc 	bl	8100650 <__aeabi_dmul>
 8106298:	a335      	add	r3, pc, #212	@ (adr r3, 8106370 <__ieee754_asin+0x2f0>)
 810629a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810629e:	f7fa f821 	bl	81002e4 <__adddf3>
 81062a2:	4632      	mov	r2, r6
 81062a4:	463b      	mov	r3, r7
 81062a6:	f7fa f9d3 	bl	8100650 <__aeabi_dmul>
 81062aa:	a333      	add	r3, pc, #204	@ (adr r3, 8106378 <__ieee754_asin+0x2f8>)
 81062ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81062b0:	f7fa f816 	bl	81002e0 <__aeabi_dsub>
 81062b4:	4632      	mov	r2, r6
 81062b6:	463b      	mov	r3, r7
 81062b8:	f7fa f9ca 	bl	8100650 <__aeabi_dmul>
 81062bc:	a330      	add	r3, pc, #192	@ (adr r3, 8106380 <__ieee754_asin+0x300>)
 81062be:	e9d3 2300 	ldrd	r2, r3, [r3]
 81062c2:	f7fa f80f 	bl	81002e4 <__adddf3>
 81062c6:	4632      	mov	r2, r6
 81062c8:	463b      	mov	r3, r7
 81062ca:	f7fa f9c1 	bl	8100650 <__aeabi_dmul>
 81062ce:	a32e      	add	r3, pc, #184	@ (adr r3, 8106388 <__ieee754_asin+0x308>)
 81062d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81062d4:	4680      	mov	r8, r0
 81062d6:	4689      	mov	r9, r1
 81062d8:	4630      	mov	r0, r6
 81062da:	4639      	mov	r1, r7
 81062dc:	f7fa f9b8 	bl	8100650 <__aeabi_dmul>
 81062e0:	a32b      	add	r3, pc, #172	@ (adr r3, 8106390 <__ieee754_asin+0x310>)
 81062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81062e6:	f7f9 fffb 	bl	81002e0 <__aeabi_dsub>
 81062ea:	4632      	mov	r2, r6
 81062ec:	463b      	mov	r3, r7
 81062ee:	f7fa f9af 	bl	8100650 <__aeabi_dmul>
 81062f2:	a329      	add	r3, pc, #164	@ (adr r3, 8106398 <__ieee754_asin+0x318>)
 81062f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81062f8:	f7f9 fff4 	bl	81002e4 <__adddf3>
 81062fc:	4632      	mov	r2, r6
 81062fe:	463b      	mov	r3, r7
 8106300:	f7fa f9a6 	bl	8100650 <__aeabi_dmul>
 8106304:	a326      	add	r3, pc, #152	@ (adr r3, 81063a0 <__ieee754_asin+0x320>)
 8106306:	e9d3 2300 	ldrd	r2, r3, [r3]
 810630a:	f7f9 ffe9 	bl	81002e0 <__aeabi_dsub>
 810630e:	4632      	mov	r2, r6
 8106310:	463b      	mov	r3, r7
 8106312:	f7fa f99d 	bl	8100650 <__aeabi_dmul>
 8106316:	4b26      	ldr	r3, [pc, #152]	@ (81063b0 <__ieee754_asin+0x330>)
 8106318:	2200      	movs	r2, #0
 810631a:	f7f9 ffe3 	bl	81002e4 <__adddf3>
 810631e:	4602      	mov	r2, r0
 8106320:	460b      	mov	r3, r1
 8106322:	4640      	mov	r0, r8
 8106324:	4649      	mov	r1, r9
 8106326:	f7fa fabd 	bl	81008a4 <__aeabi_ddiv>
 810632a:	4622      	mov	r2, r4
 810632c:	462b      	mov	r3, r5
 810632e:	f7fa f98f 	bl	8100650 <__aeabi_dmul>
 8106332:	4602      	mov	r2, r0
 8106334:	460b      	mov	r3, r1
 8106336:	4620      	mov	r0, r4
 8106338:	4629      	mov	r1, r5
 810633a:	e6c6      	b.n	81060ca <__ieee754_asin+0x4a>
 810633c:	f3af 8000 	nop.w
 8106340:	54442d18 	.word	0x54442d18
 8106344:	3ff921fb 	.word	0x3ff921fb
 8106348:	33145c07 	.word	0x33145c07
 810634c:	3c91a626 	.word	0x3c91a626
 8106350:	8800759c 	.word	0x8800759c
 8106354:	7e37e43c 	.word	0x7e37e43c
 8106358:	0dfdf709 	.word	0x0dfdf709
 810635c:	3f023de1 	.word	0x3f023de1
 8106360:	7501b288 	.word	0x7501b288
 8106364:	3f49efe0 	.word	0x3f49efe0
 8106368:	b5688f3b 	.word	0xb5688f3b
 810636c:	3fa48228 	.word	0x3fa48228
 8106370:	0e884455 	.word	0x0e884455
 8106374:	3fc9c155 	.word	0x3fc9c155
 8106378:	03eb6f7d 	.word	0x03eb6f7d
 810637c:	3fd4d612 	.word	0x3fd4d612
 8106380:	55555555 	.word	0x55555555
 8106384:	3fc55555 	.word	0x3fc55555
 8106388:	b12e9282 	.word	0xb12e9282
 810638c:	3fb3b8c5 	.word	0x3fb3b8c5
 8106390:	1b8d0159 	.word	0x1b8d0159
 8106394:	3fe6066c 	.word	0x3fe6066c
 8106398:	9c598ac8 	.word	0x9c598ac8
 810639c:	40002ae5 	.word	0x40002ae5
 81063a0:	1c8a2d4b 	.word	0x1c8a2d4b
 81063a4:	40033a27 	.word	0x40033a27
 81063a8:	3fefffff 	.word	0x3fefffff
 81063ac:	3fdfffff 	.word	0x3fdfffff
 81063b0:	3ff00000 	.word	0x3ff00000
 81063b4:	3fe00000 	.word	0x3fe00000
 81063b8:	3fef3332 	.word	0x3fef3332
 81063bc:	4652      	mov	r2, sl
 81063be:	465b      	mov	r3, fp
 81063c0:	4650      	mov	r0, sl
 81063c2:	4659      	mov	r1, fp
 81063c4:	f7f9 ff8e 	bl	81002e4 <__adddf3>
 81063c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 81063cc:	4606      	mov	r6, r0
 81063ce:	460f      	mov	r7, r1
 81063d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 81063d4:	f7fa fa66 	bl	81008a4 <__aeabi_ddiv>
 81063d8:	4602      	mov	r2, r0
 81063da:	460b      	mov	r3, r1
 81063dc:	4630      	mov	r0, r6
 81063de:	4639      	mov	r1, r7
 81063e0:	f7fa f936 	bl	8100650 <__aeabi_dmul>
 81063e4:	f04f 0800 	mov.w	r8, #0
 81063e8:	4606      	mov	r6, r0
 81063ea:	460f      	mov	r7, r1
 81063ec:	4642      	mov	r2, r8
 81063ee:	465b      	mov	r3, fp
 81063f0:	4640      	mov	r0, r8
 81063f2:	4659      	mov	r1, fp
 81063f4:	f7fa f92c 	bl	8100650 <__aeabi_dmul>
 81063f8:	4602      	mov	r2, r0
 81063fa:	460b      	mov	r3, r1
 81063fc:	4620      	mov	r0, r4
 81063fe:	4629      	mov	r1, r5
 8106400:	f7f9 ff6e 	bl	81002e0 <__aeabi_dsub>
 8106404:	4642      	mov	r2, r8
 8106406:	4604      	mov	r4, r0
 8106408:	460d      	mov	r5, r1
 810640a:	465b      	mov	r3, fp
 810640c:	4650      	mov	r0, sl
 810640e:	4659      	mov	r1, fp
 8106410:	f7f9 ff68 	bl	81002e4 <__adddf3>
 8106414:	4602      	mov	r2, r0
 8106416:	460b      	mov	r3, r1
 8106418:	4620      	mov	r0, r4
 810641a:	4629      	mov	r1, r5
 810641c:	f7fa fa42 	bl	81008a4 <__aeabi_ddiv>
 8106420:	4602      	mov	r2, r0
 8106422:	460b      	mov	r3, r1
 8106424:	f7f9 ff5e 	bl	81002e4 <__adddf3>
 8106428:	4602      	mov	r2, r0
 810642a:	460b      	mov	r3, r1
 810642c:	a112      	add	r1, pc, #72	@ (adr r1, 8106478 <__ieee754_asin+0x3f8>)
 810642e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8106432:	f7f9 ff55 	bl	81002e0 <__aeabi_dsub>
 8106436:	4602      	mov	r2, r0
 8106438:	460b      	mov	r3, r1
 810643a:	4630      	mov	r0, r6
 810643c:	4639      	mov	r1, r7
 810643e:	f7f9 ff4f 	bl	81002e0 <__aeabi_dsub>
 8106442:	4642      	mov	r2, r8
 8106444:	4604      	mov	r4, r0
 8106446:	460d      	mov	r5, r1
 8106448:	465b      	mov	r3, fp
 810644a:	4640      	mov	r0, r8
 810644c:	4659      	mov	r1, fp
 810644e:	f7f9 ff49 	bl	81002e4 <__adddf3>
 8106452:	4602      	mov	r2, r0
 8106454:	460b      	mov	r3, r1
 8106456:	a10a      	add	r1, pc, #40	@ (adr r1, 8106480 <__ieee754_asin+0x400>)
 8106458:	e9d1 0100 	ldrd	r0, r1, [r1]
 810645c:	f7f9 ff40 	bl	81002e0 <__aeabi_dsub>
 8106460:	4602      	mov	r2, r0
 8106462:	460b      	mov	r3, r1
 8106464:	4620      	mov	r0, r4
 8106466:	4629      	mov	r1, r5
 8106468:	f7f9 ff3a 	bl	81002e0 <__aeabi_dsub>
 810646c:	4602      	mov	r2, r0
 810646e:	460b      	mov	r3, r1
 8106470:	a103      	add	r1, pc, #12	@ (adr r1, 8106480 <__ieee754_asin+0x400>)
 8106472:	e9d1 0100 	ldrd	r0, r1, [r1]
 8106476:	e6e2      	b.n	810623e <__ieee754_asin+0x1be>
 8106478:	33145c07 	.word	0x33145c07
 810647c:	3c91a626 	.word	0x3c91a626
 8106480:	54442d18 	.word	0x54442d18
 8106484:	3fe921fb 	.word	0x3fe921fb

08106488 <__ieee754_atan2>:
 8106488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810648c:	ec57 6b11 	vmov	r6, r7, d1
 8106490:	4273      	negs	r3, r6
 8106492:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8106610 <__ieee754_atan2+0x188>
 8106496:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 810649a:	4333      	orrs	r3, r6
 810649c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 81064a0:	4543      	cmp	r3, r8
 81064a2:	ec51 0b10 	vmov	r0, r1, d0
 81064a6:	4635      	mov	r5, r6
 81064a8:	d809      	bhi.n	81064be <__ieee754_atan2+0x36>
 81064aa:	4244      	negs	r4, r0
 81064ac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 81064b0:	4304      	orrs	r4, r0
 81064b2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 81064b6:	4544      	cmp	r4, r8
 81064b8:	468e      	mov	lr, r1
 81064ba:	4681      	mov	r9, r0
 81064bc:	d907      	bls.n	81064ce <__ieee754_atan2+0x46>
 81064be:	4632      	mov	r2, r6
 81064c0:	463b      	mov	r3, r7
 81064c2:	f7f9 ff0f 	bl	81002e4 <__adddf3>
 81064c6:	ec41 0b10 	vmov	d0, r0, r1
 81064ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 81064ce:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 81064d2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 81064d6:	4334      	orrs	r4, r6
 81064d8:	d103      	bne.n	81064e2 <__ieee754_atan2+0x5a>
 81064da:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 81064de:	f000 b89b 	b.w	8106618 <atan>
 81064e2:	17bc      	asrs	r4, r7, #30
 81064e4:	f004 0402 	and.w	r4, r4, #2
 81064e8:	ea53 0909 	orrs.w	r9, r3, r9
 81064ec:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 81064f0:	d107      	bne.n	8106502 <__ieee754_atan2+0x7a>
 81064f2:	2c02      	cmp	r4, #2
 81064f4:	d05f      	beq.n	81065b6 <__ieee754_atan2+0x12e>
 81064f6:	2c03      	cmp	r4, #3
 81064f8:	d1e5      	bne.n	81064c6 <__ieee754_atan2+0x3e>
 81064fa:	a141      	add	r1, pc, #260	@ (adr r1, 8106600 <__ieee754_atan2+0x178>)
 81064fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8106500:	e7e1      	b.n	81064c6 <__ieee754_atan2+0x3e>
 8106502:	4315      	orrs	r5, r2
 8106504:	d106      	bne.n	8106514 <__ieee754_atan2+0x8c>
 8106506:	f1be 0f00 	cmp.w	lr, #0
 810650a:	da5f      	bge.n	81065cc <__ieee754_atan2+0x144>
 810650c:	a13e      	add	r1, pc, #248	@ (adr r1, 8106608 <__ieee754_atan2+0x180>)
 810650e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8106512:	e7d8      	b.n	81064c6 <__ieee754_atan2+0x3e>
 8106514:	4542      	cmp	r2, r8
 8106516:	d10f      	bne.n	8106538 <__ieee754_atan2+0xb0>
 8106518:	4293      	cmp	r3, r2
 810651a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 810651e:	d107      	bne.n	8106530 <__ieee754_atan2+0xa8>
 8106520:	2c02      	cmp	r4, #2
 8106522:	d84c      	bhi.n	81065be <__ieee754_atan2+0x136>
 8106524:	4b34      	ldr	r3, [pc, #208]	@ (81065f8 <__ieee754_atan2+0x170>)
 8106526:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810652a:	e9d3 0100 	ldrd	r0, r1, [r3]
 810652e:	e7ca      	b.n	81064c6 <__ieee754_atan2+0x3e>
 8106530:	2c02      	cmp	r4, #2
 8106532:	d848      	bhi.n	81065c6 <__ieee754_atan2+0x13e>
 8106534:	4b31      	ldr	r3, [pc, #196]	@ (81065fc <__ieee754_atan2+0x174>)
 8106536:	e7f6      	b.n	8106526 <__ieee754_atan2+0x9e>
 8106538:	4543      	cmp	r3, r8
 810653a:	d0e4      	beq.n	8106506 <__ieee754_atan2+0x7e>
 810653c:	1a9b      	subs	r3, r3, r2
 810653e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8106542:	ea4f 5223 	mov.w	r2, r3, asr #20
 8106546:	da1e      	bge.n	8106586 <__ieee754_atan2+0xfe>
 8106548:	2f00      	cmp	r7, #0
 810654a:	da01      	bge.n	8106550 <__ieee754_atan2+0xc8>
 810654c:	323c      	adds	r2, #60	@ 0x3c
 810654e:	db1e      	blt.n	810658e <__ieee754_atan2+0x106>
 8106550:	4632      	mov	r2, r6
 8106552:	463b      	mov	r3, r7
 8106554:	f7fa f9a6 	bl	81008a4 <__aeabi_ddiv>
 8106558:	ec41 0b10 	vmov	d0, r0, r1
 810655c:	f7ff fc44 	bl	8105de8 <fabs>
 8106560:	f000 f85a 	bl	8106618 <atan>
 8106564:	ec51 0b10 	vmov	r0, r1, d0
 8106568:	2c01      	cmp	r4, #1
 810656a:	d013      	beq.n	8106594 <__ieee754_atan2+0x10c>
 810656c:	2c02      	cmp	r4, #2
 810656e:	d015      	beq.n	810659c <__ieee754_atan2+0x114>
 8106570:	2c00      	cmp	r4, #0
 8106572:	d0a8      	beq.n	81064c6 <__ieee754_atan2+0x3e>
 8106574:	a318      	add	r3, pc, #96	@ (adr r3, 81065d8 <__ieee754_atan2+0x150>)
 8106576:	e9d3 2300 	ldrd	r2, r3, [r3]
 810657a:	f7f9 feb1 	bl	81002e0 <__aeabi_dsub>
 810657e:	a318      	add	r3, pc, #96	@ (adr r3, 81065e0 <__ieee754_atan2+0x158>)
 8106580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106584:	e014      	b.n	81065b0 <__ieee754_atan2+0x128>
 8106586:	a118      	add	r1, pc, #96	@ (adr r1, 81065e8 <__ieee754_atan2+0x160>)
 8106588:	e9d1 0100 	ldrd	r0, r1, [r1]
 810658c:	e7ec      	b.n	8106568 <__ieee754_atan2+0xe0>
 810658e:	2000      	movs	r0, #0
 8106590:	2100      	movs	r1, #0
 8106592:	e7e9      	b.n	8106568 <__ieee754_atan2+0xe0>
 8106594:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8106598:	4619      	mov	r1, r3
 810659a:	e794      	b.n	81064c6 <__ieee754_atan2+0x3e>
 810659c:	a30e      	add	r3, pc, #56	@ (adr r3, 81065d8 <__ieee754_atan2+0x150>)
 810659e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81065a2:	f7f9 fe9d 	bl	81002e0 <__aeabi_dsub>
 81065a6:	4602      	mov	r2, r0
 81065a8:	460b      	mov	r3, r1
 81065aa:	a10d      	add	r1, pc, #52	@ (adr r1, 81065e0 <__ieee754_atan2+0x158>)
 81065ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 81065b0:	f7f9 fe96 	bl	81002e0 <__aeabi_dsub>
 81065b4:	e787      	b.n	81064c6 <__ieee754_atan2+0x3e>
 81065b6:	a10a      	add	r1, pc, #40	@ (adr r1, 81065e0 <__ieee754_atan2+0x158>)
 81065b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 81065bc:	e783      	b.n	81064c6 <__ieee754_atan2+0x3e>
 81065be:	a10c      	add	r1, pc, #48	@ (adr r1, 81065f0 <__ieee754_atan2+0x168>)
 81065c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 81065c4:	e77f      	b.n	81064c6 <__ieee754_atan2+0x3e>
 81065c6:	2000      	movs	r0, #0
 81065c8:	2100      	movs	r1, #0
 81065ca:	e77c      	b.n	81064c6 <__ieee754_atan2+0x3e>
 81065cc:	a106      	add	r1, pc, #24	@ (adr r1, 81065e8 <__ieee754_atan2+0x160>)
 81065ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 81065d2:	e778      	b.n	81064c6 <__ieee754_atan2+0x3e>
 81065d4:	f3af 8000 	nop.w
 81065d8:	33145c07 	.word	0x33145c07
 81065dc:	3ca1a626 	.word	0x3ca1a626
 81065e0:	54442d18 	.word	0x54442d18
 81065e4:	400921fb 	.word	0x400921fb
 81065e8:	54442d18 	.word	0x54442d18
 81065ec:	3ff921fb 	.word	0x3ff921fb
 81065f0:	54442d18 	.word	0x54442d18
 81065f4:	3fe921fb 	.word	0x3fe921fb
 81065f8:	08107060 	.word	0x08107060
 81065fc:	08107048 	.word	0x08107048
 8106600:	54442d18 	.word	0x54442d18
 8106604:	c00921fb 	.word	0xc00921fb
 8106608:	54442d18 	.word	0x54442d18
 810660c:	bff921fb 	.word	0xbff921fb
 8106610:	7ff00000 	.word	0x7ff00000
 8106614:	00000000 	.word	0x00000000

08106618 <atan>:
 8106618:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810661c:	ec55 4b10 	vmov	r4, r5, d0
 8106620:	4bbf      	ldr	r3, [pc, #764]	@ (8106920 <atan+0x308>)
 8106622:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8106626:	429e      	cmp	r6, r3
 8106628:	46ab      	mov	fp, r5
 810662a:	d918      	bls.n	810665e <atan+0x46>
 810662c:	4bbd      	ldr	r3, [pc, #756]	@ (8106924 <atan+0x30c>)
 810662e:	429e      	cmp	r6, r3
 8106630:	d801      	bhi.n	8106636 <atan+0x1e>
 8106632:	d109      	bne.n	8106648 <atan+0x30>
 8106634:	b144      	cbz	r4, 8106648 <atan+0x30>
 8106636:	4622      	mov	r2, r4
 8106638:	462b      	mov	r3, r5
 810663a:	4620      	mov	r0, r4
 810663c:	4629      	mov	r1, r5
 810663e:	f7f9 fe51 	bl	81002e4 <__adddf3>
 8106642:	4604      	mov	r4, r0
 8106644:	460d      	mov	r5, r1
 8106646:	e006      	b.n	8106656 <atan+0x3e>
 8106648:	f1bb 0f00 	cmp.w	fp, #0
 810664c:	f340 812b 	ble.w	81068a6 <atan+0x28e>
 8106650:	a597      	add	r5, pc, #604	@ (adr r5, 81068b0 <atan+0x298>)
 8106652:	e9d5 4500 	ldrd	r4, r5, [r5]
 8106656:	ec45 4b10 	vmov	d0, r4, r5
 810665a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810665e:	4bb2      	ldr	r3, [pc, #712]	@ (8106928 <atan+0x310>)
 8106660:	429e      	cmp	r6, r3
 8106662:	d813      	bhi.n	810668c <atan+0x74>
 8106664:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8106668:	429e      	cmp	r6, r3
 810666a:	d80c      	bhi.n	8106686 <atan+0x6e>
 810666c:	a392      	add	r3, pc, #584	@ (adr r3, 81068b8 <atan+0x2a0>)
 810666e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106672:	4620      	mov	r0, r4
 8106674:	4629      	mov	r1, r5
 8106676:	f7f9 fe35 	bl	81002e4 <__adddf3>
 810667a:	4bac      	ldr	r3, [pc, #688]	@ (810692c <atan+0x314>)
 810667c:	2200      	movs	r2, #0
 810667e:	f7fa fa77 	bl	8100b70 <__aeabi_dcmpgt>
 8106682:	2800      	cmp	r0, #0
 8106684:	d1e7      	bne.n	8106656 <atan+0x3e>
 8106686:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 810668a:	e029      	b.n	81066e0 <atan+0xc8>
 810668c:	f7ff fbac 	bl	8105de8 <fabs>
 8106690:	4ba7      	ldr	r3, [pc, #668]	@ (8106930 <atan+0x318>)
 8106692:	429e      	cmp	r6, r3
 8106694:	ec55 4b10 	vmov	r4, r5, d0
 8106698:	f200 80bc 	bhi.w	8106814 <atan+0x1fc>
 810669c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 81066a0:	429e      	cmp	r6, r3
 81066a2:	f200 809e 	bhi.w	81067e2 <atan+0x1ca>
 81066a6:	4622      	mov	r2, r4
 81066a8:	462b      	mov	r3, r5
 81066aa:	4620      	mov	r0, r4
 81066ac:	4629      	mov	r1, r5
 81066ae:	f7f9 fe19 	bl	81002e4 <__adddf3>
 81066b2:	4b9e      	ldr	r3, [pc, #632]	@ (810692c <atan+0x314>)
 81066b4:	2200      	movs	r2, #0
 81066b6:	f7f9 fe13 	bl	81002e0 <__aeabi_dsub>
 81066ba:	2200      	movs	r2, #0
 81066bc:	4606      	mov	r6, r0
 81066be:	460f      	mov	r7, r1
 81066c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 81066c4:	4620      	mov	r0, r4
 81066c6:	4629      	mov	r1, r5
 81066c8:	f7f9 fe0c 	bl	81002e4 <__adddf3>
 81066cc:	4602      	mov	r2, r0
 81066ce:	460b      	mov	r3, r1
 81066d0:	4630      	mov	r0, r6
 81066d2:	4639      	mov	r1, r7
 81066d4:	f7fa f8e6 	bl	81008a4 <__aeabi_ddiv>
 81066d8:	f04f 0a00 	mov.w	sl, #0
 81066dc:	4604      	mov	r4, r0
 81066de:	460d      	mov	r5, r1
 81066e0:	4622      	mov	r2, r4
 81066e2:	462b      	mov	r3, r5
 81066e4:	4620      	mov	r0, r4
 81066e6:	4629      	mov	r1, r5
 81066e8:	f7f9 ffb2 	bl	8100650 <__aeabi_dmul>
 81066ec:	4602      	mov	r2, r0
 81066ee:	460b      	mov	r3, r1
 81066f0:	4680      	mov	r8, r0
 81066f2:	4689      	mov	r9, r1
 81066f4:	f7f9 ffac 	bl	8100650 <__aeabi_dmul>
 81066f8:	a371      	add	r3, pc, #452	@ (adr r3, 81068c0 <atan+0x2a8>)
 81066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81066fe:	4606      	mov	r6, r0
 8106700:	460f      	mov	r7, r1
 8106702:	f7f9 ffa5 	bl	8100650 <__aeabi_dmul>
 8106706:	a370      	add	r3, pc, #448	@ (adr r3, 81068c8 <atan+0x2b0>)
 8106708:	e9d3 2300 	ldrd	r2, r3, [r3]
 810670c:	f7f9 fdea 	bl	81002e4 <__adddf3>
 8106710:	4632      	mov	r2, r6
 8106712:	463b      	mov	r3, r7
 8106714:	f7f9 ff9c 	bl	8100650 <__aeabi_dmul>
 8106718:	a36d      	add	r3, pc, #436	@ (adr r3, 81068d0 <atan+0x2b8>)
 810671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810671e:	f7f9 fde1 	bl	81002e4 <__adddf3>
 8106722:	4632      	mov	r2, r6
 8106724:	463b      	mov	r3, r7
 8106726:	f7f9 ff93 	bl	8100650 <__aeabi_dmul>
 810672a:	a36b      	add	r3, pc, #428	@ (adr r3, 81068d8 <atan+0x2c0>)
 810672c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106730:	f7f9 fdd8 	bl	81002e4 <__adddf3>
 8106734:	4632      	mov	r2, r6
 8106736:	463b      	mov	r3, r7
 8106738:	f7f9 ff8a 	bl	8100650 <__aeabi_dmul>
 810673c:	a368      	add	r3, pc, #416	@ (adr r3, 81068e0 <atan+0x2c8>)
 810673e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106742:	f7f9 fdcf 	bl	81002e4 <__adddf3>
 8106746:	4632      	mov	r2, r6
 8106748:	463b      	mov	r3, r7
 810674a:	f7f9 ff81 	bl	8100650 <__aeabi_dmul>
 810674e:	a366      	add	r3, pc, #408	@ (adr r3, 81068e8 <atan+0x2d0>)
 8106750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106754:	f7f9 fdc6 	bl	81002e4 <__adddf3>
 8106758:	4642      	mov	r2, r8
 810675a:	464b      	mov	r3, r9
 810675c:	f7f9 ff78 	bl	8100650 <__aeabi_dmul>
 8106760:	a363      	add	r3, pc, #396	@ (adr r3, 81068f0 <atan+0x2d8>)
 8106762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106766:	4680      	mov	r8, r0
 8106768:	4689      	mov	r9, r1
 810676a:	4630      	mov	r0, r6
 810676c:	4639      	mov	r1, r7
 810676e:	f7f9 ff6f 	bl	8100650 <__aeabi_dmul>
 8106772:	a361      	add	r3, pc, #388	@ (adr r3, 81068f8 <atan+0x2e0>)
 8106774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106778:	f7f9 fdb2 	bl	81002e0 <__aeabi_dsub>
 810677c:	4632      	mov	r2, r6
 810677e:	463b      	mov	r3, r7
 8106780:	f7f9 ff66 	bl	8100650 <__aeabi_dmul>
 8106784:	a35e      	add	r3, pc, #376	@ (adr r3, 8106900 <atan+0x2e8>)
 8106786:	e9d3 2300 	ldrd	r2, r3, [r3]
 810678a:	f7f9 fda9 	bl	81002e0 <__aeabi_dsub>
 810678e:	4632      	mov	r2, r6
 8106790:	463b      	mov	r3, r7
 8106792:	f7f9 ff5d 	bl	8100650 <__aeabi_dmul>
 8106796:	a35c      	add	r3, pc, #368	@ (adr r3, 8106908 <atan+0x2f0>)
 8106798:	e9d3 2300 	ldrd	r2, r3, [r3]
 810679c:	f7f9 fda0 	bl	81002e0 <__aeabi_dsub>
 81067a0:	4632      	mov	r2, r6
 81067a2:	463b      	mov	r3, r7
 81067a4:	f7f9 ff54 	bl	8100650 <__aeabi_dmul>
 81067a8:	a359      	add	r3, pc, #356	@ (adr r3, 8106910 <atan+0x2f8>)
 81067aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81067ae:	f7f9 fd97 	bl	81002e0 <__aeabi_dsub>
 81067b2:	4632      	mov	r2, r6
 81067b4:	463b      	mov	r3, r7
 81067b6:	f7f9 ff4b 	bl	8100650 <__aeabi_dmul>
 81067ba:	4602      	mov	r2, r0
 81067bc:	460b      	mov	r3, r1
 81067be:	4640      	mov	r0, r8
 81067c0:	4649      	mov	r1, r9
 81067c2:	f7f9 fd8f 	bl	81002e4 <__adddf3>
 81067c6:	4622      	mov	r2, r4
 81067c8:	462b      	mov	r3, r5
 81067ca:	f7f9 ff41 	bl	8100650 <__aeabi_dmul>
 81067ce:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 81067d2:	4602      	mov	r2, r0
 81067d4:	460b      	mov	r3, r1
 81067d6:	d148      	bne.n	810686a <atan+0x252>
 81067d8:	4620      	mov	r0, r4
 81067da:	4629      	mov	r1, r5
 81067dc:	f7f9 fd80 	bl	81002e0 <__aeabi_dsub>
 81067e0:	e72f      	b.n	8106642 <atan+0x2a>
 81067e2:	4b52      	ldr	r3, [pc, #328]	@ (810692c <atan+0x314>)
 81067e4:	2200      	movs	r2, #0
 81067e6:	4620      	mov	r0, r4
 81067e8:	4629      	mov	r1, r5
 81067ea:	f7f9 fd79 	bl	81002e0 <__aeabi_dsub>
 81067ee:	4b4f      	ldr	r3, [pc, #316]	@ (810692c <atan+0x314>)
 81067f0:	4606      	mov	r6, r0
 81067f2:	460f      	mov	r7, r1
 81067f4:	2200      	movs	r2, #0
 81067f6:	4620      	mov	r0, r4
 81067f8:	4629      	mov	r1, r5
 81067fa:	f7f9 fd73 	bl	81002e4 <__adddf3>
 81067fe:	4602      	mov	r2, r0
 8106800:	460b      	mov	r3, r1
 8106802:	4630      	mov	r0, r6
 8106804:	4639      	mov	r1, r7
 8106806:	f7fa f84d 	bl	81008a4 <__aeabi_ddiv>
 810680a:	f04f 0a01 	mov.w	sl, #1
 810680e:	4604      	mov	r4, r0
 8106810:	460d      	mov	r5, r1
 8106812:	e765      	b.n	81066e0 <atan+0xc8>
 8106814:	4b47      	ldr	r3, [pc, #284]	@ (8106934 <atan+0x31c>)
 8106816:	429e      	cmp	r6, r3
 8106818:	d21c      	bcs.n	8106854 <atan+0x23c>
 810681a:	4b47      	ldr	r3, [pc, #284]	@ (8106938 <atan+0x320>)
 810681c:	2200      	movs	r2, #0
 810681e:	4620      	mov	r0, r4
 8106820:	4629      	mov	r1, r5
 8106822:	f7f9 fd5d 	bl	81002e0 <__aeabi_dsub>
 8106826:	4b44      	ldr	r3, [pc, #272]	@ (8106938 <atan+0x320>)
 8106828:	4606      	mov	r6, r0
 810682a:	460f      	mov	r7, r1
 810682c:	2200      	movs	r2, #0
 810682e:	4620      	mov	r0, r4
 8106830:	4629      	mov	r1, r5
 8106832:	f7f9 ff0d 	bl	8100650 <__aeabi_dmul>
 8106836:	4b3d      	ldr	r3, [pc, #244]	@ (810692c <atan+0x314>)
 8106838:	2200      	movs	r2, #0
 810683a:	f7f9 fd53 	bl	81002e4 <__adddf3>
 810683e:	4602      	mov	r2, r0
 8106840:	460b      	mov	r3, r1
 8106842:	4630      	mov	r0, r6
 8106844:	4639      	mov	r1, r7
 8106846:	f7fa f82d 	bl	81008a4 <__aeabi_ddiv>
 810684a:	f04f 0a02 	mov.w	sl, #2
 810684e:	4604      	mov	r4, r0
 8106850:	460d      	mov	r5, r1
 8106852:	e745      	b.n	81066e0 <atan+0xc8>
 8106854:	4622      	mov	r2, r4
 8106856:	462b      	mov	r3, r5
 8106858:	4938      	ldr	r1, [pc, #224]	@ (810693c <atan+0x324>)
 810685a:	2000      	movs	r0, #0
 810685c:	f7fa f822 	bl	81008a4 <__aeabi_ddiv>
 8106860:	f04f 0a03 	mov.w	sl, #3
 8106864:	4604      	mov	r4, r0
 8106866:	460d      	mov	r5, r1
 8106868:	e73a      	b.n	81066e0 <atan+0xc8>
 810686a:	4b35      	ldr	r3, [pc, #212]	@ (8106940 <atan+0x328>)
 810686c:	4e35      	ldr	r6, [pc, #212]	@ (8106944 <atan+0x32c>)
 810686e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8106872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106876:	f7f9 fd33 	bl	81002e0 <__aeabi_dsub>
 810687a:	4622      	mov	r2, r4
 810687c:	462b      	mov	r3, r5
 810687e:	f7f9 fd2f 	bl	81002e0 <__aeabi_dsub>
 8106882:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8106886:	4602      	mov	r2, r0
 8106888:	460b      	mov	r3, r1
 810688a:	e9d6 0100 	ldrd	r0, r1, [r6]
 810688e:	f7f9 fd27 	bl	81002e0 <__aeabi_dsub>
 8106892:	f1bb 0f00 	cmp.w	fp, #0
 8106896:	4604      	mov	r4, r0
 8106898:	460d      	mov	r5, r1
 810689a:	f6bf aedc 	bge.w	8106656 <atan+0x3e>
 810689e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 81068a2:	461d      	mov	r5, r3
 81068a4:	e6d7      	b.n	8106656 <atan+0x3e>
 81068a6:	a51c      	add	r5, pc, #112	@ (adr r5, 8106918 <atan+0x300>)
 81068a8:	e9d5 4500 	ldrd	r4, r5, [r5]
 81068ac:	e6d3      	b.n	8106656 <atan+0x3e>
 81068ae:	bf00      	nop
 81068b0:	54442d18 	.word	0x54442d18
 81068b4:	3ff921fb 	.word	0x3ff921fb
 81068b8:	8800759c 	.word	0x8800759c
 81068bc:	7e37e43c 	.word	0x7e37e43c
 81068c0:	e322da11 	.word	0xe322da11
 81068c4:	3f90ad3a 	.word	0x3f90ad3a
 81068c8:	24760deb 	.word	0x24760deb
 81068cc:	3fa97b4b 	.word	0x3fa97b4b
 81068d0:	a0d03d51 	.word	0xa0d03d51
 81068d4:	3fb10d66 	.word	0x3fb10d66
 81068d8:	c54c206e 	.word	0xc54c206e
 81068dc:	3fb745cd 	.word	0x3fb745cd
 81068e0:	920083ff 	.word	0x920083ff
 81068e4:	3fc24924 	.word	0x3fc24924
 81068e8:	5555550d 	.word	0x5555550d
 81068ec:	3fd55555 	.word	0x3fd55555
 81068f0:	2c6a6c2f 	.word	0x2c6a6c2f
 81068f4:	bfa2b444 	.word	0xbfa2b444
 81068f8:	52defd9a 	.word	0x52defd9a
 81068fc:	3fadde2d 	.word	0x3fadde2d
 8106900:	af749a6d 	.word	0xaf749a6d
 8106904:	3fb3b0f2 	.word	0x3fb3b0f2
 8106908:	fe231671 	.word	0xfe231671
 810690c:	3fbc71c6 	.word	0x3fbc71c6
 8106910:	9998ebc4 	.word	0x9998ebc4
 8106914:	3fc99999 	.word	0x3fc99999
 8106918:	54442d18 	.word	0x54442d18
 810691c:	bff921fb 	.word	0xbff921fb
 8106920:	440fffff 	.word	0x440fffff
 8106924:	7ff00000 	.word	0x7ff00000
 8106928:	3fdbffff 	.word	0x3fdbffff
 810692c:	3ff00000 	.word	0x3ff00000
 8106930:	3ff2ffff 	.word	0x3ff2ffff
 8106934:	40038000 	.word	0x40038000
 8106938:	3ff80000 	.word	0x3ff80000
 810693c:	bff00000 	.word	0xbff00000
 8106940:	08107078 	.word	0x08107078
 8106944:	08107098 	.word	0x08107098

08106948 <__ieee754_powf>:
 8106948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810694c:	ee10 4a90 	vmov	r4, s1
 8106950:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8106954:	ed2d 8b02 	vpush	{d8}
 8106958:	ee10 6a10 	vmov	r6, s0
 810695c:	eeb0 8a40 	vmov.f32	s16, s0
 8106960:	eef0 8a60 	vmov.f32	s17, s1
 8106964:	d10c      	bne.n	8106980 <__ieee754_powf+0x38>
 8106966:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 810696a:	0076      	lsls	r6, r6, #1
 810696c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8106970:	f240 829c 	bls.w	8106eac <__ieee754_powf+0x564>
 8106974:	ee38 0a28 	vadd.f32	s0, s16, s17
 8106978:	ecbd 8b02 	vpop	{d8}
 810697c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8106980:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8106984:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8106988:	d802      	bhi.n	8106990 <__ieee754_powf+0x48>
 810698a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 810698e:	d908      	bls.n	81069a2 <__ieee754_powf+0x5a>
 8106990:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8106994:	d1ee      	bne.n	8106974 <__ieee754_powf+0x2c>
 8106996:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 810699a:	0064      	lsls	r4, r4, #1
 810699c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 81069a0:	e7e6      	b.n	8106970 <__ieee754_powf+0x28>
 81069a2:	2e00      	cmp	r6, #0
 81069a4:	da1e      	bge.n	81069e4 <__ieee754_powf+0x9c>
 81069a6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 81069aa:	d22b      	bcs.n	8106a04 <__ieee754_powf+0xbc>
 81069ac:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 81069b0:	d332      	bcc.n	8106a18 <__ieee754_powf+0xd0>
 81069b2:	ea4f 53e9 	mov.w	r3, r9, asr #23
 81069b6:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 81069ba:	fa49 f503 	asr.w	r5, r9, r3
 81069be:	fa05 f303 	lsl.w	r3, r5, r3
 81069c2:	454b      	cmp	r3, r9
 81069c4:	d126      	bne.n	8106a14 <__ieee754_powf+0xcc>
 81069c6:	f005 0501 	and.w	r5, r5, #1
 81069ca:	f1c5 0502 	rsb	r5, r5, #2
 81069ce:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 81069d2:	d122      	bne.n	8106a1a <__ieee754_powf+0xd2>
 81069d4:	2c00      	cmp	r4, #0
 81069d6:	f280 826f 	bge.w	8106eb8 <__ieee754_powf+0x570>
 81069da:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 81069de:	ee87 0a88 	vdiv.f32	s0, s15, s16
 81069e2:	e7c9      	b.n	8106978 <__ieee754_powf+0x30>
 81069e4:	2500      	movs	r5, #0
 81069e6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 81069ea:	d1f0      	bne.n	81069ce <__ieee754_powf+0x86>
 81069ec:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 81069f0:	f000 825c 	beq.w	8106eac <__ieee754_powf+0x564>
 81069f4:	d908      	bls.n	8106a08 <__ieee754_powf+0xc0>
 81069f6:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 8106d58 <__ieee754_powf+0x410>
 81069fa:	2c00      	cmp	r4, #0
 81069fc:	bfa8      	it	ge
 81069fe:	eeb0 0a68 	vmovge.f32	s0, s17
 8106a02:	e7b9      	b.n	8106978 <__ieee754_powf+0x30>
 8106a04:	2502      	movs	r5, #2
 8106a06:	e7ee      	b.n	81069e6 <__ieee754_powf+0x9e>
 8106a08:	2c00      	cmp	r4, #0
 8106a0a:	f280 8252 	bge.w	8106eb2 <__ieee754_powf+0x56a>
 8106a0e:	eeb1 0a68 	vneg.f32	s0, s17
 8106a12:	e7b1      	b.n	8106978 <__ieee754_powf+0x30>
 8106a14:	2500      	movs	r5, #0
 8106a16:	e7da      	b.n	81069ce <__ieee754_powf+0x86>
 8106a18:	2500      	movs	r5, #0
 8106a1a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8106a1e:	d102      	bne.n	8106a26 <__ieee754_powf+0xde>
 8106a20:	ee28 0a08 	vmul.f32	s0, s16, s16
 8106a24:	e7a8      	b.n	8106978 <__ieee754_powf+0x30>
 8106a26:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8106a2a:	d109      	bne.n	8106a40 <__ieee754_powf+0xf8>
 8106a2c:	2e00      	cmp	r6, #0
 8106a2e:	db07      	blt.n	8106a40 <__ieee754_powf+0xf8>
 8106a30:	eeb0 0a48 	vmov.f32	s0, s16
 8106a34:	ecbd 8b02 	vpop	{d8}
 8106a38:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106a3c:	f000 bae8 	b.w	8107010 <__ieee754_sqrtf>
 8106a40:	eeb0 0a48 	vmov.f32	s0, s16
 8106a44:	f000 fa50 	bl	8106ee8 <fabsf>
 8106a48:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8106a4c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8106a50:	4647      	mov	r7, r8
 8106a52:	d002      	beq.n	8106a5a <__ieee754_powf+0x112>
 8106a54:	f1b8 0f00 	cmp.w	r8, #0
 8106a58:	d117      	bne.n	8106a8a <__ieee754_powf+0x142>
 8106a5a:	2c00      	cmp	r4, #0
 8106a5c:	bfbc      	itt	lt
 8106a5e:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8106a62:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8106a66:	2e00      	cmp	r6, #0
 8106a68:	da86      	bge.n	8106978 <__ieee754_powf+0x30>
 8106a6a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8106a6e:	ea58 0805 	orrs.w	r8, r8, r5
 8106a72:	d104      	bne.n	8106a7e <__ieee754_powf+0x136>
 8106a74:	ee70 7a40 	vsub.f32	s15, s0, s0
 8106a78:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8106a7c:	e77c      	b.n	8106978 <__ieee754_powf+0x30>
 8106a7e:	2d01      	cmp	r5, #1
 8106a80:	f47f af7a 	bne.w	8106978 <__ieee754_powf+0x30>
 8106a84:	eeb1 0a40 	vneg.f32	s0, s0
 8106a88:	e776      	b.n	8106978 <__ieee754_powf+0x30>
 8106a8a:	0ff0      	lsrs	r0, r6, #31
 8106a8c:	3801      	subs	r0, #1
 8106a8e:	ea55 0300 	orrs.w	r3, r5, r0
 8106a92:	d104      	bne.n	8106a9e <__ieee754_powf+0x156>
 8106a94:	ee38 8a48 	vsub.f32	s16, s16, s16
 8106a98:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8106a9c:	e76c      	b.n	8106978 <__ieee754_powf+0x30>
 8106a9e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8106aa2:	d973      	bls.n	8106b8c <__ieee754_powf+0x244>
 8106aa4:	4bad      	ldr	r3, [pc, #692]	@ (8106d5c <__ieee754_powf+0x414>)
 8106aa6:	4598      	cmp	r8, r3
 8106aa8:	d808      	bhi.n	8106abc <__ieee754_powf+0x174>
 8106aaa:	2c00      	cmp	r4, #0
 8106aac:	da0b      	bge.n	8106ac6 <__ieee754_powf+0x17e>
 8106aae:	2000      	movs	r0, #0
 8106ab0:	ecbd 8b02 	vpop	{d8}
 8106ab4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106ab8:	f000 baa4 	b.w	8107004 <__math_oflowf>
 8106abc:	4ba8      	ldr	r3, [pc, #672]	@ (8106d60 <__ieee754_powf+0x418>)
 8106abe:	4598      	cmp	r8, r3
 8106ac0:	d908      	bls.n	8106ad4 <__ieee754_powf+0x18c>
 8106ac2:	2c00      	cmp	r4, #0
 8106ac4:	dcf3      	bgt.n	8106aae <__ieee754_powf+0x166>
 8106ac6:	2000      	movs	r0, #0
 8106ac8:	ecbd 8b02 	vpop	{d8}
 8106acc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106ad0:	f000 ba92 	b.w	8106ff8 <__math_uflowf>
 8106ad4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8106ad8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8106adc:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8106d64 <__ieee754_powf+0x41c>
 8106ae0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8106ae4:	eee0 6a67 	vfms.f32	s13, s0, s15
 8106ae8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8106aec:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8106af0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8106af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8106af8:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8106d68 <__ieee754_powf+0x420>
 8106afc:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8106b00:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8106d6c <__ieee754_powf+0x424>
 8106b04:	eee0 7a07 	vfma.f32	s15, s0, s14
 8106b08:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8106d70 <__ieee754_powf+0x428>
 8106b0c:	eef0 6a67 	vmov.f32	s13, s15
 8106b10:	eee0 6a07 	vfma.f32	s13, s0, s14
 8106b14:	ee16 3a90 	vmov	r3, s13
 8106b18:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8106b1c:	f023 030f 	bic.w	r3, r3, #15
 8106b20:	ee06 3a90 	vmov	s13, r3
 8106b24:	eee0 6a47 	vfms.f32	s13, s0, s14
 8106b28:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8106b2c:	3d01      	subs	r5, #1
 8106b2e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8106b32:	4305      	orrs	r5, r0
 8106b34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106b38:	f024 040f 	bic.w	r4, r4, #15
 8106b3c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8106b40:	bf18      	it	ne
 8106b42:	eeb0 8a47 	vmovne.f32	s16, s14
 8106b46:	ee07 4a10 	vmov	s14, r4
 8106b4a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8106b4e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8106b52:	ee07 3a90 	vmov	s15, r3
 8106b56:	eee7 0a27 	vfma.f32	s1, s14, s15
 8106b5a:	ee07 4a10 	vmov	s14, r4
 8106b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8106b62:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8106b66:	ee17 1a10 	vmov	r1, s14
 8106b6a:	2900      	cmp	r1, #0
 8106b6c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8106b70:	f340 80dd 	ble.w	8106d2e <__ieee754_powf+0x3e6>
 8106b74:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8106b78:	f240 80ca 	bls.w	8106d10 <__ieee754_powf+0x3c8>
 8106b7c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8106b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8106b84:	bf4c      	ite	mi
 8106b86:	2001      	movmi	r0, #1
 8106b88:	2000      	movpl	r0, #0
 8106b8a:	e791      	b.n	8106ab0 <__ieee754_powf+0x168>
 8106b8c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8106b90:	bf01      	itttt	eq
 8106b92:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8106d74 <__ieee754_powf+0x42c>
 8106b96:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8106b9a:	f06f 0317 	mvneq.w	r3, #23
 8106b9e:	ee17 7a90 	vmoveq	r7, s15
 8106ba2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8106ba6:	bf18      	it	ne
 8106ba8:	2300      	movne	r3, #0
 8106baa:	3a7f      	subs	r2, #127	@ 0x7f
 8106bac:	441a      	add	r2, r3
 8106bae:	4b72      	ldr	r3, [pc, #456]	@ (8106d78 <__ieee754_powf+0x430>)
 8106bb0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8106bb4:	429f      	cmp	r7, r3
 8106bb6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8106bba:	dd06      	ble.n	8106bca <__ieee754_powf+0x282>
 8106bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8106d7c <__ieee754_powf+0x434>)
 8106bbe:	429f      	cmp	r7, r3
 8106bc0:	f340 80a4 	ble.w	8106d0c <__ieee754_powf+0x3c4>
 8106bc4:	3201      	adds	r2, #1
 8106bc6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8106bca:	2600      	movs	r6, #0
 8106bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8106d80 <__ieee754_powf+0x438>)
 8106bce:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8106bd2:	ee07 1a10 	vmov	s14, r1
 8106bd6:	edd3 5a00 	vldr	s11, [r3]
 8106bda:	4b6a      	ldr	r3, [pc, #424]	@ (8106d84 <__ieee754_powf+0x43c>)
 8106bdc:	ee75 7a87 	vadd.f32	s15, s11, s14
 8106be0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106be4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8106be8:	1049      	asrs	r1, r1, #1
 8106bea:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8106bee:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8106bf2:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8106bf6:	ee37 6a65 	vsub.f32	s12, s14, s11
 8106bfa:	ee07 1a90 	vmov	s15, r1
 8106bfe:	ee26 5a24 	vmul.f32	s10, s12, s9
 8106c02:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8106c06:	ee15 7a10 	vmov	r7, s10
 8106c0a:	401f      	ands	r7, r3
 8106c0c:	ee06 7a90 	vmov	s13, r7
 8106c10:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8106c14:	ee37 7a65 	vsub.f32	s14, s14, s11
 8106c18:	ee65 7a05 	vmul.f32	s15, s10, s10
 8106c1c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8106c20:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8106d88 <__ieee754_powf+0x440>
 8106c24:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8106d8c <__ieee754_powf+0x444>
 8106c28:	eee7 5a87 	vfma.f32	s11, s15, s14
 8106c2c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8106d90 <__ieee754_powf+0x448>
 8106c30:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8106c34:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8106d64 <__ieee754_powf+0x41c>
 8106c38:	eee7 5a27 	vfma.f32	s11, s14, s15
 8106c3c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8106d94 <__ieee754_powf+0x44c>
 8106c40:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8106c44:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8106d98 <__ieee754_powf+0x450>
 8106c48:	ee26 6a24 	vmul.f32	s12, s12, s9
 8106c4c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8106c50:	ee35 7a26 	vadd.f32	s14, s10, s13
 8106c54:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8106c58:	ee27 7a06 	vmul.f32	s14, s14, s12
 8106c5c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8106c60:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8106c64:	eef0 5a67 	vmov.f32	s11, s15
 8106c68:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8106c6c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8106c70:	ee15 1a90 	vmov	r1, s11
 8106c74:	4019      	ands	r1, r3
 8106c76:	ee05 1a90 	vmov	s11, r1
 8106c7a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8106c7e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8106c82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8106c86:	ee67 7a85 	vmul.f32	s15, s15, s10
 8106c8a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8106c8e:	eeb0 6a67 	vmov.f32	s12, s15
 8106c92:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8106c96:	ee16 1a10 	vmov	r1, s12
 8106c9a:	4019      	ands	r1, r3
 8106c9c:	ee06 1a10 	vmov	s12, r1
 8106ca0:	eeb0 7a46 	vmov.f32	s14, s12
 8106ca4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8106ca8:	493c      	ldr	r1, [pc, #240]	@ (8106d9c <__ieee754_powf+0x454>)
 8106caa:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8106cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8106cb2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8106da0 <__ieee754_powf+0x458>
 8106cb6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8106da4 <__ieee754_powf+0x45c>
 8106cba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8106cbe:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8106da8 <__ieee754_powf+0x460>
 8106cc2:	eee6 7a07 	vfma.f32	s15, s12, s14
 8106cc6:	ed91 7a00 	vldr	s14, [r1]
 8106cca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8106cce:	ee07 2a10 	vmov	s14, r2
 8106cd2:	eef0 6a67 	vmov.f32	s13, s15
 8106cd6:	4a35      	ldr	r2, [pc, #212]	@ (8106dac <__ieee754_powf+0x464>)
 8106cd8:	eee6 6a25 	vfma.f32	s13, s12, s11
 8106cdc:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8106ce0:	ed92 5a00 	vldr	s10, [r2]
 8106ce4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8106ce8:	ee76 6a85 	vadd.f32	s13, s13, s10
 8106cec:	ee76 6a87 	vadd.f32	s13, s13, s14
 8106cf0:	ee16 2a90 	vmov	r2, s13
 8106cf4:	4013      	ands	r3, r2
 8106cf6:	ee06 3a90 	vmov	s13, r3
 8106cfa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8106cfe:	ee37 7a45 	vsub.f32	s14, s14, s10
 8106d02:	eea6 7a65 	vfms.f32	s14, s12, s11
 8106d06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8106d0a:	e70f      	b.n	8106b2c <__ieee754_powf+0x1e4>
 8106d0c:	2601      	movs	r6, #1
 8106d0e:	e75d      	b.n	8106bcc <__ieee754_powf+0x284>
 8106d10:	d152      	bne.n	8106db8 <__ieee754_powf+0x470>
 8106d12:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8106db0 <__ieee754_powf+0x468>
 8106d16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8106d1a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8106d1e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8106d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8106d26:	f73f af29 	bgt.w	8106b7c <__ieee754_powf+0x234>
 8106d2a:	2386      	movs	r3, #134	@ 0x86
 8106d2c:	e048      	b.n	8106dc0 <__ieee754_powf+0x478>
 8106d2e:	4a21      	ldr	r2, [pc, #132]	@ (8106db4 <__ieee754_powf+0x46c>)
 8106d30:	4293      	cmp	r3, r2
 8106d32:	d907      	bls.n	8106d44 <__ieee754_powf+0x3fc>
 8106d34:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8106d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8106d3c:	bf4c      	ite	mi
 8106d3e:	2001      	movmi	r0, #1
 8106d40:	2000      	movpl	r0, #0
 8106d42:	e6c1      	b.n	8106ac8 <__ieee754_powf+0x180>
 8106d44:	d138      	bne.n	8106db8 <__ieee754_powf+0x470>
 8106d46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8106d4a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8106d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8106d52:	dbea      	blt.n	8106d2a <__ieee754_powf+0x3e2>
 8106d54:	e7ee      	b.n	8106d34 <__ieee754_powf+0x3ec>
 8106d56:	bf00      	nop
 8106d58:	00000000 	.word	0x00000000
 8106d5c:	3f7ffff3 	.word	0x3f7ffff3
 8106d60:	3f800007 	.word	0x3f800007
 8106d64:	3eaaaaab 	.word	0x3eaaaaab
 8106d68:	3fb8aa3b 	.word	0x3fb8aa3b
 8106d6c:	36eca570 	.word	0x36eca570
 8106d70:	3fb8aa00 	.word	0x3fb8aa00
 8106d74:	4b800000 	.word	0x4b800000
 8106d78:	001cc471 	.word	0x001cc471
 8106d7c:	005db3d6 	.word	0x005db3d6
 8106d80:	081070c8 	.word	0x081070c8
 8106d84:	fffff000 	.word	0xfffff000
 8106d88:	3e6c3255 	.word	0x3e6c3255
 8106d8c:	3e53f142 	.word	0x3e53f142
 8106d90:	3e8ba305 	.word	0x3e8ba305
 8106d94:	3edb6db7 	.word	0x3edb6db7
 8106d98:	3f19999a 	.word	0x3f19999a
 8106d9c:	081070b8 	.word	0x081070b8
 8106da0:	3f76384f 	.word	0x3f76384f
 8106da4:	3f763800 	.word	0x3f763800
 8106da8:	369dc3a0 	.word	0x369dc3a0
 8106dac:	081070c0 	.word	0x081070c0
 8106db0:	3338aa3c 	.word	0x3338aa3c
 8106db4:	43160000 	.word	0x43160000
 8106db8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8106dbc:	d971      	bls.n	8106ea2 <__ieee754_powf+0x55a>
 8106dbe:	15db      	asrs	r3, r3, #23
 8106dc0:	3b7e      	subs	r3, #126	@ 0x7e
 8106dc2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8106dc6:	4118      	asrs	r0, r3
 8106dc8:	4408      	add	r0, r1
 8106dca:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8106dce:	4a3c      	ldr	r2, [pc, #240]	@ (8106ec0 <__ieee754_powf+0x578>)
 8106dd0:	3b7f      	subs	r3, #127	@ 0x7f
 8106dd2:	411a      	asrs	r2, r3
 8106dd4:	4002      	ands	r2, r0
 8106dd6:	ee07 2a10 	vmov	s14, r2
 8106dda:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8106dde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8106de2:	f1c3 0317 	rsb	r3, r3, #23
 8106de6:	4118      	asrs	r0, r3
 8106de8:	2900      	cmp	r1, #0
 8106dea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8106dee:	bfb8      	it	lt
 8106df0:	4240      	neglt	r0, r0
 8106df2:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8106df6:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8106ec4 <__ieee754_powf+0x57c>
 8106dfa:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8106ec8 <__ieee754_powf+0x580>
 8106dfe:	ee17 3a10 	vmov	r3, s14
 8106e02:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8106e06:	f023 030f 	bic.w	r3, r3, #15
 8106e0a:	ee07 3a10 	vmov	s14, r3
 8106e0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8106e12:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8106e16:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8106e1a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8106ecc <__ieee754_powf+0x584>
 8106e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e22:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8106e26:	eef0 6a67 	vmov.f32	s13, s15
 8106e2a:	eee7 6a06 	vfma.f32	s13, s14, s12
 8106e2e:	eef0 5a66 	vmov.f32	s11, s13
 8106e32:	eee7 5a46 	vfms.f32	s11, s14, s12
 8106e36:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8106e3a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8106e3e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 8106ed0 <__ieee754_powf+0x588>
 8106e42:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8106ed4 <__ieee754_powf+0x58c>
 8106e46:	eea7 6a25 	vfma.f32	s12, s14, s11
 8106e4a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8106ed8 <__ieee754_powf+0x590>
 8106e4e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8106e52:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8106edc <__ieee754_powf+0x594>
 8106e56:	eea5 6a87 	vfma.f32	s12, s11, s14
 8106e5a:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8106ee0 <__ieee754_powf+0x598>
 8106e5e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8106e62:	eeb0 6a66 	vmov.f32	s12, s13
 8106e66:	eea5 6ac7 	vfms.f32	s12, s11, s14
 8106e6a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8106e6e:	ee66 5a86 	vmul.f32	s11, s13, s12
 8106e72:	ee36 6a47 	vsub.f32	s12, s12, s14
 8106e76:	eee6 7aa7 	vfma.f32	s15, s13, s15
 8106e7a:	ee85 7a86 	vdiv.f32	s14, s11, s12
 8106e7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8106e82:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8106e86:	ee30 0a67 	vsub.f32	s0, s0, s15
 8106e8a:	ee10 3a10 	vmov	r3, s0
 8106e8e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8106e92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8106e96:	da06      	bge.n	8106ea6 <__ieee754_powf+0x55e>
 8106e98:	f000 f82e 	bl	8106ef8 <scalbnf>
 8106e9c:	ee20 0a08 	vmul.f32	s0, s0, s16
 8106ea0:	e56a      	b.n	8106978 <__ieee754_powf+0x30>
 8106ea2:	2000      	movs	r0, #0
 8106ea4:	e7a5      	b.n	8106df2 <__ieee754_powf+0x4aa>
 8106ea6:	ee00 3a10 	vmov	s0, r3
 8106eaa:	e7f7      	b.n	8106e9c <__ieee754_powf+0x554>
 8106eac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8106eb0:	e562      	b.n	8106978 <__ieee754_powf+0x30>
 8106eb2:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8106ee4 <__ieee754_powf+0x59c>
 8106eb6:	e55f      	b.n	8106978 <__ieee754_powf+0x30>
 8106eb8:	eeb0 0a48 	vmov.f32	s0, s16
 8106ebc:	e55c      	b.n	8106978 <__ieee754_powf+0x30>
 8106ebe:	bf00      	nop
 8106ec0:	ff800000 	.word	0xff800000
 8106ec4:	3f317218 	.word	0x3f317218
 8106ec8:	3f317200 	.word	0x3f317200
 8106ecc:	35bfbe8c 	.word	0x35bfbe8c
 8106ed0:	b5ddea0e 	.word	0xb5ddea0e
 8106ed4:	3331bb4c 	.word	0x3331bb4c
 8106ed8:	388ab355 	.word	0x388ab355
 8106edc:	bb360b61 	.word	0xbb360b61
 8106ee0:	3e2aaaab 	.word	0x3e2aaaab
 8106ee4:	00000000 	.word	0x00000000

08106ee8 <fabsf>:
 8106ee8:	ee10 3a10 	vmov	r3, s0
 8106eec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8106ef0:	ee00 3a10 	vmov	s0, r3
 8106ef4:	4770      	bx	lr
	...

08106ef8 <scalbnf>:
 8106ef8:	ee10 3a10 	vmov	r3, s0
 8106efc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8106f00:	d02b      	beq.n	8106f5a <scalbnf+0x62>
 8106f02:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8106f06:	d302      	bcc.n	8106f0e <scalbnf+0x16>
 8106f08:	ee30 0a00 	vadd.f32	s0, s0, s0
 8106f0c:	4770      	bx	lr
 8106f0e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8106f12:	d123      	bne.n	8106f5c <scalbnf+0x64>
 8106f14:	4b24      	ldr	r3, [pc, #144]	@ (8106fa8 <scalbnf+0xb0>)
 8106f16:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8106fac <scalbnf+0xb4>
 8106f1a:	4298      	cmp	r0, r3
 8106f1c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8106f20:	db17      	blt.n	8106f52 <scalbnf+0x5a>
 8106f22:	ee10 3a10 	vmov	r3, s0
 8106f26:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8106f2a:	3a19      	subs	r2, #25
 8106f2c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8106f30:	4288      	cmp	r0, r1
 8106f32:	dd15      	ble.n	8106f60 <scalbnf+0x68>
 8106f34:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8106fb0 <scalbnf+0xb8>
 8106f38:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8106fb4 <scalbnf+0xbc>
 8106f3c:	ee10 3a10 	vmov	r3, s0
 8106f40:	eeb0 7a67 	vmov.f32	s14, s15
 8106f44:	2b00      	cmp	r3, #0
 8106f46:	bfb8      	it	lt
 8106f48:	eef0 7a66 	vmovlt.f32	s15, s13
 8106f4c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8106f50:	4770      	bx	lr
 8106f52:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8106fb8 <scalbnf+0xc0>
 8106f56:	ee27 0a80 	vmul.f32	s0, s15, s0
 8106f5a:	4770      	bx	lr
 8106f5c:	0dd2      	lsrs	r2, r2, #23
 8106f5e:	e7e5      	b.n	8106f2c <scalbnf+0x34>
 8106f60:	4410      	add	r0, r2
 8106f62:	28fe      	cmp	r0, #254	@ 0xfe
 8106f64:	dce6      	bgt.n	8106f34 <scalbnf+0x3c>
 8106f66:	2800      	cmp	r0, #0
 8106f68:	dd06      	ble.n	8106f78 <scalbnf+0x80>
 8106f6a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8106f6e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8106f72:	ee00 3a10 	vmov	s0, r3
 8106f76:	4770      	bx	lr
 8106f78:	f110 0f16 	cmn.w	r0, #22
 8106f7c:	da09      	bge.n	8106f92 <scalbnf+0x9a>
 8106f7e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8106fb8 <scalbnf+0xc0>
 8106f82:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8106fbc <scalbnf+0xc4>
 8106f86:	ee10 3a10 	vmov	r3, s0
 8106f8a:	eeb0 7a67 	vmov.f32	s14, s15
 8106f8e:	2b00      	cmp	r3, #0
 8106f90:	e7d9      	b.n	8106f46 <scalbnf+0x4e>
 8106f92:	3019      	adds	r0, #25
 8106f94:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8106f98:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8106f9c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8106fc0 <scalbnf+0xc8>
 8106fa0:	ee07 3a90 	vmov	s15, r3
 8106fa4:	e7d7      	b.n	8106f56 <scalbnf+0x5e>
 8106fa6:	bf00      	nop
 8106fa8:	ffff3cb0 	.word	0xffff3cb0
 8106fac:	4c000000 	.word	0x4c000000
 8106fb0:	7149f2ca 	.word	0x7149f2ca
 8106fb4:	f149f2ca 	.word	0xf149f2ca
 8106fb8:	0da24260 	.word	0x0da24260
 8106fbc:	8da24260 	.word	0x8da24260
 8106fc0:	33000000 	.word	0x33000000

08106fc4 <with_errnof>:
 8106fc4:	b510      	push	{r4, lr}
 8106fc6:	ed2d 8b02 	vpush	{d8}
 8106fca:	eeb0 8a40 	vmov.f32	s16, s0
 8106fce:	4604      	mov	r4, r0
 8106fd0:	f7fe fe7e 	bl	8105cd0 <__errno>
 8106fd4:	eeb0 0a48 	vmov.f32	s0, s16
 8106fd8:	ecbd 8b02 	vpop	{d8}
 8106fdc:	6004      	str	r4, [r0, #0]
 8106fde:	bd10      	pop	{r4, pc}

08106fe0 <xflowf>:
 8106fe0:	b130      	cbz	r0, 8106ff0 <xflowf+0x10>
 8106fe2:	eef1 7a40 	vneg.f32	s15, s0
 8106fe6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8106fea:	2022      	movs	r0, #34	@ 0x22
 8106fec:	f7ff bfea 	b.w	8106fc4 <with_errnof>
 8106ff0:	eef0 7a40 	vmov.f32	s15, s0
 8106ff4:	e7f7      	b.n	8106fe6 <xflowf+0x6>
	...

08106ff8 <__math_uflowf>:
 8106ff8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8107000 <__math_uflowf+0x8>
 8106ffc:	f7ff bff0 	b.w	8106fe0 <xflowf>
 8107000:	10000000 	.word	0x10000000

08107004 <__math_oflowf>:
 8107004:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810700c <__math_oflowf+0x8>
 8107008:	f7ff bfea 	b.w	8106fe0 <xflowf>
 810700c:	70000000 	.word	0x70000000

08107010 <__ieee754_sqrtf>:
 8107010:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8107014:	4770      	bx	lr
	...

08107018 <_init>:
 8107018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810701a:	bf00      	nop
 810701c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810701e:	bc08      	pop	{r3}
 8107020:	469e      	mov	lr, r3
 8107022:	4770      	bx	lr

08107024 <_fini>:
 8107024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107026:	bf00      	nop
 8107028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810702a:	bc08      	pop	{r3}
 810702c:	469e      	mov	lr, r3
 810702e:	4770      	bx	lr
