verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Lab1.gen/sources_1/bd/bd_gpio/ipshared/ec67/hdl" --include "../../../../Lab1.gen/sources_1/bd/bd_gpio/ipshared/ee60/hdl" \
"../../../bd/bd_gpio/ip/bd_gpio_processing_system7_0_0/sim/bd_gpio_processing_system7_0_0.v" \
"../../../bd/bd_gpio/ip/bd_gpio_xbar_0/sim/bd_gpio_xbar_0.v" \
"../../../bd/bd_gpio/ip/bd_gpio_auto_pc_0/sim/bd_gpio_auto_pc_0.v" \
"../../../bd/bd_gpio/ip/bd_gpio_xlslice_0_0/sim/bd_gpio_xlslice_0_0.v" \
"../../../bd/bd_gpio/sim/bd_gpio.v" \

verilog xil_defaultlib "glbl.v"

nosort
