#pragma once
#include "../dlc-intrinsics.h"
#include "../typehint.h"

// #include "typehint.h"

typedef struct _uint4 {
    int8_128 x;
    int8_128 y;
    int8_128 z;
    int8_128 w;
} uint4;

inline uint4 make_uint4(int8_128 x, int8_128 y, int8_128 z, int8_128 w) {
    uint4 r;
    r.x = x;
    r.y = y;
    r.z = z;
    r.w = w;
    return r;
}

typedef struct _uint2 {
    int8_128 x;
    int8_128 y;
} uint2;

inline uint2 make_uint2(int8_128 x, int8_128 y) {
    uint2 r;
    r.x = x;
    r.y = y;
    return r;
}

typedef struct _float4 {
    float8_128 x, y, z, w;
} float4;

// typedef struct _float2 {
//     float8_128 x, y;
// } float2;

typedef struct curandStatePhilox4_32_10 {
    uint4 ctr;
    uint4 output;
    uint2 key;
    int8_128 STATE;
} curandStatePhilox4_32_10_t;

const int kPhilox10A = 0x9E3779B9;
const int kPhilox10B = 0xBB67AE85;
const int kPhiloxSA = 0xD2511F53;
const int kPhiloxSB = 0xCD9E8D57;

inline float8_128 __dlc_uint2float_rz(int8_128 a) {
    float8_128 result0;
    asm volatile("{ V0@(pr0)       vr10 = mov.u32 %[input]; }" : : [input] "x"(a) : "vr10");
    asm volatile("{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr1 = count.u32 vr10;"
                 "V1@(pr0)	vr2 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mov.u32 r48;"
                 "V1@(pr0)	vr4 = sub.s32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = cvtinttof.f32 vr10;"
                 "V1@(pr0)	vr2 = shl.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20352;"
                 "V0@(pr0)	vmsk0 = ls.f32 vr14, r46;"
                 "V1@(pr0)	vr16 = add.f32 vr14, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20352;"
                 "V0@(pr0)	vr14 = sel vmsk0 vr14, vr16;"
                 "V1@(pr0)	vr15 = sub.f32 vr14, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = cvtftoint.s32 vr15, vr15;"
                 "V1@(pr0)	vr12 = cvtftoint.s32 vr14, vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V0@(pr0)	vmsk0 = neq.s32 vr13, r36;"
                 "V1@(pr0)	vr13 = sel vmsk0 vr12, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = mov.u32 r46;"
                 "V1@(pr0)	vr11 = sub.s32 vr14, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sub.s32 vr13, vr10;"
                 "V1@(pr0)	vmsk0 = ls.s32 vr15, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = and.u32 vr14, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr2, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sub.s32 vr5, vr2;"
                 "V1@(pr0)	vr7 = sub.s32 vr7, vr15;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr7 = sel vmsk0 vr15, vr7;"
                 "V1@(pr0)	vmsk0 = ls.s32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk0 vr14, vr11;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr15, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = sel vmsk0 vr14, vr11;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr4, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = sel vmsk0 vr13, vr14;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr15, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = sel vmsk0 vr14, vr11;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr4, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = sel vmsk0 vr16, vr14;"
                 "V1@(pr0)	vmsk0 = lseq.s32 vr15, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk0 vr13, vr16;"
                 "V1@(pr0)	vr15 = sel vmsk0 vr11, vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, vr5;"
                 "V1@(pr0)	vr15 = sel vmsk0 vr15, vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr15, vr12;"
                 "}"
                 :
                 :
                 : "vr5", "vr4", "vr16", "vr1", "vr3", "vr10", "vr2", "vr13", "vr14", "vr12", "vr7", "vr6",
                   "vr15", "vr11", "vmsk0");

    asm volatile("{V0@(pr0)        %[res] = mov.u32 vr10;}" : [res] "=x"(result0) : : "vr10");

    return result0;
}

inline int8_128 u32mul(int8_128 a, int8_128 b, int8_128 *hi) {
    int8_128 c = v_u32_move_i(0);
    int8_128 d = v_u32_move_i(0);
// lo .u32add (b >> n) & 1 == 1 ? a << n : 0
// cf (a & b) | ((a ^ b) & !c)
// hi .u32add (b >> n) & 1 == 1 ? a >> (32 - n) : 0
#define ITEM(n)                                                                                              \
    {                                                                                                        \
        bool8_128 plus =                                                                                     \
            v_s32_cmp(EQ, v_u32_and(v_u32_shr(b, v_u32_move_i(n)), v_u32_move_i(1)), v_u32_move_i(1));       \
        int8_128 addlo = v_s32_sel(plus, v_u32_move_i(0), v_u32_shl(a, v_u32_move_i(n)));                    \
        int8_128 addhi = v_s32_sel(plus, v_u32_move_i(0), v_u32_shr(a, v_u32_move_i(32 - n)));               \
        int8_128 lhi = v_u32_shr(c, v_u32_move_i(31));                                                       \
        int8_128 rhi = v_u32_shr(addlo, v_u32_move_i(31));                                                   \
        c = v_s32_add_non_clamp(c, addlo);                                                                   \
        int8_128 chi = v_u32_xor(v_u32_shr(c, v_u32_move_i(31)), v_u32_move_i(1));                           \
        int8_128 carry = (lhi & rhi) | ((lhi ^ rhi) & chi);                                                  \
        d = v_s32_add_non_clamp(d, v_s32_add_non_clamp(addhi, carry));                                       \
    }
#define ITEM2(n) ITEM(n) ITEM(n + 1)
#define ITEM4(n) ITEM2(n) ITEM2(n + 2)
#define ITEM8(n) ITEM4(n) ITEM4(n + 4)
#define ITEM16(n) ITEM8(n) ITEM8(n + 8)
#define ITEM32(n) ITEM16(n) ITEM16(n + 16)
    for (int n = 0; n < 32; n += 1) {
        // unroll will cause not store yet error
        ITEM(n)
    }
#undef ITEM32
#undef ITEM16
#undef ITEM8
#undef ITEM4
#undef ITEM2
#undef ITEM
    *hi = d;
    return c;
}

inline int8_128 u32mullo(int8_128 a, int8_128 b) {
    int8_128 c = v_u32_move_i(0);
    int8_128 d = v_u32_move_i(0);
// lo .u32add (b >> n) & 1 == 1 ? a << n : 0
// cf (a & b) | ((a ^ b) & !c)
// hi .u32add (b >> n) & 1 == 1 ? a >> (32 - n) : 0
#define ITEM(n)                                                                                              \
    {                                                                                                        \
        bool8_128 plus =                                                                                     \
            v_s32_cmp(EQ, v_u32_and(v_u32_shr(b, v_u32_move_i(n)), v_u32_move_i(1)), v_u32_move_i(1));       \
        int8_128 addlo = v_s32_sel(plus, v_u32_move_i(0), v_u32_shl(a, v_u32_move_i(n)));                    \
        c = v_s32_add_non_clamp(c, addlo);                                                                   \
    }
#define ITEM2(n) ITEM(n) ITEM(n + 1)
#define ITEM4(n) ITEM2(n) ITEM2(n + 2)
#define ITEM8(n) ITEM4(n) ITEM4(n + 4)
#define ITEM16(n) ITEM8(n) ITEM8(n + 8)
#define ITEM32(n) ITEM16(n) ITEM16(n + 16)
    for (int n = 0; n < 32; n += 1) {
        // unroll will cause not store yet error
        ITEM(n)
    }
#undef ITEM32
#undef ITEM16
#undef ITEM8
#undef ITEM4
#undef ITEM2
#undef ITEM
    return c;
}

inline int8_128 __dlc_float_as_int(float8_128 a) {
    int8_128 result0;
    asm volatile("{V0@(pr0) %[res] = mov.u32 %[input];}" : [res] "=x"(result0) : [input] "x"(a) :);
    return result0;
}

inline float8_128 __dlc_int_as_float(int8_128 a) {
    float8_128 result0;
    asm volatile("{V0@(pr0) %[res] = mov.u32 %[input];}" : [res] "=x"(result0) : [input] "x"(a) :);
    return result0;
}

inline void Philox_State_Incr(curandStatePhilox4_32_10_t *s) {
    // if (++s->ctr.x)
    //     return;
    // if (++s->ctr.y)
    //     return;
    // if (++s->ctr.z)
    //     return;
    // ++s->ctr.w;

    s->ctr.x = v_s32_add_non_clamp(s->ctr.x, v_u32_move_i(1));
    int8_128 s_ctr_y_1 = v_s32_add_non_clamp(s->ctr.y, v_u32_move_i(1));
    int8_128 s_ctr_z_1 = v_s32_add_non_clamp(s->ctr.z, v_u32_move_i(1));
    int8_128 s_ctr_w_1 = v_s32_add_non_clamp(s->ctr.w, v_u32_move_i(1));

    bool8_128 condition1 = v_s32_cmp(EQ, s->ctr.x, v_u32_move_i(0));

    bool8_128 condition2 = v_s32_cmp(EQ, s_ctr_y_1, v_u32_move_i(0));
    // condition2 = v_u32_and(condition1,condition2);
    condition2 = condition1 & condition2;

    bool8_128 condition3 = v_s32_cmp(EQ, s_ctr_z_1, v_u32_move_i(0));
    // condition3 = v_u32_and(condition2,condition3);
    condition3 = condition2 & condition3;

    s->ctr.y = v_s32_sel(condition1, s->ctr.y, s_ctr_y_1);
    s->ctr.z = v_s32_sel(condition2, s->ctr.z, s_ctr_z_1);
    s->ctr.w = v_s32_sel(condition3, s->ctr.w, s_ctr_w_1);
}

inline void Philox_State_Incr2(curandStatePhilox4_32_10_t *s, uint2 n) {
    int8_128 nlo = n.x;
    int8_128 nhi = n.y;

    // s->ctr.x += nlo;
    // if (s->ctr.x < nlo)
    //     nhi++;

    // s->ctr.y += nhi;
    // if (nhi <= s->ctr.y)
    //     return;
    // if (++s->ctr.z)
    //     return;
    // ++s->ctr.w;

    s->ctr.x = v_s32_add_non_clamp(s->ctr.x, nlo);

    int8_128 nhi_2 = v_s32_add_non_clamp(nhi, v_u32_move_i(1));
    bool8_128 condition = v_s32_cmp(LS, s->ctr.x, nlo);
    nhi = v_s32_sel(condition, nhi, nhi_2);

    s->ctr.y = v_s32_add_non_clamp(s->ctr.y, nhi);

    // if (nhi <= s->ctr.y)

    // ++s->ctr.z
    int8_128 s_ctr_z1 = v_s32_add_non_clamp(s->ctr.z, v_u32_move_i(1));
    // ++s->ctr.w;
    int8_128 s_ctr_w1 = v_s32_add_non_clamp(s->ctr.w, v_u32_move_i(1));

    bool8_128 condition1 = v_s32_cmp(LSEQ, nhi, s->ctr.y);
    bool8_128 condition2 = v_s32_cmp(EQ, s_ctr_z1, v_u32_move_i(0));
    // bool8_128 condition3 = v_u32_and(condition1,condition2);
    bool8_128 condition3 = condition1 & condition2;

    s->ctr.z = v_s32_sel(condition2, s->ctr.z, s_ctr_z1);
    s->ctr.w = v_s32_sel(condition3, s->ctr.w, s_ctr_w1);
}

inline void Philox_State_Incr_hi(curandStatePhilox4_32_10_t *s, uint2 n) {
    int8_128 nlo = n.x;
    int8_128 nhi = n.y;
    // s->ctr.z += nlo;
    // if (s->ctr.z < nlo)
    //     nhi++;
    // s->ctr.w += nhi;
    s->ctr.z = v_s32_add_non_clamp(s->ctr.z, nlo);

    int8_128 nhi_2 = v_s32_add_non_clamp(nhi, v_u32_move_i(1));
    bool8_128 condition = v_s32_cmp(LS, s->ctr.z, nlo);
    nhi = v_s32_sel(condition, nhi, nhi_2);

    s->ctr.w = v_s32_add_non_clamp(s->ctr.w, nhi);
}

inline uint4 single_round(uint4 ctr, uint2 key) {
    int8_128 hi0 = v_u32_move_i(0);
    int8_128 lo0 = u32mul(v_u32_move_i(kPhiloxSA), ctr.x, &hi0);
    int8_128 hi1 = v_u32_move_i(0);
    int8_128 lo1 = u32mul(v_u32_move_i(kPhiloxSB), ctr.z, &hi1);

    uint4 ret;
    ret.x = v_u32_xor(v_u32_xor(hi1, ctr.y), key.x);
    ret.y = lo1;
    ret.z = v_u32_xor(v_u32_xor(hi0, ctr.w), key.y);
    ret.w = lo0;

    return ret;
}

inline uint4 curand_Philox4x32_10(uint4 c, uint2 k) {
    c = single_round(c, k); // 1
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 2
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 3
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 4
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 5
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 6
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 7
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 8
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 9
    k.x = v_s32_add_non_clamp(k.x, v_u32_move_i(kPhilox10A));
    k.y = v_s32_add_non_clamp(k.y, v_u32_move_i(kPhilox10B));
    c = single_round(c, k); // 10
    return c;
}

inline int8_128 v_u32_or(int8_128 a, int8_128 b) { return a | b; }

inline uint2 u64div4(uint2 n) {
    n.x = v_u32_or(v_u32_shr(n.x, v_u32_move_i(2)), v_u32_shl(n.y, v_u32_move_i(30)));
    n.y = v_u32_shr(n.y, v_u32_move_i(2));
    return n;
}

inline uint2 u64add1(uint2 n) {
    bool8_128 carry = v_s32_cmp(EQ, n.x, v_u32_move_i(-1));
    n.x = v_s32_add_non_clamp(n.x, v_u32_move_i(1));
    int8_128 ny2 = v_s32_add_non_clamp(n.y, v_u32_move_i(1));
    n.y = v_s32_sel(carry, n.y, ny2);
    return n;
}

inline void skipahead(uint2 n, curandStatePhilox4_32_10_t *state) {
    state->STATE = v_s32_add(state->STATE, v_u32_and(n.x, v_u32_move_i(3)));
    n = u64div4(n);
    bool8_128 gt = v_s32_cmp(GT, state->STATE, v_u32_move_i(3));
    uint2 n2 = u64add1(n);
    int8_128 state2 = v_s32_add(state->STATE, v_u32_move_i(-4));
    n.x = v_s32_sel(gt, n.x, n2.x);
    n.y = v_s32_sel(gt, n.y, n2.y);
    state->STATE = v_s32_sel(gt, state->STATE, state2);
    Philox_State_Incr2(state, n);
    state->output = curand_Philox4x32_10(state->ctr, state->key);
}

inline void skipahead_sequence(uint2 n, curandStatePhilox4_32_10_t *state) {
    Philox_State_Incr_hi(state, n);
    state->output = curand_Philox4x32_10(state->ctr, state->key);
}

inline void curand_init(uint2 seed, uint2 subsequence, uint2 offset, curandStatePhilox4_32_10_t *state) {
    state->ctr = make_uint4(v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0));
    state->key = seed;
    state->STATE = v_u32_move_i(0);
    skipahead_sequence(subsequence, state);
    skipahead(offset, state);
}

const float CURAND_2POW32_INV = 2.3283064e-10f;
const float CURAND_2POW32_INV_2PI = (2.3283064e-10f * 6.2831855f);

inline int8_128 curand(curandStatePhilox4_32_10_t *state) {
    int8_128 ret;
    int8_128 ret0 = state->output.x;
    int8_128 ret1 = state->output.y;
    int8_128 ret2 = state->output.z;
    int8_128 ret3 = state->output.w;

    bool8_128 condition1 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(1));
    bool8_128 condition2 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(2));
    bool8_128 condition3 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(3));

    ret = v_s32_sel(condition1, ret0, ret1);
    ret = v_s32_sel(condition2, ret, ret2);
    ret = v_s32_sel(condition3, ret, ret3);

    state->STATE = v_s32_add(state->STATE, v_u32_move_i(1));
    bool8_128 condition4 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(4));

    curandStatePhilox4_32_10_t state_temp = *state;
    Philox_State_Incr(&state_temp);
    state_temp.output = curand_Philox4x32_10(state->ctr, state->key);
    state_temp.STATE = v_u32_move_i(0);

    state->ctr.x = v_s32_sel(condition4, state->ctr.x, state_temp.ctr.x);
    state->ctr.y = v_s32_sel(condition4, state->ctr.y, state_temp.ctr.y);
    state->ctr.z = v_s32_sel(condition4, state->ctr.z, state_temp.ctr.z);
    state->ctr.w = v_s32_sel(condition4, state->ctr.w, state_temp.ctr.w);

    state->output.x = v_s32_sel(condition4, state->output.x, state_temp.output.x);
    state->output.y = v_s32_sel(condition4, state->output.y, state_temp.output.y);
    state->output.z = v_s32_sel(condition4, state->output.z, state_temp.output.z);
    state->output.w = v_s32_sel(condition4, state->output.w, state_temp.output.w);

    state->key.x = v_s32_sel(condition4, state->key.x, state_temp.key.x);
    state->key.y = v_s32_sel(condition4, state->key.y, state_temp.key.y);

    state->STATE = v_s32_sel(condition4, state->STATE, state_temp.STATE);

    return ret;

    // switch(state->STATE++){
    // default:
    //     ret = state->output.x;
    //     break;
    // case 1:
    //     ret = state->output.y;
    //     break;
    // case 2:
    //     ret = state->output.z;
    //     break;
    // case 3:
    //     ret = state->output.w;
    //     break;
    // }
    // if(state->STATE == 4){
    //     Philox_State_Incr(state);
    //     state->output = curand_Philox4x32_10(state->ctr,state->key);
    //     state->STATE = 0;
    // }
    // return ret;
}

inline float4 _curand_uniform4(uint4 x) {
    float4 y;
    float4 x_f;

    x_f.x = __dlc_uint2float_rz(x.x);
    x_f.y = __dlc_uint2float_rz(x.y);
    x_f.z = __dlc_uint2float_rz(x.z);
    x_f.w = __dlc_uint2float_rz(x.w);

    y.x = v_f32_mul_b(x_f.x, v_u32_move_f(CURAND_2POW32_INV));
    y.y = v_f32_mul_b(x_f.y, v_u32_move_f(CURAND_2POW32_INV));
    y.z = v_f32_mul_b(x_f.z, v_u32_move_f(CURAND_2POW32_INV));
    y.w = v_f32_mul_b(x_f.w, v_u32_move_f(CURAND_2POW32_INV));

    float CURAND_2POW32_INV_Half = CURAND_2POW32_INV / 2.0;

    y.x = v_f32_add_b(y.x, v_u32_move_f(CURAND_2POW32_INV_Half));
    y.y = v_f32_add_b(y.y, v_u32_move_f(CURAND_2POW32_INV_Half));
    y.z = v_f32_add_b(y.z, v_u32_move_f(CURAND_2POW32_INV_Half));
    y.w = v_f32_add_b(y.w, v_u32_move_f(CURAND_2POW32_INV_Half));

    return y;
}

inline uint4 curand4(curandStatePhilox4_32_10_t *state) {
    uint4 r;
    uint4 tmp = state->output;
    Philox_State_Incr(state);
    state->output = curand_Philox4x32_10(state->ctr, state->key);

    // switch (state->STATE) {
    // case 0:
    //     return tmp;
    // case 1:
    //     r.x = tmp.y;
    //     r.y = tmp.z;
    //     r.z = tmp.w;
    //     r.w = state->output.x;
    //     break;
    // case 2:
    //     r.x = tmp.z;
    //     r.y = tmp.w;
    //     r.z = state->output.x;
    //     r.w = state->output.y;
    //     break;
    // case 3:
    //     r.x = tmp.w;
    //     r.y = state->output.x;
    //     r.z = state->output.y;
    //     r.w = state->output.z;
    //     break;
    // default:
    //     // NOT possible but needed to avoid compiler warnings
    //     return tmp;
    // }

    // bool8_128 condition0 = v_s32_cmp(EQ,state->STATE,0);
    bool8_128 condition1 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(1));
    bool8_128 condition2 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(2));
    bool8_128 condition3 = v_s32_cmp(EQ, state->STATE, v_u32_move_i(3));

    r.x = tmp.x;
    r.y = tmp.y;
    r.z = tmp.z;
    r.w = tmp.w;

    int8_128 r_x_1 = tmp.y;
    int8_128 r_y_1 = tmp.z;
    int8_128 r_z_1 = tmp.w;
    int8_128 r_w_1 = state->output.x;

    int8_128 r_x_2 = tmp.z;
    int8_128 r_y_2 = tmp.w;
    int8_128 r_z_2 = state->output.x;
    int8_128 r_w_2 = state->output.y;

    int8_128 r_x_3 = tmp.w;
    int8_128 r_y_3 = state->output.x;
    int8_128 r_z_3 = state->output.y;
    int8_128 r_w_3 = state->output.z;

    r.x = v_s32_sel(condition1, r.x, r_x_1);
    r.y = v_s32_sel(condition1, r.y, r_y_1);
    r.z = v_s32_sel(condition1, r.z, r_z_1);
    r.w = v_s32_sel(condition1, r.w, r_w_1);

    r.x = v_s32_sel(condition2, r.x, r_x_2);
    r.y = v_s32_sel(condition2, r.y, r_y_2);
    r.z = v_s32_sel(condition2, r.z, r_z_2);
    r.w = v_s32_sel(condition2, r.w, r_w_2);

    r.x = v_s32_sel(condition3, r.x, r_x_3);
    r.y = v_s32_sel(condition3, r.y, r_y_3);
    r.z = v_s32_sel(condition3, r.z, r_z_3);
    r.w = v_s32_sel(condition3, r.w, r_w_3);

    return r;
}

inline float4 curand_uniform4(curandStatePhilox4_32_10_t *state) { return _curand_uniform4(curand4(state)); }

inline void zero_state(curandStatePhilox4_32_10_t *state) {
    state->ctr = make_uint4(v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0));
    state->key.x = v_u32_move_i(0);
    state->key.y = v_u32_move_i(0);
    state->output = make_uint4(v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0), v_u32_move_i(0));
    state->STATE = v_u32_move_i(0);
}

inline float2 __dlc_sincosf(float8_128 a) {
    float8_128 result0;
    float8_128 result1;
    asm volatile("{ V0@(pr0)       vr10 = mov.u32 %[input]; }" : : [input] "x"(a) : "vr10");
    asm volatile("{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 17136;"
                 "V1@(pr0)	vmsk4 = ls.f32 vr2, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr11 = shl.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr2 = shr.u32 vr10, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 2047;"
                 "V0@(pr0)	vr2 = and.u32 vr2, r44;"
                 "V1@(pr0)	vr1 = or.u32 vr2, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 14336;"
                 "V0@(pr0)	vr2 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr3 = or.u32 vr1, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr3, vr1;"
                 "}"
                 "{"
                 "V1@(pr0)	vr10 = mov.u32 vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 24368;"
                 "pseudo@0	@pseudo imm_1 = 16740;"
                 "pseudo@0	@pseudo imm_2 = 51331;"
                 "pseudo@0	@pseudo imm_3 = 28105;"
                 "V0@(pr0)	vr12 = mov.u32 r44;"
                 "V1@(pr0)	vr13 = mov.u32 r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "V1@(pr0)	vmsk2 = ls.f32 vr2, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, r46;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk2 vr12, r46;"
                 "V1@(pr0)	vr13 = sel vmsk2 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr6 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr7 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vr10 = or.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = or.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V1@(pr0)	vr12 = shl.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 21;"
                 "V1@(pr0)	vr1 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V0@(pr0)	vr12 = or.u32 vr12, vr1;"
                 "V1@(pr0)	vr13 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 r46;"
                 "V1@(pr0)	vr10 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr12 = mov.u32 r46;"
                 "V1@(pr0)	vr13 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr15;"
                 "V1@(pr0)	vr15 = mov.u32 vr0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr29;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr28;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = mov.u32 vr14;"
                 "V1@(pr0)	vr14 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = mov.u32 vr17;"
                 "V1@(pr0)	vr17 = mov.u32 vr16;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr13;"
                 "V1@(pr0)	vr13 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr28;"
                 "V1@(pr0)	vr17 = mov.u32 vr29;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr30;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr13;"
                 "V1@(pr0)	vr15 = mov.u32 vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = mov.u32 vr17;"
                 "V1@(pr0)	vr12 = mov.u32 vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "V0@(pr0)	vr3 = xor.u32 vr6, vr7;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr3 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 2047;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr7 = and.u32 vr7, r45;"
                 "V1@(pr0)	vr6 = and.u32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 1023;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr6 = add.s32 vr6, vr7;"
                 "V1@(pr0)	vr6 = sub.s32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 16;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr6, r48;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr2, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr10, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr4 = shl.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = or.u32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr12, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk1 vr12, vr2;"
                 "V1@(pr0)	vr13 = sel vmsk1 vr13, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr2 = shl.u32 vr6, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr1 = add.s32 vr11, r48;"
                 "V1@(pr0)	vmsk1 = gt.s32 vr12, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk1 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = and.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr1;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr12, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr16;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr28 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr29 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr30 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr31 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr28, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr30, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr28, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr29, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr30, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr31, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr3 = xor.u32 vr28, vr30;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr1, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr2, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr13 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr1 = shl.u32 vr10, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 16383;"
                 "V0@(pr0)	vr1 = and.u32 vr1, r44;"
                 "V1@(pr0)	vr13 = or.u32 vr1, vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr1 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = or.u32 vr1, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = cvtftoint.s32 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 128;"
                 "V0@(pr0)	vr13 = add.s32 vr13, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 24;"
                 "V1@(pr0)	vr13 = shra.s32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = cvtinttof.f32 vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr11 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr10 = and.u32 vr1, r44;"
                 "V1@(pr0)	vr2 = shr.u32 vr1, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 2047;"
                 "V0@(pr0)	vr2 = and.u32 vr2, r44;"
                 "V1@(pr0)	vr10 = or.u32 vr2, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 14336;"
                 "V0@(pr0)	vr2 = and.u32 vr1, r44;"
                 "V1@(pr0)	vr3 = or.u32 vr10, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "V1@(pr0)	vr10 = sel vmsk1 vr3, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8699;"
                 "pseudo@0	@pseudo imm_1 = 16377;"
                 "pseudo@0	@pseudo imm_2 = 11544;"
                 "pseudo@0	@pseudo imm_3 = 21572;"
                 "V0@(pr0)	vr12 = mov.u32 r44;"
                 "V1@(pr0)	vr13 = mov.u32 r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "V1@(pr0)	vmsk2 = ls.f32 vr2, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, r46;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk2 vr12, r46;"
                 "V1@(pr0)	vr13 = sel vmsk2 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr6 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr7 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vr10 = or.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = or.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V1@(pr0)	vr12 = shl.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 21;"
                 "V1@(pr0)	vr1 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V0@(pr0)	vr12 = or.u32 vr12, vr1;"
                 "V1@(pr0)	vr13 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 r46;"
                 "V1@(pr0)	vr10 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr12 = mov.u32 r46;"
                 "V1@(pr0)	vr13 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr15;"
                 "V1@(pr0)	vr15 = mov.u32 vr0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr29;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr28;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = mov.u32 vr14;"
                 "V1@(pr0)	vr14 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = mov.u32 vr17;"
                 "V1@(pr0)	vr17 = mov.u32 vr16;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr13;"
                 "V1@(pr0)	vr13 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr28;"
                 "V1@(pr0)	vr17 = mov.u32 vr29;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr30;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr13;"
                 "V1@(pr0)	vr15 = mov.u32 vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = mov.u32 vr17;"
                 "V1@(pr0)	vr12 = mov.u32 vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "V0@(pr0)	vr3 = xor.u32 vr6, vr7;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr3 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 2047;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr7 = and.u32 vr7, r45;"
                 "V1@(pr0)	vr6 = and.u32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 1023;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr6 = add.s32 vr6, vr7;"
                 "V1@(pr0)	vr6 = sub.s32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 16;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr6, r48;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr2, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr10, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr4 = shl.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = or.u32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr12, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk1 vr12, vr2;"
                 "V1@(pr0)	vr13 = sel vmsk1 vr13, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr2 = shl.u32 vr6, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr1 = add.s32 vr11, r48;"
                 "V1@(pr0)	vmsk1 = gt.s32 vr12, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk1 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = and.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr1;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr12, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr16;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr28 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr29 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr30 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr31 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr28, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr30, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr28, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr29, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr30, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr31, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr3 = xor.u32 vr28, vr30;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr1, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr2, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V0@(pr0)	vr12 = mov.u32 vr11;"
                 "V1@(pr0)	vr13 = xor.u32 vr10, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr1 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr1;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 32767;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr15 = and.u32 vr11, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 32767;"
                 "V0@(pr0)	vr16 = and.u32 vr12, r44;"
                 "V1@(pr0)	vr17 = and.u32 vr13, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8192;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr15;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 6144;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7168;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gt.s32 vr17, vr15;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr17, vr15;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk2 = gt.s32 vr16, vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk2 vr13, vr11;"
                 "V1@(pr0)	vr0 = sel vmsk2 vr12, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr13, vr1;"
                 "V1@(pr0)	vr0 = sel vmsk1 vr12, vr0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk0 vr1, vr11;"
                 "V1@(pr0)	vr0 = sel vmsk0 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr1, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk0 vr5, r48;"
                 "V1@(pr0)	vr6 = sel vmsk1 vr5, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = and.u32 vr6, vr7;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr7, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sel vmsk0 vr11, vr13;"
                 "V1@(pr0)	vr14 = sel vmsk0 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr1;"
                 "V1@(pr0)	vr16 = mov.u32 vr0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2047;"
                 "pseudo@0	@pseudo imm_1 = 20;"
                 "V0@(pr0)	vr7 = mov.u32 r32;"
                 "V1@(pr0)	vr6 = mov.u32 r33;"
                 "}"
                 "{"
                 "V1@(pr0)	vr0 = shr.u32 vr15, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr0 = and.u32 vr0, vr7;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = shr.u32 vr17, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = and.u32 vr1, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr2 = and.u32 vr14, r44;"
                 "V1@(pr0)	vr3 = and.u32 vr15, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr4 = and.u32 vr16, r44;"
                 "V1@(pr0)	vr5 = and.u32 vr17, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32768;"
                 "V0@(pr0)	vr6 = and.u32 vr15, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32768;"
                 "V0@(pr0)	vr7 = xor.u32 vr15, vr17;"
                 "V1@(pr0)	vr7 = and.u32 vr7, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr3 = or.u32 vr3, r44;"
                 "V1@(pr0)	vr3 = shl.u32 vr3, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 57344;"
                 "pseudo@0	@pseudo imm_2 = 29;"
                 "V0@(pr0)	vr28 = and.u32 vr2, r44;"
                 "V1@(pr0)	vr28 = shr.u32 vr28, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr3 = or.u32 vr3, vr28;"
                 "V1@(pr0)	vr2 = shl.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr5 = or.u32 vr5, r44;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 57344;"
                 "pseudo@0	@pseudo imm_2 = 29;"
                 "V0@(pr0)	vr28 = and.u32 vr4, r44;"
                 "V1@(pr0)	vr28 = shr.u32 vr28, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr5 = or.u32 vr5, vr28;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 64;"
                 "V0@(pr0)	vr28 = sub.s32 vr0, vr1;"
                 "V1@(pr0)	vr29 = mov.u32 r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr29 = sub.s32 vr29, vr28;"
                 "V1@(pr0)	vmsk0 = gt.s32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr31 = mov.u32 r32;"
                 "V1@(pr0)	vr31 = sub.s32 vr31, vr29;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr30 = mov.u32 r44;"
                 "}"
                 "{"
                 "V1@(pr0)	vr30 = shl.u32 vr30, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = and.u32 vr4, vr30;"
                 "V1@(pr0)	vr30 = shr.u32 vr30, vr31;"
                 "}"
                 "{"
                 "V1@(pr0)	vr11 = shl.u32 vr5, vr29;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr30;"
                 "V1@(pr0)	vr10 = shl.u32 vr4, vr29;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V1@(pr0)	vr30 = sub.s32 vr29, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr12 = shl.u32 vr4, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr10, r46;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr11, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr10, r46;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr11, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 r46;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = sel vmsk1 vr11, r48;"
                 "V1@(pr0)	vr17 = add.s32 vr16, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr17, r32;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V1@(pr0)	vmsk0 = gt.s32 vr28, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 65535;"
                 "V0@(pr0)	vr31 = mov.u32 r45;"
                 "V1@(pr0)	vr30 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = sub.s32 vr30, vr28;"
                 "V1@(pr0)	vr31 = shr.u32 vr31, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = and.u32 vr31, vr5;"
                 "V1@(pr0)	vr31 = shl.u32 vr31, vr30;"
                 "}"
                 "{"
                 "V1@(pr0)	vr10 = shr.u32 vr4, vr28;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr31;"
                 "V1@(pr0)	vr11 = shr.u32 vr5, vr28;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr31 = sub.s32 vr28, r32;"
                 "V1@(pr0)	vr12 = shr.u32 vr5, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr10, vr12;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 64;"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr17;"
                 "V1@(pr0)	vmsk0 = ls.s32 vr28, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 r46;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr17, vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 r48;"
                 "V1@(pr0)	vr10 = sel vmsk0 vr17, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr28, r36;"
                 "V1@(pr0)	vr4 = sel vmsk0 vr10, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr5 = sel vmsk0 vr11, vr5;"
                 "V1@(pr0)	vr10 = and.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr12 = and.u32 vr4, r33;"
                 "V1@(pr0)	vr11 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr13 = shr.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gteq.s32 vr10, vr12;"
                 "V1@(pr0)	vr28 = mov.u32 r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr17 = sel vmsk0 vr28, r46;"
                 "V1@(pr0)	vr17 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr17;"
                 "V1@(pr0)	vr14 = sub.s32 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = add.s32 vr13, r48;"
                 "V1@(pr0)	vr13 = sel vmsk0 vr15, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gteq.s32 vr11, vr13;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr28, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr17 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr17;"
                 "V1@(pr0)	vr15 = sub.s32 vr11, vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr14, vr15;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = add.s32 vr5, r48;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr17, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sub.s32 vr3, vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr11, r46;"
                 "V1@(pr0)	vr31 = count.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = count.u32 vr10;"
                 "V1@(pr0)	vr30 = add.s32 vr30, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr31 = sel vmsk0 vr31, vr30;"
                 "V1@(pr0)	vr31 = sub.s32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vmsk6 = ls.s32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = mov.u32 r32;"
                 "V1@(pr0)	vr30 = sub.s32 vr30, vr31;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr29 = mov.u32 r44;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr29 = and.u32 vr29, vr10;"
                 "V1@(pr0)	vr29 = shr.u32 vr29, vr30;"
                 "}"
                 "{"
                 "V1@(pr0)	vr13 = shl.u32 vr11, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = or.u32 vr13, vr29;"
                 "V1@(pr0)	vr12 = shl.u32 vr10, vr31;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = mov.u32 r32;"
                 "V1@(pr0)	vr30 = sub.s32 vr31, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr14 = shl.u32 vr10, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk6 vr15, vr12;"
                 "V1@(pr0)	vr13 = sel vmsk6 vr14, vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 128;"
                 "V0@(pr0)	vmsk0 = ls.s32 vr11, r36;"
                 "V1@(pr0)	vr10 = sel vmsk0 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sub.s32 vr0, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk0 vr11, vr13;"
                 "V1@(pr0)	vr15 = sel vmsk0 vr0, vr15;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr12 = and.u32 vr2, r33;"
                 "V1@(pr0)	vr13 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr16 = and.u32 vr4, r33;"
                 "V1@(pr0)	vr17 = shr.u32 vr4, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr28 = add.s32 vr12, vr16;"
                 "V1@(pr0)	vr14 = shr.u32 vr28, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr28, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr29 = add.s32 vr13, vr17;"
                 "V1@(pr0)	vr29 = add.s32 vr29, vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vr29 = and.u32 vr29, r32;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, r33;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = or.u32 vr29, vr28;"
                 "V1@(pr0)	vr13 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = add.s32 vr13, vr14;"
                 "V1@(pr0)	vr28 = and.u32 vr12, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V0@(pr0)	vr14 = and.u32 vr13, r48;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr16 = shr.u32 vr12, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr16, vr14;"
                 "V1@(pr0)	vr17 = shr.u32 vr13, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr16, vr28;"
                 "V1@(pr0)	vr14 = add.s32 vr0, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 256;"
                 "V0@(pr0)	vr28 = and.u32 vr13, r36;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk0 vr16, vr12;"
                 "V1@(pr0)	vr13 = sel vmsk0 vr17, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = sel vmsk0 vr14, vr0;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr7, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = sel vmsk1 vr10, vr12;"
                 "V1@(pr0)	vr3 = sel vmsk1 vr11, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr0 = sel vmsk1 vr15, vr14;"
                 "V1@(pr0)	vr31 = mov.u32 r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr2, r48;"
                 "V1@(pr0)	vmsk0 = lseq.s32 vr0, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = sel vmsk0 vr2, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7;"
                 "pseudo@0	@pseudo imm_1 = 3;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 65535;"
                 "V0@(pr0)	vr17 = and.u32 vr2, r32;"
                 "V1@(pr0)	vr31 = mov.u32 r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr31 = shr.u32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V0@(pr0)	vr31 = and.u32 vr3, vr31;"
                 "V1@(pr0)	vr31 = shl.u32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V1@(pr0)	vr10 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr31;"
                 "V1@(pr0)	vr11 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr11 = and.u32 vr11, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr28 = shl.u32 vr0, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr28;"
                 "V1@(pr0)	vr11 = or.u32 vr11, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = add.s32 vr10, r48;"
                 "V1@(pr0)	vr13 = and.u32 vr10, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "V0@(pr0)	vmsk0 = gt.s32 vr17, r32;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = add.s32 vr10, vr13;"
                 "V1@(pr0)	vr13 = sel vmsk1 vr10, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr13, vr12;"
                 "V1@(pr0)	vr0 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mov.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 6144;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7168;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8192;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr17, r46;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr16, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 r46;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr30 = sel vmsk0 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = sel vmsk0 vr1, vr11;"
                 "V1@(pr0)	vr6 = and.u32 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = and.u32 vr11, vr13;"
                 "V1@(pr0)	vr5 = sel vmsk0 vr13, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = sel vmsk0 vr12, vr6;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr14, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r46;"
                 "V1@(pr0)	vr6 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr31 = sel vmsk0 vr31, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr30 = sel vmsk0 vr30, r34;"
                 "V1@(pr0)	vr7 = mov.u32 r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr6 = mov.u32 r44;"
                 "V1@(pr0)	vr7 = xor.u32 vr7, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr6 = xor.u32 vr6, r44;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr16, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mov.u32 vr7;"
                 "V1@(pr0)	vr4 = mov.u32 vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk6 = eq.s32 vr14, vr6;"
                 "V1@(pr0)	vmsk7 = eq.s32 vr15, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr17, vr7;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr31 = sel vmsk0 vr31, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = sel vmsk0 vr30, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk7 vr28, r48;"
                 "V1@(pr0)	vr6 = sel vmsk6 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "V1@(pr0)	vmsk7 = eq.s32 vr7, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr3 = or.u32 vr5, r36;"
                 "V1@(pr0)	vr6 = xor.u32 vr10, vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V0@(pr0)	vr7 = xor.u32 vr11, vr13;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr7, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr6, r46;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr11, vr3;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk0 vr10, vr4;"
                 "V1@(pr0)	vr30 = sel vmsk7 vr30, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr31 = sel vmsk7 vr31, vr7;"
                 "V1@(pr0)	vr7 = or.u32 vr13, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr16, r46;"
                 "V1@(pr0)	vr6 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r32;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk0 vr28, r48;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr5 = add.s32 vr4, vr5;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr7, vr31;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr12, vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk2 = eq.s32 vr6, r32;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr30, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr31, vr5;"
                 "V1@(pr0)	vr31 = sel vmsk1 vr5, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr30 = sel vmsk1 vr4, vr12;"
                 "V1@(pr0)	vr7 = or.u32 vr11, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr14, r46;"
                 "V1@(pr0)	vr6 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r32;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk0 vr28, r48;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr5 = add.s32 vr4, vr5;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr7, vr31;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr10, vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk2 = eq.s32 vr6, r32;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr30, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr31, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr5, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr4, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr1 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr2 = shr.u32 vr1, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 26;"
                 "V1@(pr0)	vr1 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 15;"
                 "V1@(pr0)	vr1 = and.u32 vr1, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 162;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 28238;"
                 "pseudo@0	@pseudo imm_1 = 63875;"
                 "pseudo@0	@pseudo imm_2 = 10748;"
                 "pseudo@0	@pseudo imm_3 = 17429;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "pseudo@0	@pseudo imm_2 = 41721;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20036;"
                 "pseudo@0	@pseudo imm_1 = 33646;"
                 "pseudo@0	@pseudo imm_2 = 64551;"
                 "pseudo@0	@pseudo imm_3 = 5417;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "pseudo@0	@pseudo imm_2 = 63875;"
                 "pseudo@0	@pseudo imm_3 = 162;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 17429;"
                 "pseudo@0	@pseudo imm_1 = 28238;"
                 "pseudo@0	@pseudo imm_2 = 10071;"
                 "pseudo@0	@pseudo imm_3 = 10748;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "pseudo@0	@pseudo imm_2 = 33646;"
                 "pseudo@0	@pseudo imm_3 = 41721;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5417;"
                 "pseudo@0	@pseudo imm_1 = 20036;"
                 "pseudo@0	@pseudo imm_2 = 22481;"
                 "pseudo@0	@pseudo imm_3 = 64551;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "pseudo@0	@pseudo imm_2 = 28238;"
                 "pseudo@0	@pseudo imm_3 = 63875;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 10748;"
                 "pseudo@0	@pseudo imm_1 = 17429;"
                 "pseudo@0	@pseudo imm_2 = 53749;"
                 "pseudo@0	@pseudo imm_3 = 10071;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5;"
                 "pseudo@0	@pseudo imm_2 = 20036;"
                 "pseudo@0	@pseudo imm_3 = 33646;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 64551;"
                 "pseudo@0	@pseudo imm_1 = 5417;"
                 "pseudo@0	@pseudo imm_2 = 62772;"
                 "pseudo@0	@pseudo imm_3 = 22481;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 6;"
                 "pseudo@0	@pseudo imm_2 = 17429;"
                 "pseudo@0	@pseudo imm_3 = 28238;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 10071;"
                 "pseudo@0	@pseudo imm_1 = 10748;"
                 "pseudo@0	@pseudo imm_2 = 13533;"
                 "pseudo@0	@pseudo imm_3 = 53749;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7;"
                 "pseudo@0	@pseudo imm_2 = 5417;"
                 "pseudo@0	@pseudo imm_3 = 20036;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 22481;"
                 "pseudo@0	@pseudo imm_1 = 64551;"
                 "pseudo@0	@pseudo imm_2 = 56768;"
                 "pseudo@0	@pseudo imm_3 = 62772;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "pseudo@0	@pseudo imm_2 = 10748;"
                 "pseudo@0	@pseudo imm_3 = 17429;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 53749;"
                 "pseudo@0	@pseudo imm_1 = 10071;"
                 "pseudo@0	@pseudo imm_2 = 49371;"
                 "pseudo@0	@pseudo imm_3 = 13533;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 9;"
                 "pseudo@0	@pseudo imm_2 = 64551;"
                 "pseudo@0	@pseudo imm_3 = 5417;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 62772;"
                 "pseudo@0	@pseudo imm_1 = 22481;"
                 "pseudo@0	@pseudo imm_2 = 56162;"
                 "pseudo@0	@pseudo imm_3 = 56768;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 10;"
                 "pseudo@0	@pseudo imm_2 = 10071;"
                 "pseudo@0	@pseudo imm_3 = 10748;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 13533;"
                 "pseudo@0	@pseudo imm_1 = 53749;"
                 "pseudo@0	@pseudo imm_2 = 25237;"
                 "pseudo@0	@pseudo imm_3 = 49371;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "pseudo@0	@pseudo imm_2 = 22481;"
                 "pseudo@0	@pseudo imm_3 = 64551;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 56768;"
                 "pseudo@0	@pseudo imm_1 = 62772;"
                 "pseudo@0	@pseudo imm_2 = 38297;"
                 "pseudo@0	@pseudo imm_3 = 56162;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 12;"
                 "pseudo@0	@pseudo imm_2 = 53749;"
                 "pseudo@0	@pseudo imm_3 = 10071;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 49371;"
                 "pseudo@0	@pseudo imm_1 = 13533;"
                 "pseudo@0	@pseudo imm_2 = 39228;"
                 "pseudo@0	@pseudo imm_3 = 25237;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 13;"
                 "pseudo@0	@pseudo imm_2 = 62772;"
                 "pseudo@0	@pseudo imm_3 = 22481;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 56162;"
                 "pseudo@0	@pseudo imm_1 = 56768;"
                 "pseudo@0	@pseudo imm_2 = 15427;"
                 "pseudo@0	@pseudo imm_3 = 38297;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 14;"
                 "pseudo@0	@pseudo imm_2 = 13533;"
                 "pseudo@0	@pseudo imm_3 = 53749;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 25237;"
                 "pseudo@0	@pseudo imm_1 = 49371;"
                 "pseudo@0	@pseudo imm_2 = 17296;"
                 "pseudo@0	@pseudo imm_3 = 39228;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 15;"
                 "pseudo@0	@pseudo imm_2 = 56768;"
                 "pseudo@0	@pseudo imm_3 = 62772;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr1, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 38297;"
                 "pseudo@0	@pseudo imm_1 = 56162;"
                 "pseudo@0	@pseudo imm_2 = 36929;"
                 "pseudo@0	@pseudo imm_3 = 15427;"
                 "V0@(pr0)	vr29 = sel vmsk1 vr29, r44;"
                 "V1@(pr0)	vr30 = sel vmsk1 vr30, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 23;"
                 "V1@(pr0)	vr1 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7;"
                 "V1@(pr0)	vr1 = and.u32 vr1, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 255;"
                 "pseudo@0	@pseudo imm_2 = 128;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr10 = or.u32 vr10, r38;"
                 "}"
                 "{"
                 "V1@(pr0)	vr10 = shl.u32 vr10, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr10;"
                 "V1@(pr0)	vr13 = mov.u32 vr28;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr10;"
                 "V1@(pr0)	vr13 = mov.u32 vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = mov.u32 vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr10;"
                 "V1@(pr0)	vr13 = mov.u32 vr29;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 vr28;"
                 "V1@(pr0)	vr14 = mov.u32 vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8192;"
                 "V0@(pr0)	vr1 = add.s32 vr2, r32;"
                 "V1@(pr0)	vr1 = and.u32 vr1, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 14;"
                 "V1@(pr0)	vr1 = shr.u32 vr1, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 14;"
                 "V1@(pr0)	vr3 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = sub.s32 vr2, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr16 = and.u32 vr16, r54;"
                 "V1@(pr0)	vr2 = shl.u32 vr2, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr16, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr1;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32768;"
                 "V0@(pr0)	vr12 = mov.u32 r44;"
                 "V1@(pr0)	vmsk7 = gteq.f32 vr16, r46;"
                 "}"
                 "{"
                 "V1@(pr0)	vr12 = sel vmsk7 vr12, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk3 = eq.s32 vr17, r46;"
                 "V1@(pr0)	vr6 = sub.s32 vr17, r48;"
                 "}"
                 "{"
                 "V1@(pr0)	vr7 = sub.s32 vr16, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr6 = sel vmsk3 vr6, r44;"
                 "V1@(pr0)	vr7 = sel vmsk3 vr16, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr6 = xor.u32 vr6, r44;"
                 "V1@(pr0)	vr7 = xor.u32 vr7, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr17 = sel vmsk7 vr6, vr17;"
                 "V1@(pr0)	vr16 = sel vmsk7 vr7, vr16;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = count.u32 vr16;"
                 "V1@(pr0)	vr1 = count.u32 vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vmsk6 = ls.s32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V0@(pr0)	vr6 = mov.u32 r32;"
                 "V1@(pr0)	vr1 = sub.s32 vr6, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 63;"
                 "V0@(pr0)	vr6 = mov.u32 r32;"
                 "V1@(pr0)	vr2 = sub.s32 vr6, vr2;"
                 "}"
                 "{"
                 "V1@(pr0)	vr13 = sel vmsk6 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr0 = mov.u32 vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1023;"
                 "V0@(pr0)	vr13 = add.s32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr13 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 52;"
                 "pseudo@0	@pseudo imm_1 = 20;"
                 "V0@(pr0)	vmsk5 = lseq.s32 vr0, r32;"
                 "V1@(pr0)	vmsk4 = lseq.s32 vr0, r33;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr6 = sub.s32 vr0, r32;"
                 "V1@(pr0)	vr7 = mov.u32 r48;"
                 "}"
                 "{"
                 "V1@(pr0)	vr6 = shl.u32 vr7, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr6 = sub.s32 vr16, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr7 = shl.u32 vr7, vr0;"
                 "}"
                 "{"
                 "V1@(pr0)	vr7 = sub.s32 vr17, vr7;"
                 "}"
                 "{"
                 "V1@(pr0)	vr5 = sel vmsk4 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 52;"
                 "V0@(pr0)	vr6 = sub.s32 vr0, r32;"
                 "V1@(pr0)	vr3 = shr.u32 vr5, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 84;"
                 "V0@(pr0)	vr6 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sub.s32 vr6, vr0;"
                 "V1@(pr0)	vr4 = shl.u32 vr5, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 52;"
                 "V0@(pr0)	vr6 = sub.s32 vr0, r32;"
                 "V1@(pr0)	vr6 = shr.u32 vr17, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 vr3;"
                 "V1@(pr0)	vr14 = mov.u32 vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 52;"
                 "V0@(pr0)	vr6 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sub.s32 vr6, vr0;"
                 "V1@(pr0)	vr3 = shl.u32 vr5, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V0@(pr0)	vr6 = sub.s32 vr0, r32;"
                 "V1@(pr0)	vr6 = shr.u32 vr17, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr3 = add.s32 vr3, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 52;"
                 "V0@(pr0)	vr7 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sub.s32 vr7, vr0;"
                 "V1@(pr0)	vr4 = shl.u32 vr17, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sel vmsk5 vr15, vr3;"
                 "V1@(pr0)	vr14 = sel vmsk5 vr14, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V0@(pr0)	vr6 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sub.s32 vr6, vr0;"
                 "V1@(pr0)	vr3 = shl.u32 vr5, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sel vmsk4 vr15, vr3;"
                 "V1@(pr0)	vr14 = sel vmsk4 vr14, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr12, vr13;"
                 "V1@(pr0)	vr10 = or.u32 vr10, vr15;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8699;"
                 "pseudo@0	@pseudo imm_1 = 15385;"
                 "pseudo@0	@pseudo imm_2 = 11544;"
                 "pseudo@0	@pseudo imm_3 = 21572;"
                 "V0@(pr0)	vr12 = mov.u32 r44;"
                 "V1@(pr0)	vr13 = mov.u32 r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "V1@(pr0)	vmsk2 = ls.f32 vr2, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, r46;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk2 vr12, r46;"
                 "V1@(pr0)	vr13 = sel vmsk2 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr6 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr7 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = and.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vr10 = or.u32 vr10, r44;"
                 "V1@(pr0)	vr12 = or.u32 vr12, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V1@(pr0)	vr12 = shl.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 21;"
                 "V1@(pr0)	vr1 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 11;"
                 "V0@(pr0)	vr12 = or.u32 vr12, vr1;"
                 "V1@(pr0)	vr13 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr13, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr13, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr11, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = and.u32 vr12, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = and.u32 vr12, r54;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr14;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r54;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shr.u32 vr12, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 255;"
                 "V0@(pr0)	vr2 = and.u32 vr15, r32;"
                 "V1@(pr0)	vr3 = cvtinttof.f32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr4 = cvtinttof.f32 vr14;"
                 "V1@(pr0)	vr1 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr3, vr4;"
                 "V1@(pr0)	vr5 = cvtinttof.f32 vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = cvtftoint.s32 vr3, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = cvtftoint.s32 vr5, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr1 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = sel vmsk1 vr15, r48;"
                 "V1@(pr0)	vr2 = shr.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.s32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr1, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr3, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr5, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr3, vr5;"
                 "V1@(pr0)	vr2 = and.u32 vr2, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 r46;"
                 "V1@(pr0)	vr10 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr15 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr12 = mov.u32 r46;"
                 "V1@(pr0)	vr13 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr15;"
                 "V1@(pr0)	vr15 = mov.u32 vr0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr29;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 vr15;"
                 "V1@(pr0)	vr29 = mov.u32 vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr1 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = or.u32 vr1, vr2;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr16;"
                 "V1@(pr0)	vr13 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr10;"
                 "V1@(pr0)	vr17 = mov.u32 vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr28;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr12;"
                 "V1@(pr0)	vr17 = mov.u32 vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = mov.u32 vr14;"
                 "V1@(pr0)	vr14 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = mov.u32 vr17;"
                 "V1@(pr0)	vr17 = mov.u32 vr16;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = mov.u32 vr16;"
                 "V1@(pr0)	vr11 = mov.u32 vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr13;"
                 "V1@(pr0)	vr13 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr28;"
                 "V1@(pr0)	vr17 = mov.u32 vr29;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr30;"
                 "V1@(pr0)	vr15 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr13;"
                 "V1@(pr0)	vr15 = mov.u32 vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = mov.u32 vr17;"
                 "V1@(pr0)	vr12 = mov.u32 vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "V0@(pr0)	vr3 = xor.u32 vr6, vr7;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr3 = shl.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 2047;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr7 = and.u32 vr7, r45;"
                 "V1@(pr0)	vr6 = and.u32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 1023;"
                 "pseudo@0	@pseudo imm_3 = 0;"
                 "V0@(pr0)	vr6 = add.s32 vr6, vr7;"
                 "V1@(pr0)	vr6 = sub.s32 vr6, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 16;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = add.s32 vr6, r48;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr2, vr6;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr10, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr4 = shl.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = or.u32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr2 = shl.u32 vr12, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V1@(pr0)	vr5 = shr.u32 vr13, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = or.u32 vr2, vr5;"
                 "}"
                 "{"
                 "V1@(pr0)	vr5 = shl.u32 vr13, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk1 vr12, vr2;"
                 "V1@(pr0)	vr13 = sel vmsk1 vr13, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 15;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr2 = shl.u32 vr6, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = or.u32 vr1, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr1 = add.s32 vr11, r48;"
                 "V1@(pr0)	vmsk1 = gt.s32 vr12, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk1 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = and.u32 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = mov.u32 vr11;"
                 "V1@(pr0)	vr15 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr1;"
                 "V1@(pr0)	vr16 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vr1 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk1 = carry.u32 vr1, vr2;"
                 "V1@(pr0)	vr4 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = shr.u32 vr14, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr3;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1;"
                 "V0@(pr0)	vmsk1 = gteq.s32 vr4, r36;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr0, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = and.u32 vr17, r54;"
                 "V1@(pr0)	vr5 = and.u32 vr14, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = add.s32 vr5, vr3;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r54;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = or.u32 vr3, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shl.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr3 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = carry.u32 vr2, vr3;"
                 "V1@(pr0)	vr4 = and.u32 vr16, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = sel vmsk1 vr0, r48;"
                 "V1@(pr0)	vr5 = and.u32 vr15, r54;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = add.s32 vr4, vr1;"
                 "V1@(pr0)	vr4 = add.s32 vr4, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr4 = and.u32 vr4, r54;"
                 "V1@(pr0)	vr1 = shr.u32 vr16, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr2 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = add.s32 vr1, vr2;"
                 "V1@(pr0)	vr5 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr5, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr12, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr16;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr28 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr29 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr30 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr31 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr28, r44;"
                 "V1@(pr0)	vr2 = and.u32 vr30, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr28, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr29, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = lseq.s32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 8;"
                 "V1@(pr0)	vr1 = or.u32 vr30, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr1, vr10;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr31, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32768;"
                 "V0@(pr0)	vr3 = xor.u32 vr28, vr30;"
                 "V1@(pr0)	vr3 = and.u32 vr3, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr1, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 32752;"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32760;"
                 "V0@(pr0)	vr5 = mov.u32 r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = xor.u32 vr2, vr3;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk2 = eq.s32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr5, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, vr11;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr1, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "V1@(pr0)	vmsk1 = eq.f32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr3;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr5 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr4 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr1 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr2 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr3 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr4, r48;"
                 "V1@(pr0)	vr6 = xor.u32 vr10, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr10, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 17136;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 32767;"
                 "V0@(pr0)	vr6 = and.u32 vr5, r45;"
                 "V1@(pr0)	vmsk4 = ls.f32 vr6, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk4 vr10, vr2;"
                 "V1@(pr0)	vr11 = sel vmsk4 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = sel vmsk4 vr12, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr4 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr1 = shl.u32 vr10, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 16383;"
                 "V0@(pr0)	vr1 = and.u32 vr1, r44;"
                 "V1@(pr0)	vr4 = or.u32 vr1, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr1 = shr.u32 vr11, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = or.u32 vr1, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr12 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr6 = and.u32 vr4, r44;"
                 "V1@(pr0)	vr2 = shr.u32 vr4, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 2047;"
                 "V0@(pr0)	vr2 = and.u32 vr2, r44;"
                 "V1@(pr0)	vr6 = or.u32 vr2, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 0;"
                 "pseudo@0	@pseudo imm_3 = 14336;"
                 "V0@(pr0)	vr2 = and.u32 vr4, r44;"
                 "V1@(pr0)	vr3 = or.u32 vr6, r45;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "V1@(pr0)	vr6 = sel vmsk1 vr3, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V1@(pr0)	vr13 = xor.u32 vr6, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mov.u32 vr10;"
                 "V1@(pr0)	vr10 = mov.u32 vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 32767;"
                 "V0@(pr0)	vr14 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr15 = and.u32 vr11, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 32767;"
                 "V0@(pr0)	vr16 = and.u32 vr12, r44;"
                 "V1@(pr0)	vr17 = and.u32 vr13, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8192;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S1@(pr0)	r0 = sub.s32 r0, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr15;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 6144;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7168;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VS@(pr0)	[vmem:1+2,4,0] = st vr17;"
                 "}"
                 "{"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gt.s32 vr17, vr15;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr17, vr15;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk2 = gt.s32 vr16, vr14;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk2 vr13, vr11;"
                 "V1@(pr0)	vr0 = sel vmsk2 vr12, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr13, vr1;"
                 "V1@(pr0)	vr0 = sel vmsk1 vr12, vr0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk0 vr1, vr11;"
                 "V1@(pr0)	vr0 = sel vmsk0 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr1, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk0 vr5, r48;"
                 "V1@(pr0)	vr6 = sel vmsk1 vr5, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = and.u32 vr6, vr7;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr7, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sel vmsk0 vr11, vr13;"
                 "V1@(pr0)	vr14 = sel vmsk0 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 vr1;"
                 "V1@(pr0)	vr16 = mov.u32 vr0;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2047;"
                 "pseudo@0	@pseudo imm_1 = 20;"
                 "V0@(pr0)	vr7 = mov.u32 r32;"
                 "V1@(pr0)	vr6 = mov.u32 r33;"
                 "}"
                 "{"
                 "V1@(pr0)	vr0 = shr.u32 vr15, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr0 = and.u32 vr0, vr7;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = shr.u32 vr17, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = and.u32 vr1, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr2 = and.u32 vr14, r44;"
                 "V1@(pr0)	vr3 = and.u32 vr15, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr4 = and.u32 vr16, r44;"
                 "V1@(pr0)	vr5 = and.u32 vr17, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32768;"
                 "V0@(pr0)	vr6 = and.u32 vr15, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32768;"
                 "V0@(pr0)	vr7 = xor.u32 vr15, vr17;"
                 "V1@(pr0)	vr7 = and.u32 vr7, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr3 = or.u32 vr3, r44;"
                 "V1@(pr0)	vr3 = shl.u32 vr3, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 57344;"
                 "pseudo@0	@pseudo imm_2 = 29;"
                 "V0@(pr0)	vr28 = and.u32 vr2, r44;"
                 "V1@(pr0)	vr28 = shr.u32 vr28, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr3 = or.u32 vr3, vr28;"
                 "V1@(pr0)	vr2 = shl.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr5 = or.u32 vr5, r44;"
                 "V1@(pr0)	vr5 = shl.u32 vr5, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 57344;"
                 "pseudo@0	@pseudo imm_2 = 29;"
                 "V0@(pr0)	vr28 = and.u32 vr4, r44;"
                 "V1@(pr0)	vr28 = shr.u32 vr28, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr5 = or.u32 vr5, vr28;"
                 "V1@(pr0)	vr4 = shl.u32 vr4, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 64;"
                 "V0@(pr0)	vr28 = sub.s32 vr0, vr1;"
                 "V1@(pr0)	vr29 = mov.u32 r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr29 = sub.s32 vr29, vr28;"
                 "V1@(pr0)	vmsk0 = gt.s32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr31 = mov.u32 r32;"
                 "V1@(pr0)	vr31 = sub.s32 vr31, vr29;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr30 = mov.u32 r44;"
                 "}"
                 "{"
                 "V1@(pr0)	vr30 = shl.u32 vr30, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = and.u32 vr4, vr30;"
                 "V1@(pr0)	vr30 = shr.u32 vr30, vr31;"
                 "}"
                 "{"
                 "V1@(pr0)	vr11 = shl.u32 vr5, vr29;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr30;"
                 "V1@(pr0)	vr10 = shl.u32 vr4, vr29;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V1@(pr0)	vr30 = sub.s32 vr29, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr12 = shl.u32 vr4, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr10, r46;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr11, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr10, r46;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr11, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 r46;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr11, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = sel vmsk1 vr11, r48;"
                 "V1@(pr0)	vr17 = add.s32 vr16, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr17, r32;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V1@(pr0)	vmsk0 = gt.s32 vr28, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 65535;"
                 "V0@(pr0)	vr31 = mov.u32 r45;"
                 "V1@(pr0)	vr30 = mov.u32 r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = sub.s32 vr30, vr28;"
                 "V1@(pr0)	vr31 = shr.u32 vr31, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = and.u32 vr31, vr5;"
                 "V1@(pr0)	vr31 = shl.u32 vr31, vr30;"
                 "}"
                 "{"
                 "V1@(pr0)	vr10 = shr.u32 vr4, vr28;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr31;"
                 "V1@(pr0)	vr11 = shr.u32 vr5, vr28;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr31 = sub.s32 vr28, r32;"
                 "V1@(pr0)	vr12 = shr.u32 vr5, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr10, vr12;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr11, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 64;"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr17;"
                 "V1@(pr0)	vmsk0 = ls.s32 vr28, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 r46;"
                 "V1@(pr0)	vr11 = sel vmsk0 vr17, vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mov.u32 r48;"
                 "V1@(pr0)	vr10 = sel vmsk0 vr17, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr28, r36;"
                 "V1@(pr0)	vr4 = sel vmsk0 vr10, vr4;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr5 = sel vmsk0 vr11, vr5;"
                 "V1@(pr0)	vr10 = and.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr12 = and.u32 vr4, r33;"
                 "V1@(pr0)	vr11 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr13 = shr.u32 vr4, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gteq.s32 vr10, vr12;"
                 "V1@(pr0)	vr28 = mov.u32 r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr17 = sel vmsk0 vr28, r46;"
                 "V1@(pr0)	vr17 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr17;"
                 "V1@(pr0)	vr14 = sub.s32 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = add.s32 vr13, r48;"
                 "V1@(pr0)	vr13 = sel vmsk0 vr15, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = gteq.s32 vr11, vr13;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr28, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr17 = shl.u32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr17;"
                 "V1@(pr0)	vr15 = sub.s32 vr11, vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr15 = shl.u32 vr15, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr14, vr15;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = add.s32 vr5, r48;"
                 "V1@(pr0)	vr17 = sel vmsk0 vr17, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sub.s32 vr3, vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr11, r46;"
                 "V1@(pr0)	vr31 = count.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = count.u32 vr10;"
                 "V1@(pr0)	vr30 = add.s32 vr30, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr31 = sel vmsk0 vr31, vr30;"
                 "V1@(pr0)	vr31 = sub.s32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vmsk6 = ls.s32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = mov.u32 r32;"
                 "V1@(pr0)	vr30 = sub.s32 vr30, vr31;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr29 = mov.u32 r44;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr29 = and.u32 vr29, vr10;"
                 "V1@(pr0)	vr29 = shr.u32 vr29, vr30;"
                 "}"
                 "{"
                 "V1@(pr0)	vr13 = shl.u32 vr11, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = or.u32 vr13, vr29;"
                 "V1@(pr0)	vr12 = shl.u32 vr10, vr31;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32;"
                 "V0@(pr0)	vr30 = mov.u32 r32;"
                 "V1@(pr0)	vr30 = sub.s32 vr31, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 r46;"
                 "V1@(pr0)	vr14 = shl.u32 vr10, vr30;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk6 vr15, vr12;"
                 "V1@(pr0)	vr13 = sel vmsk6 vr14, vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 128;"
                 "V0@(pr0)	vmsk0 = ls.s32 vr11, r36;"
                 "V1@(pr0)	vr10 = sel vmsk0 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = sub.s32 vr0, vr31;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = sel vmsk0 vr11, vr13;"
                 "V1@(pr0)	vr15 = sel vmsk0 vr0, vr15;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr12 = and.u32 vr2, r33;"
                 "V1@(pr0)	vr13 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr16 = and.u32 vr4, r33;"
                 "V1@(pr0)	vr17 = shr.u32 vr4, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vr28 = add.s32 vr12, vr16;"
                 "V1@(pr0)	vr14 = shr.u32 vr28, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr28, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr29 = add.s32 vr13, vr17;"
                 "V1@(pr0)	vr29 = add.s32 vr29, vr14;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V1@(pr0)	vr14 = shr.u32 vr29, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 16;"
                 "V0@(pr0)	vr29 = and.u32 vr29, r32;"
                 "V1@(pr0)	vr29 = shl.u32 vr29, r33;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = or.u32 vr29, vr28;"
                 "V1@(pr0)	vr13 = add.s32 vr3, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = add.s32 vr13, vr14;"
                 "V1@(pr0)	vr28 = and.u32 vr12, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 31;"
                 "V0@(pr0)	vr14 = and.u32 vr13, r48;"
                 "V1@(pr0)	vr14 = shl.u32 vr14, r32;"
                 "}"
                 "{"
                 "V1@(pr0)	vr16 = shr.u32 vr12, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr16, vr14;"
                 "V1@(pr0)	vr17 = shr.u32 vr13, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = or.u32 vr16, vr28;"
                 "V1@(pr0)	vr14 = add.s32 vr0, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 256;"
                 "V0@(pr0)	vr28 = and.u32 vr13, r36;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = sel vmsk0 vr16, vr12;"
                 "V1@(pr0)	vr13 = sel vmsk0 vr17, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = sel vmsk0 vr14, vr0;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr7, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = sel vmsk1 vr10, vr12;"
                 "V1@(pr0)	vr3 = sel vmsk1 vr11, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr0 = sel vmsk1 vr15, vr14;"
                 "V1@(pr0)	vr31 = mov.u32 r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = or.u32 vr2, r48;"
                 "V1@(pr0)	vmsk0 = lseq.s32 vr0, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = sel vmsk0 vr2, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7;"
                 "pseudo@0	@pseudo imm_1 = 3;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 65535;"
                 "V0@(pr0)	vr17 = and.u32 vr2, r32;"
                 "V1@(pr0)	vr31 = mov.u32 r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr31 = shr.u32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V0@(pr0)	vr31 = and.u32 vr3, vr31;"
                 "V1@(pr0)	vr31 = shl.u32 vr31, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V1@(pr0)	vr10 = shr.u32 vr2, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr10 = or.u32 vr10, vr31;"
                 "V1@(pr0)	vr11 = shr.u32 vr3, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr10 = and.u32 vr10, r44;"
                 "V1@(pr0)	vr11 = and.u32 vr11, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 20;"
                 "V1@(pr0)	vr28 = shl.u32 vr0, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = or.u32 vr11, vr28;"
                 "V1@(pr0)	vr11 = or.u32 vr11, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = add.s32 vr10, r48;"
                 "V1@(pr0)	vr13 = and.u32 vr10, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "V0@(pr0)	vmsk0 = gt.s32 vr17, r32;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr17, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr13 = add.s32 vr10, vr13;"
                 "V1@(pr0)	vr13 = sel vmsk1 vr10, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk0 vr13, vr12;"
                 "V1@(pr0)	vr0 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mov.u32 vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3072;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4096;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 5120;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 6144;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 7168;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr17 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8192;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk0 = eq.s32 vr17, r46;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr16, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr28 = mov.u32 r46;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr30 = sel vmsk0 vr0, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr31 = sel vmsk0 vr1, vr11;"
                 "V1@(pr0)	vr6 = and.u32 vr10, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = and.u32 vr11, vr13;"
                 "V1@(pr0)	vr5 = sel vmsk0 vr13, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = sel vmsk0 vr12, vr6;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr14, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r46;"
                 "V1@(pr0)	vr6 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr31 = sel vmsk0 vr31, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr30 = sel vmsk0 vr30, r34;"
                 "V1@(pr0)	vr7 = mov.u32 r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "pseudo@0	@pseudo imm_2 = 65535;"
                 "pseudo@0	@pseudo imm_3 = 15;"
                 "V0@(pr0)	vr6 = mov.u32 r44;"
                 "V1@(pr0)	vr7 = xor.u32 vr7, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 65535;"
                 "V0@(pr0)	vr6 = xor.u32 vr6, r44;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr16, vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mov.u32 vr7;"
                 "V1@(pr0)	vr4 = mov.u32 vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk6 = eq.s32 vr14, vr6;"
                 "V1@(pr0)	vmsk7 = eq.s32 vr15, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr17, vr7;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr31 = sel vmsk0 vr31, vr13;"
                 "}"
                 "{"
                 "V0@(pr0)	vr30 = sel vmsk0 vr30, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr7 = sel vmsk7 vr28, r48;"
                 "V1@(pr0)	vr6 = sel vmsk6 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "V1@(pr0)	vmsk7 = eq.s32 vr7, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr3 = or.u32 vr5, r36;"
                 "V1@(pr0)	vr6 = xor.u32 vr10, vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32768;"
                 "V0@(pr0)	vr7 = xor.u32 vr11, vr13;"
                 "V1@(pr0)	vmsk0 = eq.s32 vr7, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr6, r46;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr28, r48;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr28, r48;"
                 "V1@(pr0)	vr7 = add.s32 vr6, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr7, r32;"
                 "V1@(pr0)	vr7 = sel vmsk0 vr11, vr3;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk0 vr10, vr4;"
                 "V1@(pr0)	vr30 = sel vmsk7 vr30, vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr31 = sel vmsk7 vr31, vr7;"
                 "V1@(pr0)	vr7 = or.u32 vr13, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr16, r46;"
                 "V1@(pr0)	vr6 = shr.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr17, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r32;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk0 vr28, r48;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr5 = add.s32 vr4, vr5;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr7, vr31;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr12, vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk2 = eq.s32 vr6, r32;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr30, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr31, vr5;"
                 "V1@(pr0)	vr31 = sel vmsk1 vr5, vr7;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 8;"
                 "V0@(pr0)	vr30 = sel vmsk1 vr4, vr12;"
                 "V1@(pr0)	vr7 = or.u32 vr11, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16;"
                 "V0@(pr0)	vmsk0 = eq.s32 vr14, r46;"
                 "V1@(pr0)	vr6 = shr.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "V0@(pr0)	vr28 = and.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk1 = gt.s32 vr6, r32;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr28, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk0 vr28, r48;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr28, r48;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vr5 = add.s32 vr4, vr5;"
                 "V1@(pr0)	vmsk2 = eq.s32 vr5, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr7, vr31;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr10, vr30;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 32752;"
                 "V0@(pr0)	vmsk2 = eq.s32 vr6, r32;"
                 "V1@(pr0)	vr4 = sel vmsk2 vr30, vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = sel vmsk2 vr31, vr5;"
                 "V1@(pr0)	vr11 = sel vmsk1 vr5, vr7;"
                 "}"
                 "{"
                 "V0@(pr0)	vr10 = sel vmsk1 vr4, vr10;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 49152;"
                 "pseudo@0	@pseudo imm_2 = 3;"
                 "V0@(pr0)	vr5 = and.u32 vr11, r44;"
                 "V1@(pr0)	vr1 = shl.u32 vr11, r34;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 16383;"
                 "V0@(pr0)	vr1 = and.u32 vr1, r44;"
                 "V1@(pr0)	vr5 = or.u32 vr1, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29;"
                 "V1@(pr0)	vr1 = shr.u32 vr10, r32;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = or.u32 vr1, vr5;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr4 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2048;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr16 = mov.u32 vr4;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr15 = mov.u32 vr13;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4;"
                 "S0@(pr0)	r3 = add.s32 r9, r32;"
                 "S1@(pr0)	r3 = ld [smem:r3];"
                 "}"
                 "{"
                 "S0@(pr0)	r3 = add.s32 r3, r9;"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "S1@(pr0)	r0 = ld [smem:r3];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_2 = 1;"
                 "pseudo@0	@pseudo imm_4 = 0;"
                 "pseudo@0	@pseudo vs_imm0 = 1;"
                 "S0@(pr0)	r1 = add.s32 r0, r32;"
                 "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 1024;"
                 "pseudo@0	@pseudo imm_1 = 0;"
                 "S0@(pr0)	r0 = add.s32 r0, r44;"
                 "S1@(pr0)	[smem:r3] = st r0;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vr15 = and.u32 vr15, r32;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr4 = mul.f32 vr11, vr11;"
                 "V1@(pr0)	vr7 = and.u32 vr11, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 39322;"
                 "pseudo@0	@pseudo imm_1 = 16025;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr7, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 55118;"
                 "pseudo@0	@pseudo imm_1 = 44359;"
                 "pseudo@0	@pseudo imm_2 = 29942;"
                 "pseudo@0	@pseudo imm_3 = 12559;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, r44;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 62076;"
                 "pseudo@0	@pseudo imm_1 = 46227;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3329;"
                 "pseudo@0	@pseudo imm_1 = 14288;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2913;"
                 "pseudo@0	@pseudo imm_1 = 47798;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 15658;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr11, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r50;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mov.u32 r49;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr0, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16200;"
                 "pseudo@0	@pseudo imm_1 = 256;"
                 "V0@(pr0)	vmsk2 = gt.s32 vr7, r36;"
                 "V1@(pr0)	vr1 = sub.s32 vr7, r37;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16016;"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r50;"
                 "V1@(pr0)	vr1 = sel vmsk2 vr1, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mov.u32 r49;"
                 "V1@(pr0)	vr2 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = sub.f32 vr3, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr11, vr12;"
                 "V1@(pr0)	vr3 = add.f32 vr3, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr3 = sub.f32 vr3, vr2;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 12800;"
                 "V0@(pr0)	vr6 = sel vmsk1 vr1, vr6;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr7, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr2 = cvtftoint.s32 vr11, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr6, r49;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mul.f32 vr11, r57;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r48;"
                 "V1@(pr0)	vr14 = sel vmsk1 vr17, vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r46;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr16;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr0 = and.u32 vr11, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr11, vr11;"
                 "V1@(pr0)	vr7 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = mul.f32 vr3, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 51667;"
                 "pseudo@0	@pseudo imm_1 = 12078;"
                 "pseudo@0	@pseudo imm_2 = 12084;"
                 "pseudo@0	@pseudo imm_3 = 45783;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, r44;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 61211;"
                 "pseudo@0	@pseudo imm_1 = 13880;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3329;"
                 "pseudo@0	@pseudo imm_1 = 47440;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 34953;"
                 "pseudo@0	@pseudo imm_1 = 15368;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr5 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 48682;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr5;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr12, r50;"
                 "V1@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 48682;"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r44;"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr2 = cvtftoint.s32 vr11, r44;"
                 "V1@(pr0)	vr1 = sub.f32 vr11, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 12800;"
                 "V0@(pr0)	vr6 = sel vmsk1 vr1, vr6;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr0, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr6, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "V1@(pr0)	vr11 = mov.u32 vr6;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mul.f32 vr11, r57;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r46;"
                 "V1@(pr0)	vr14 = sel vmsk1 vr14, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r32;"
                 "V1@(pr0)	vr14 = sel vmsk1 vr14, vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r48;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, vr17;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3;"
                 "V0@(pr0)	vmsk1 = eq.s32 vr15, r32;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr17 = mul.f32 vr14, r57;"
                 "V1@(pr0)	vmsk1 = ls.f32 vr10, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = sel vmsk1 vr14, vr17;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 r46;"
                 "V1@(pr0)	vr13 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr0 = and.u32 vr11, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr11, vr11;"
                 "V1@(pr0)	vr7 = mov.u32 r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr4 = mul.f32 vr3, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr13, r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 51667;"
                 "pseudo@0	@pseudo imm_1 = 12078;"
                 "pseudo@0	@pseudo imm_2 = 12084;"
                 "pseudo@0	@pseudo imm_3 = 45783;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, r44;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 61211;"
                 "pseudo@0	@pseudo imm_1 = 13880;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3329;"
                 "pseudo@0	@pseudo imm_1 = 47440;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 34953;"
                 "pseudo@0	@pseudo imm_1 = 15368;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr5 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 48682;"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr5;"
                 "V1@(pr0)	vr1 = add.f32 vr1, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr4, vr1;"
                 "V1@(pr0)	vr1 = add.f32 vr11, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr12, r50;"
                 "V1@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr3, vr1;"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr12;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 48682;"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r44;"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr2;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr2 = cvtftoint.s32 vr11, r44;"
                 "V1@(pr0)	vr1 = sub.f32 vr11, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 12800;"
                 "V0@(pr0)	vr6 = sel vmsk1 vr1, vr6;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr0, r36;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr6, vr11;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "V1@(pr0)	vr11 = mov.u32 vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4056;"
                 "pseudo@0	@pseudo imm_1 = 16201;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "}"
                 "{"
                 "V1@(pr0)	vr14 = sel vmsk1 vr14, vr11;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr12 = mov.u32 r46;"
                 "V1@(pr0)	vr13 = mov.u32 r46;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr4 = mul.f32 vr11, vr11;"
                 "V1@(pr0)	vr7 = and.u32 vr11, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 39322;"
                 "pseudo@0	@pseudo imm_1 = 16025;"
                 "V0@(pr0)	vr0 = mov.u32 r46;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr7, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 55118;"
                 "pseudo@0	@pseudo imm_1 = 44359;"
                 "pseudo@0	@pseudo imm_2 = 29942;"
                 "pseudo@0	@pseudo imm_3 = 12559;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, r44;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r45;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 62076;"
                 "pseudo@0	@pseudo imm_1 = 46227;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 3329;"
                 "pseudo@0	@pseudo imm_1 = 14288;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 2913;"
                 "pseudo@0	@pseudo imm_1 = 47798;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 43691;"
                 "pseudo@0	@pseudo imm_1 = 15658;"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr5 = add.f32 vr5, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr5 = mul.f32 vr4, vr5;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = mul.f32 vr11, vr12;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r50;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mov.u32 r49;"
                 "V1@(pr0)	vr1 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr0, vr1;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 16200;"
                 "pseudo@0	@pseudo imm_1 = 256;"
                 "V0@(pr0)	vmsk2 = gt.s32 vr7, r36;"
                 "V1@(pr0)	vr1 = sub.s32 vr7, r37;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 16016;"
                 "V0@(pr0)	vr2 = mul.f32 vr4, r50;"
                 "V1@(pr0)	vr1 = sel vmsk2 vr1, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mov.u32 r49;"
                 "V1@(pr0)	vr2 = sub.f32 vr2, vr1;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = sub.f32 vr3, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr3 = mul.f32 vr11, vr12;"
                 "V1@(pr0)	vr3 = add.f32 vr3, vr2;"
                 "}"
                 "{"
                 "V0@(pr0)	vr2 = mul.f32 vr4, vr5;"
                 "V1@(pr0)	vr3 = sub.f32 vr3, vr2;"
                 "}"
                 "{"
                 "V1@(pr0)	vr1 = sub.f32 vr1, vr3;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 12800;"
                 "V0@(pr0)	vr6 = sel vmsk1 vr1, vr6;"
                 "V1@(pr0)	vmsk1 = ls.s32 vr7, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr2 = cvtftoint.s32 vr11, r44;"
                 "}"
                 "{"
                 "V0@(pr0)	vr1 = sel vmsk1 vr6, r49;"
                 "V1@(pr0)	vmsk1 = eq.s32 vr2, r46;"
                 "}"
                 "{"
                 "V0@(pr0)	vr6 = sel vmsk1 vr6, vr1;"
                 "}"
                 "{"
                 "V0@(pr0)	vr11 = mov.u32 vr6;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 4056;"
                 "pseudo@0	@pseudo imm_1 = 16201;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "}"
                 "{"
                 "V1@(pr0)	vr28 = sel vmsk1 vr28, vr11;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65535;"
                 "pseudo@0	@pseudo imm_1 = 32767;"
                 "V0@(pr0)	vr1 = and.u32 vr10, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 0;"
                 "pseudo@0	@pseudo imm_1 = 32640;"
                 "V0@(pr0)	vmsk1 = ls.f32 vr1, r44;"
                 "V1@(pr0)	vr15 = sub.f32 vr10, vr10;"
                 "}"
                 "{"
                 "V0@(pr0)	vr14 = sel vmsk1 vr15, vr14;"
                 "V1@(pr0)	vr28 = sel vmsk1 vr15, vr28;"
                 "}"
                 "{"
                 "V0@(pr0)	%[res0] = mov.u32 vr14;"
                 "V1@(pr0)	%[res1] = mov.u32 vr28;"
                 "}"
                 : [res0] "=x"(result0), [res1] "=x"(result1)
                 :
                 : "vr5", "vr17", "vr12", "vr10", "vr28", "vr31", "vr0", "vr30", "vr1", "vr4", "vr15", "vr13",
                   "vr2", "vr6", "vr11", "vr14", "vr16", "vr7", "vr29", "vr3", "r2", "r9", "r0", "r3", "r1",
                   "vmsk3", "vmsk2", "vmsk4", "vmsk1", "vmsk7", "vmsk0", "vmsk6", "vmsk5");

    float2 res;
    res.x = result0;
    res.y = result1;
    return res;
}

inline float8_128 __dlc_logf(float8_128 a) {
    float8_128 result0;
    asm volatile("{ V0@(pr0)       vr10 = mov.u32 %[input]; }" : : [input] "x"(a) : "vr10");
    asm volatile("{"
                 "V0@(pr0)	(urf) = log.f32 vr10;"
                 "MTR@(pr0)	vr1 = pop urf;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 29208;"
                 "pseudo@0	@pseudo imm_1 = 16177;"
                 "V0@(pr0)	vr1 = mul.f32 vr1, r44;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65408;"
                 "V0@(pr0)	vmsk1 = eq.f32 vr10, r47;"
                 "V1@(pr0)	vr1 = sel vmsk1 vr1, r36;"
                 "}"
                 "{"
                 "pseudo@0	@pseudo imm_0 = 65408;"
                 "V0@(pr0)	vmsk1 = eq.f32 vr10, r46;"
                 "V1@(pr0)	vr10 = sel vmsk1 vr1, r36;"
                 "}"
                 :
                 :
                 : "vr10", "vr1", "vmsk1");
    asm volatile("{V0@(pr0)        %[res] = mov.u32 vr10;}" : [res] "=x"(result0) : : "vr10");
    return result0;
}

inline float2 _curand_box_muller(int8_128 x, int8_128 y) {
    float8_128 u = __dlc_uint2float_rz(x);
    float8_128 v = __dlc_uint2float_rz(y);
    u = v_f32_mul_b(u, v_u32_move_f(CURAND_2POW32_INV));
    v = v_f32_mul_b(v, v_u32_move_f(CURAND_2POW32_INV_2PI));
    u = v_f32_add_b(u, v_u32_move_f(CURAND_2POW32_INV / 2.0f));
    v = v_f32_add_b(v, v_u32_move_f(CURAND_2POW32_INV_2PI / 2.0f));
    float8_128 s = v_f32_sqrt(v_f32_mul_b(__dlc_logf(u), v_u32_move_f(-2.0f)));
    float2 res = __dlc_sincosf(v);
    // float2 res;
    // res.x = __dlc_sinf(v);
    // res.x = __dlc_cosf(v);
    res.x = v_f32_mul_b(res.x, s);
    res.y = v_f32_mul_b(res.y, s);
    return res;
}

inline float4 curand_normal4(curandStatePhilox4_32_10_t *state) {
    uint4 x = curand4(state);
    float4 res;
    float2 res1 = _curand_box_muller(x.x, x.y);
    res.x = res1.x;
    res.y = res1.y;
    float2 res2 = _curand_box_muller(x.z, x.w);
    res.z = res2.x;
    res.w = res2.y;
    return res;
}