<?xml version="1.0" encoding="us-ascii"?>

<deviceData version="1"
  xmlns="http://cypress.com/xsd/cydevicedata"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
  xsi:schemaLocation="http://cypress.com/xsd/cydevicedata cydevicedata.xsd">

    <block name="`$INSTANCE_NAME`" desc="" visible="true">
        <register name="XCFG"
            address="`$INSTANCE_NAME`_I2C_Prim__XCFG"
            bitWidth="8" desc="I2C Extended Configuration Register">
            <field name="csr_clk_en" from="7" to="7" access="RW" desc="This bit is used for gating system clock for the blocks core logic that is not associated with AHB interface. Clock is made available to the core logic only when this bit is set to 1 and the input pin ext_clk_en is also active. If either of them is not active, the blocks core logic does not receive the system clock.">
            </field>
            <field name="i2c_on" from="6" to="6" access="RW" desc="This bit should be set by the user during initial block configuration if the user wants to use the I2C block as wake-up source. Only when this bit set along with other bits mentioned in the sleep mode section, the I2C wakes up system from sleep on address match.">
            </field>
            <field name="ready_to_sleep" from="5" to="5" access="R" desc="Once the user sets the force_nack bit, the I2C block sets this bit if I2C is not busy or it waits for ongoing transaction to be completed and then sets this bit. As long as this bit is set, the I2C block is going to nack all the transactions.Clearing force_nack bit automatically clears this bit. HW clears this bit automatically on assertion of PD (Power Down)">
            </field>
            <field name="force_nack" from="4" to="4" access="RW" desc="This bit must be set by the user before putting the device to sleep and wait for ready_to_sleep status bit to be set. This can be cleared by user by writing '0' and the HW clears it automatically on assertion of PD(Power Down)">
            </field>
            <field name="hw_addr_en" from="0" to="0" access="RW" desc="When this bit is set to a '1', hardware address compare is enabled. On an address match, an interrupt is generated, CSR register bit 3 is set, and the clock is stalled until the CPU writes a 0 into the CSR register bit 3. The address is automatically ACKed on a match. On an address mismatch,no interrupt is generated, clock is not stalled, and bit 3 in the CSR register is set. The CPU must write a 0 into the CSR register bit 3 to clear it. The address is automatically NACKed on a mismatch. You must configure the compare address in the ADR register. When this bit is set to a '0', software address compare is enabled. An interrupt is generated, the clock is stalled, and CSR register bit 3 is set when the received address byte is available in the Data register; to enable the CPU to do a firmware address compare. The clock is stalled until the CPU writes a 0 into the CSR register bit 3. The functionality of this bit is independent of the data buffering mode.">
            </field>
        </register>

        <register name="ADDR"
            address="`$INSTANCE_NAME`_I2C_Prim__ADR"
            bitWidth="8" desc="I2C Slave Adddress Register">
            <field name="slave_address" from="6" to="0" access="RW" desc="These seven bits hold the slave's own device address. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
        </register>

        <register name="CFG"
            address="`$INSTANCE_NAME`_I2C_Prim__CFG"
            bitWidth="8" desc="I2C Configuration Register">
            <field name="sio_select" from="7" to="7" access="RW" desc="I2C Pin Select for SCL/SDA lines from SIO1/SIO2, 0 = SCL and SDA lines get their inputs from SIO1 module.sclk_str1 and sda_ack1 are driven to SIO1 module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from SIO2 module. sclk_str2 and sda_ack2 are driven to SIO2 module and they get asserted once device wakes up from sleep. This bit is valid only when I2C.CFG[6] is asserted.">
            </field>
            <field name="pselect" from="6" to="6" access="RW" desc="I2C Pin Select for SCL/SDA lines from GPIO/SIO, 0 = SCL and SDA lines get their inputs from GPIO module.sclk_str0 and sda_ack0 are driven to GPIO module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from one of the SIO Blocks that is chosen based on the configuration of bit I2C.CFG[7]">
            </field>
            <field name="bus_error_ie" from="5" to="5" access="RW" desc="Bus Error Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Bus error condition.">
            </field>
            <field name="stop_ie" from="4" to="4" access="RW" desc="Stop Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Stop condition.">
            </field>
            <field name="clock_rate" from="2" to="2" access="RW" desc="0 Samples/bit is 16, 1 Samples/bit is 32">
           </field>
            <field name="en_mstr" from="1" to="1" access="RW" desc="Enables master mode for the device">
            </field>
            <field name="en_slave" from="0" to="0" access="RW" desc="Enables Slave mode for the device">
            </field>
        </register>

        <register name="CSR"
            address="`$INSTANCE_NAME`_I2C_Prim__CSR"
            bitWidth="8" desc="I2C Control and Status Register">
            <field name="bus_error" from="7" to="7" access="RW" desc="It must be cleared by firmware by writing a '0' to the bit position. It is never cleared by the hardware. 1 a misplaced Start or Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
            <field name="lost_arb" from="6" to="6" access="RW" desc="This bit is set immediately on lost arbitration; however, it does not cause an interrupt. This status may be checked after the following Byte Complete interrupt. Any Start detect or a write to the Start or Restart generate bits (MCSR register), when operating in Master mode, will also clear the bit. 1 lost Arbitration. This bit is held zero if I2C_CFG.en_mstr is zero.">
            </field>
            <field name="stop_status" from="5" to="5" access="RW" desc="It must be cleared by firmware with write of '0' to the bit position. It is never cleared by the hardware. 1 a Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
            <field name="ack" from="4" to="4" access="RW" desc="Acknowledge Out. Bit is automatically cleared by hardware on a Byte Complete event. 0 nack the last received byte. 1 ack the last received byte">
            </field>
            <field name="address" from="3" to="3" access="RW" desc="It must be cleared by firmware with write of '0' to the bit position. 1 the received byte is a slave address. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero">
            </field>
            <field name="transmit" from="2" to="2" access="RW" desc="Bit is set by firmware to define the direction of the byte transfer. Any Start detect will clear the bit. 0 receive mode 1 transmit mode. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
            <field name="lrb" from="1" to="1" access="RW" desc="Last Received Bit. The value of the 9th bit in a Transmit sequence, which is the acknowledge bit from the receiver. Any Start detect or a write to the Start or Restart generate bits, when operating in Master mode, will also clear the bit. 0 last transmitted byte was ACK'ed by the receiver. 1 last transmitted byte was NACK'ed by the receiver. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
            <field name="byte_complete" from="0" to="0" access="RW" desc="Transmit/Receive Mode: 0 no completed transmit/receive since last cleared by firmware. Any Start detect or a write to the start or Restart generate bits, when operating in Master mode, will also clear the bit. Transmit mode: 1 eight bits of data have been transmitted and an ACK or NACK has been received. Receive mode: 1 eight bits of data have been received. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
        </register>

        <register name="DATA"
            address="`$INSTANCE_NAME`_I2C_Prim__D"
            bitWidth="8" desc="I2C Data Register">
            <field name="data" from="7" to="0" access="RW" desc="Read received data or write data to transmit. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
        </register>

        <register name="CLK_DIV1"
            address="`$INSTANCE_NAME`_I2C_Prim__CLK_DIV1"
            bitWidth="8" desc="I2C Clock Divide Factor Register-1">
            <field name="Div" from="7" to="0" access="RW" desc="The configuration of this register along with that in register CLK_DIV2 defines the factor by which the SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
       </register>

        <register name="CLK_DIV2"
            address="`$INSTANCE_NAME`_I2C_Prim__CLK_DIV2"
            bitWidth="8" desc="I2C Clock Divide Factor Register-2">
            <field name="Div" from="1" to="0" access="RW" desc="The configuration of this register along with that in register CLK_DIV1 defines the factor by whichthe SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero.">
            </field>
        </register>
    </block>

</deviceData>