vendor_name = ModelSim
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.qip
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sdc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library_package.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_data_fifo.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fifo.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_fifo.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_staging_reg.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pop.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_buffer.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_wire.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v
source_file = 1, ../DE10_Standard_GHRD_Pin_Assignment.tcl
source_file = 1, output_files/sev_seg_controller.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/db/ddio_out_uqe.tdf
design_name = soc_system_sph_top_level
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, soc_system_sph_top_level, 1
instance = comp, \HPS_FLASH_DCLK~output , HPS_FLASH_DCLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_FLASH_NCSO~output , HPS_FLASH_NCSO~output, soc_system_sph_top_level, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_SPIM_MOSI~output , HPS_SPIM_MOSI~output, soc_system_sph_top_level, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, soc_system_sph_top_level, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, soc_system_sph_top_level, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, soc_system_sph_top_level, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, soc_system_sph_top_level, 1
instance = comp, \HPS_CONV_USB_N~output , HPS_CONV_USB_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_INT_N~output , HPS_ENET_INT_N~output, soc_system_sph_top_level, 1
instance = comp, \HPS_GSENSOR_INT~output , HPS_GSENSOR_INT~output, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C1_SCLK~output , HPS_I2C1_SCLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C1_SDAT~output , HPS_I2C1_SDAT~output, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C2_SCLK~output , HPS_I2C2_SCLK~output, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C2_SDAT~output , HPS_I2C2_SDAT~output, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C_CONTROL~output , HPS_I2C_CONTROL~output, soc_system_sph_top_level, 1
instance = comp, \HPS_LTC_GPIO~output , HPS_LTC_GPIO~output, soc_system_sph_top_level, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll , u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst , u0|hps_0|hps_io|border|emac1_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input , u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|qspi_inst , u0|hps_0|hps_io|border|qspi_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst , u0|hps_0|hps_io|border|sdio_inst, soc_system_sph_top_level, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, soc_system_sph_top_level, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, soc_system_sph_top_level, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst , u0|hps_0|hps_io|border|usb1_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst , u0|hps_0|hps_io|border|gpio_inst, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, soc_system_sph_top_level, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst , u0|hps_0|hps_io|border|uart0_inst, soc_system_sph_top_level, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, soc_system_sph_top_level, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets , u0|hps_0|fpga_interfaces|clocks_resets, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][60], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][112], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0] , u0|mm_interconnect_0|cmd_mux|src_payload[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always4~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|read~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem_used[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|rp_valid , u0|mm_interconnect_0|pio_0_s1_agent|rp_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][60], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][57], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][18], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][19], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][20], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][21], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][22], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][99], soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight , u0|hps_0|fpga_interfaces|hps2fpga_light_weight, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99] , u0|mm_interconnect_0|cmd_mux|src_data[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~19, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99] , u0|mm_interconnect_0|rsp_mux_001|src_data[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[98] , u0|mm_interconnect_0|cmd_mux_001|src_data[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~18, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98] , u0|mm_interconnect_0|rsp_mux_001|src_data[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[97] , u0|mm_interconnect_0|cmd_mux_001|src_data[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97] , u0|mm_interconnect_0|rsp_mux_001|src_data[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[96] , u0|mm_interconnect_0|cmd_mux_001|src_data[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~16, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96] , u0|mm_interconnect_0|rsp_mux_001|src_data[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[95] , u0|mm_interconnect_0|cmd_mux_001|src_data[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~15, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95] , u0|mm_interconnect_0|rsp_mux_001|src_data[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94] , u0|mm_interconnect_0|cmd_mux|src_data[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94] , u0|mm_interconnect_0|rsp_mux_001|src_data[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[93] , u0|mm_interconnect_0|cmd_mux|src_data[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[93] , u0|mm_interconnect_0|rsp_mux_001|src_data[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[92] , u0|mm_interconnect_0|cmd_mux_001|src_data[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[92] , u0|mm_interconnect_0|rsp_mux_001|src_data[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[91] , u0|mm_interconnect_0|cmd_mux_001|src_data[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[91] , u0|mm_interconnect_0|rsp_mux_001|src_data[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[90] , u0|mm_interconnect_0|cmd_mux_001|src_data[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[90] , u0|mm_interconnect_0|rsp_mux_001|src_data[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[89] , u0|mm_interconnect_0|cmd_mux_001|src_data[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[89] , u0|mm_interconnect_0|rsp_mux_001|src_data[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[88] , u0|mm_interconnect_0|cmd_mux_001|src_data[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[88] , u0|mm_interconnect_0|rsp_mux_001|src_data[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 , u0|mm_interconnect_0|cmd_mux_001|src_payload~23, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[23]~23 , u0|pio_0|data_out[23]~23, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|m0_write , u0|mm_interconnect_0|pio_0_s1_agent|m0_write, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|always0~0 , u0|pio_0|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[23] , u0|pio_0|data_out[23], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[23] , u0|pio_0|readdata[23], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[23] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[23], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][23], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~23, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][23], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 , u0|mm_interconnect_0|rsp_mux_001|src_payload~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 , u0|mm_interconnect_0|cmd_mux_001|src_payload~22, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[22]~22 , u0|pio_0|data_out[22]~22, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[22] , u0|pio_0|data_out[22], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[22] , u0|pio_0|readdata[22], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[22] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[22], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~22, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][22], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 , u0|mm_interconnect_0|rsp_mux_001|src_payload~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 , u0|mm_interconnect_0|cmd_mux_001|src_payload~21, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[21]~21 , u0|pio_0|data_out[21]~21, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[21] , u0|pio_0|data_out[21], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[21] , u0|pio_0|readdata[21], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[21] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[21], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~21, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][21], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 , u0|mm_interconnect_0|rsp_mux_001|src_payload~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 , u0|mm_interconnect_0|cmd_mux_001|src_payload~20, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[20]~20 , u0|pio_0|data_out[20]~20, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[20] , u0|pio_0|data_out[20], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[20] , u0|pio_0|readdata[20], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[20] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[20], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~20, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][20], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 , u0|mm_interconnect_0|rsp_mux_001|src_payload~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 , u0|mm_interconnect_0|cmd_mux_001|src_payload~19, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[19]~19 , u0|pio_0|data_out[19]~19, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[19] , u0|pio_0|data_out[19], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[19] , u0|pio_0|readdata[19], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[19] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[19], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~19, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][19], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 , u0|mm_interconnect_0|cmd_mux_001|src_payload~18, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[18]~18 , u0|pio_0|data_out[18]~18, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[18] , u0|pio_0|data_out[18], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[18] , u0|pio_0|readdata[18], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[18] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[18], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~18, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][18], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 , u0|mm_interconnect_0|cmd_mux_001|src_payload~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[17]~17 , u0|pio_0|data_out[17]~17, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[17] , u0|pio_0|data_out[17], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[17] , u0|pio_0|readdata[17], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[17] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[17], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][17], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][17], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 , u0|mm_interconnect_0|cmd_mux_001|src_payload~16, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[16]~16 , u0|pio_0|data_out[16]~16, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[16] , u0|pio_0|data_out[16], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[16] , u0|pio_0|readdata[16], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[16], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][16], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~16, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][16], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 , u0|mm_interconnect_0|cmd_mux_001|src_payload~15, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[15]~15 , u0|pio_0|data_out[15]~15, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[15] , u0|pio_0|data_out[15], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[15] , u0|pio_0|readdata[15], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[15], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][15], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~15, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][15], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 , u0|mm_interconnect_0|cmd_mux_001|src_payload~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[14]~14 , u0|pio_0|data_out[14]~14, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[14] , u0|pio_0|data_out[14], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[14] , u0|pio_0|readdata[14], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[14], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][14], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][14], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 , u0|mm_interconnect_0|cmd_mux_001|src_payload~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[13]~13 , u0|pio_0|data_out[13]~13, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[13] , u0|pio_0|data_out[13], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[13] , u0|pio_0|readdata[13], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[13], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][13], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][13], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 , u0|mm_interconnect_0|cmd_mux_001|src_payload~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[12]~12 , u0|pio_0|data_out[12]~12, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[12] , u0|pio_0|data_out[12], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[12] , u0|pio_0|readdata[12], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[12], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][12], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][12], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 , u0|mm_interconnect_0|cmd_mux_001|src_payload~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[11]~11 , u0|pio_0|data_out[11]~11, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[11] , u0|pio_0|data_out[11], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[11] , u0|pio_0|readdata[11], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[11], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][11], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][11], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73] , u0|mm_interconnect_0|cmd_mux_001|src_data[73], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[79] , u0|mm_interconnect_0|cmd_mux_001|src_data[79], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[78] , u0|mm_interconnect_0|cmd_mux_001|src_data[78], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[77] , u0|mm_interconnect_0|cmd_mux_001|src_data[77], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70] , u0|mm_interconnect_0|cmd_mux_001|src_data[70], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71] , u0|mm_interconnect_0|cmd_mux_001|src_data[71], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 , u0|mm_interconnect_0|cmd_mux_001|src_payload~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[10]~10 , u0|pio_0|data_out[10]~10, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[10] , u0|pio_0|data_out[10], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[10] , u0|pio_0|readdata[10], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[10], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][10], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][10], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72] , u0|mm_interconnect_0|cmd_mux_001|src_data[72], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 , u0|mm_interconnect_0|cmd_mux_001|src_payload~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[9]~9 , u0|pio_0|data_out[9]~9, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[9] , u0|pio_0|data_out[9], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[9] , u0|pio_0|readdata[9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~18, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|WideOr0~0 , u0|mm_interconnect_0|rsp_demux|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|read~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9 , u0|mm_interconnect_0|cmd_mux|src_payload~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[9]~feeder , u0|led_pio|data_out[9]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|always0~0 , u0|led_pio|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[9] , u0|led_pio|data_out[9], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[9] , u0|led_pio|readdata[9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][9], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8 , u0|mm_interconnect_0|cmd_mux|src_payload~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[8] , u0|led_pio|data_out[8], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[8] , u0|led_pio|readdata[8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 , u0|mm_interconnect_0|cmd_mux_001|src_payload~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[8]~8 , u0|pio_0|data_out[8]~8, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[8] , u0|pio_0|data_out[8], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[8] , u0|pio_0|readdata[8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][8], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~16, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[7] , u0|led_pio|data_out[7], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[7] , u0|led_pio|readdata[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 , u0|mm_interconnect_0|cmd_mux_001|src_payload~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[7]~7 , u0|pio_0|data_out[7]~7, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[7] , u0|pio_0|data_out[7], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[7] , u0|pio_0|readdata[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 , u0|mm_interconnect_0|cmd_mux_001|src_payload~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[6]~6 , u0|pio_0|data_out[6]~6, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[6] , u0|pio_0|data_out[6], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[6] , u0|pio_0|readdata[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[6] , u0|led_pio|data_out[6], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[6] , u0|led_pio|readdata[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1 , u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|always4~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 , u0|mm_interconnect_0|cmd_mux_001|src_payload~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[5]~5 , u0|pio_0|data_out[5]~5, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[5] , u0|pio_0|data_out[5], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[5] , u0|pio_0|readdata[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[5] , u0|led_pio|data_out[5], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[5] , u0|led_pio|readdata[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[4] , u0|led_pio|data_out[4], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[4] , u0|led_pio|readdata[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 , u0|mm_interconnect_0|cmd_mux_001|src_payload~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[4]~4 , u0|pio_0|data_out[4]~4, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[4] , u0|pio_0|data_out[4], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[4] , u0|pio_0|readdata[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[3]~3 , u0|led_pio|data_out[3]~3, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[3] , u0|led_pio|data_out[3], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[3] , u0|led_pio|readdata[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 , u0|mm_interconnect_0|cmd_mux_001|src_payload~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[3]~3 , u0|pio_0|data_out[3]~3, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[3] , u0|pio_0|data_out[3], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[3] , u0|pio_0|readdata[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[2]~2 , u0|led_pio|data_out[2]~2, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[2] , u0|led_pio|data_out[2], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[2] , u0|led_pio|readdata[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 , u0|mm_interconnect_0|cmd_mux_001|src_payload~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[2]~2 , u0|pio_0|data_out[2]~2, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[2] , u0|pio_0|data_out[2], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[2] , u0|pio_0|readdata[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72] , u0|mm_interconnect_0|cmd_mux|src_data[72], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79] , u0|mm_interconnect_0|cmd_mux|src_data[79], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78] , u0|mm_interconnect_0|cmd_mux|src_data[78], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77] , u0|mm_interconnect_0|cmd_mux|src_data[77], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70] , u0|mm_interconnect_0|cmd_mux|src_data[70], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71] , u0|mm_interconnect_0|cmd_mux|src_data[71], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[1]~1 , u0|led_pio|data_out[1]~1, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[1] , u0|led_pio|data_out[1], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[1] , u0|led_pio|readdata[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 , u0|mm_interconnect_0|cmd_mux_001|src_payload~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[1]~1 , u0|pio_0|data_out[1]~1, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[1] , u0|pio_0|data_out[1], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[1] , u0|pio_0|readdata[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73] , u0|mm_interconnect_0|cmd_mux|src_data[73], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|readdata[0] , u0|led_pio|readdata[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[1][0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem[0][0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 , u0|mm_interconnect_0|cmd_mux_001|src_payload~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[0]~0 , u0|pio_0|data_out[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[0] , u0|pio_0|data_out[0], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|readdata[0] , u0|pio_0|readdata[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[1][0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|pio_0_s1_agent_rdata_fifo|mem[0][0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[99] , u0|mm_interconnect_0|cmd_mux_001|src_data[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~19, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[99] , u0|mm_interconnect_0|rsp_mux|src_data[99], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98] , u0|mm_interconnect_0|cmd_mux|src_data[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~18, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[98] , u0|mm_interconnect_0|rsp_mux|src_data[98], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97] , u0|mm_interconnect_0|cmd_mux|src_data[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~17, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[97] , u0|mm_interconnect_0|rsp_mux|src_data[97], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96] , u0|mm_interconnect_0|cmd_mux|src_data[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~16, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[96] , u0|mm_interconnect_0|rsp_mux|src_data[96], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95] , u0|mm_interconnect_0|cmd_mux|src_data[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~15, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[95] , u0|mm_interconnect_0|rsp_mux|src_data[95], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[94] , u0|mm_interconnect_0|cmd_mux_001|src_data[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~14, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[94] , u0|mm_interconnect_0|rsp_mux|src_data[94], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33] , u0|mm_interconnect_0|cmd_mux_001|src_data[33], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32] , u0|mm_interconnect_0|cmd_mux_001|src_data[32], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35] , u0|mm_interconnect_0|cmd_mux_001|src_data[35], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34] , u0|mm_interconnect_0|cmd_mux_001|src_data[34], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0 , u0|mm_interconnect_0|pio_0_s1_agent|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] , u0|mm_interconnect_0|cmd_mux_001|src_payload[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[93] , u0|mm_interconnect_0|cmd_mux_001|src_data[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~13, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[93] , u0|mm_interconnect_0|rsp_mux|src_data[93], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[92] , u0|mm_interconnect_0|cmd_mux|src_data[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~12, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[92] , u0|mm_interconnect_0|rsp_mux|src_data[92], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[91] , u0|mm_interconnect_0|cmd_mux|src_data[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~11, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[91] , u0|mm_interconnect_0|rsp_mux|src_data[91], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[90] , u0|mm_interconnect_0|cmd_mux|src_data[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~10, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[90] , u0|mm_interconnect_0|rsp_mux|src_data[90], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[89] , u0|mm_interconnect_0|cmd_mux|src_data[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[89] , u0|mm_interconnect_0|rsp_mux|src_data[89], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[88] , u0|mm_interconnect_0|cmd_mux|src_data[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[88] , u0|mm_interconnect_0|rsp_mux|src_data[88], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~20, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][112], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|rp_valid , u0|mm_interconnect_0|led_pio_s1_agent|rp_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|read~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|always0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3 , u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4 , u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|local_write , u0|mm_interconnect_0|pio_0_s1_agent|local_write, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2 , u0|mm_interconnect_0|pio_0_s1_agent|cp_ready~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0 , u0|mm_interconnect_0|pio_0_s1_agent|rf_source_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 , u0|mm_interconnect_0|rsp_demux_001|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|comb~0 , u0|mm_interconnect_0|pio_0_s1_agent|comb~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|read~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_busy, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][66], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][66], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][65], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][65], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][69], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][69], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][67], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][67], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][68], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][68], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|Add0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|pio_0_s1_agent|uncompressor|last_packet_beat~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][65], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][65], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][68], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][68], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][66], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][66], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][67], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][67], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_busy, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][69], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][69], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|Add0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][113], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][113], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][113], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][113], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] , u0|mm_interconnect_0|rsp_mux_001|src_payload[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][112], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~20, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][112], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid , u0|mm_interconnect_0|rsp_demux_001|src0_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][59], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid , u0|mm_interconnect_0|rsp_demux|src0_valid, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32] , u0|mm_interconnect_0|cmd_mux|src_data[32], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35] , u0|mm_interconnect_0|cmd_mux|src_data[35], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33] , u0|mm_interconnect_0|cmd_mux|src_data[33], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34] , u0|mm_interconnect_0|cmd_mux|src_data[34], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0 , u0|mm_interconnect_0|led_pio_s1_agent|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|local_write , u0|mm_interconnect_0|led_pio_s1_agent|local_write, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4 , u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~4, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|led_pio_s1_agent_rdata_fifo|mem_used[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|comb~0 , u0|mm_interconnect_0|led_pio_s1_agent|comb~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|led_pio_s1_agent|uncompressor|last_packet_beat~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0 , u0|mm_interconnect_0|led_pio_s1_agent|rf_source_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|m0_write , u0|mm_interconnect_0|led_pio_s1_agent|m0_write, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2 , u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1 , u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3 , u0|mm_interconnect_0|led_pio_s1_agent|cp_ready~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, soc_system_sph_top_level, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[0]~0 , u0|led_pio|data_out[0]~0, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[0] , u0|led_pio|data_out[0], soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[1]~DUPLICATE , u0|led_pio|data_out[1]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[8]~DUPLICATE , u0|led_pio|data_out[8]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|led_pio|data_out[9]~DUPLICATE , u0|led_pio|data_out[9]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[0]~DUPLICATE , u0|pio_0|data_out[0]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~1, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~5, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~9, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~13, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr6~0 , sev_seg_control|WideOr6~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][0] , sev_seg_control|sev_seg_out[0][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr5~0 , sev_seg_control|WideOr5~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][1] , sev_seg_control|sev_seg_out[0][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr4~0 , sev_seg_control|WideOr4~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][2] , sev_seg_control|sev_seg_out[0][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr3~0 , sev_seg_control|WideOr3~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][3] , sev_seg_control|sev_seg_out[0][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr2~0 , sev_seg_control|WideOr2~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][4] , sev_seg_control|sev_seg_out[0][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr1~0 , sev_seg_control|WideOr1~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][5] , sev_seg_control|sev_seg_out[0][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr0~0 , sev_seg_control|WideOr0~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[0][6] , sev_seg_control|sev_seg_out[0][6], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[6]~DUPLICATE , u0|pio_0|data_out[6]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~17, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~21, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~25, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~29, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr13~0 , sev_seg_control|WideOr13~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][0] , sev_seg_control|sev_seg_out[1][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr12~0 , sev_seg_control|WideOr12~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][1] , sev_seg_control|sev_seg_out[1][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr11~0 , sev_seg_control|WideOr11~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][2] , sev_seg_control|sev_seg_out[1][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr10~0 , sev_seg_control|WideOr10~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][3] , sev_seg_control|sev_seg_out[1][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr9~0 , sev_seg_control|WideOr9~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][4] , sev_seg_control|sev_seg_out[1][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr8~0 , sev_seg_control|WideOr8~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][5] , sev_seg_control|sev_seg_out[1][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr7~0 , sev_seg_control|WideOr7~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[1][6] , sev_seg_control|sev_seg_out[1][6], soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~33, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~37, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~41, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~45, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr20~0 , sev_seg_control|WideOr20~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][0] , sev_seg_control|sev_seg_out[2][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr19~0 , sev_seg_control|WideOr19~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][1] , sev_seg_control|sev_seg_out[2][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr18~0 , sev_seg_control|WideOr18~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][2] , sev_seg_control|sev_seg_out[2][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr17~0 , sev_seg_control|WideOr17~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][3] , sev_seg_control|sev_seg_out[2][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr16~0 , sev_seg_control|WideOr16~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][4] , sev_seg_control|sev_seg_out[2][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr15~0 , sev_seg_control|WideOr15~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][5] , sev_seg_control|sev_seg_out[2][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr14~0 , sev_seg_control|WideOr14~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[2][6] , sev_seg_control|sev_seg_out[2][6], soc_system_sph_top_level, 1
instance = comp, \u0|pio_0|data_out[12]~DUPLICATE , u0|pio_0|data_out[12]~DUPLICATE, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~49, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~53, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~57, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~61, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr27~0 , sev_seg_control|WideOr27~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][0] , sev_seg_control|sev_seg_out[3][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr26~0 , sev_seg_control|WideOr26~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][1] , sev_seg_control|sev_seg_out[3][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr25~0 , sev_seg_control|WideOr25~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][2] , sev_seg_control|sev_seg_out[3][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr24~0 , sev_seg_control|WideOr24~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][3] , sev_seg_control|sev_seg_out[3][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr23~0 , sev_seg_control|WideOr23~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][4] , sev_seg_control|sev_seg_out[3][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr22~0 , sev_seg_control|WideOr22~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][5] , sev_seg_control|sev_seg_out[3][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr21~0 , sev_seg_control|WideOr21~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[3][6] , sev_seg_control|sev_seg_out[3][6], soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~65, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~69, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~73, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~77, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr34~0 , sev_seg_control|WideOr34~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][0] , sev_seg_control|sev_seg_out[4][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr33~0 , sev_seg_control|WideOr33~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][1] , sev_seg_control|sev_seg_out[4][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr32~0 , sev_seg_control|WideOr32~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][2] , sev_seg_control|sev_seg_out[4][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr31~0 , sev_seg_control|WideOr31~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][3] , sev_seg_control|sev_seg_out[4][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr30~0 , sev_seg_control|WideOr30~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][4] , sev_seg_control|sev_seg_out[4][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr29~0 , sev_seg_control|WideOr29~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][5] , sev_seg_control|sev_seg_out[4][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr28~0 , sev_seg_control|WideOr28~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[4][6] , sev_seg_control|sev_seg_out[4][6], soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~81, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~85, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~89, soc_system_sph_top_level, 1
instance = comp, \add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93 , add_one_inst|add_one_internal_inst|add_one_internal|theadd_one_function|thebb_add_one_B1_start|thebb_add_one_B1_start_stall_region|Add0~93, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr41~0 , sev_seg_control|WideOr41~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][0] , sev_seg_control|sev_seg_out[5][0], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr40~0 , sev_seg_control|WideOr40~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][1] , sev_seg_control|sev_seg_out[5][1], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr39~0 , sev_seg_control|WideOr39~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][2] , sev_seg_control|sev_seg_out[5][2], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr38~0 , sev_seg_control|WideOr38~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][3] , sev_seg_control|sev_seg_out[5][3], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr37~0 , sev_seg_control|WideOr37~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][4] , sev_seg_control|sev_seg_out[5][4], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr36~0 , sev_seg_control|WideOr36~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][5] , sev_seg_control|sev_seg_out[5][5], soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|WideOr35~0 , sev_seg_control|WideOr35~0, soc_system_sph_top_level, 1
instance = comp, \sev_seg_control|sev_seg_out[5][6] , sev_seg_control|sev_seg_out[5][6], soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb , u0|hps_0|fpga_interfaces|debug_apb, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu , u0|hps_0|fpga_interfaces|tpiu, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga , u0|hps_0|fpga_interfaces|boot_from_fpga, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps , u0|hps_0|fpga_interfaces|fpga2hps, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga , u0|hps_0|fpga_interfaces|hps2fpga, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram , u0|hps_0|fpga_interfaces|f2sdram, soc_system_sph_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|interrupts , u0|hps_0|fpga_interfaces|interrupts, soc_system_sph_top_level, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, soc_system_sph_top_level, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, soc_system_sph_top_level, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, soc_system_sph_top_level, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, soc_system_sph_top_level, 1
instance = comp, \KEY_N[0]~input , KEY_N[0]~input, soc_system_sph_top_level, 1
instance = comp, \KEY_N[1]~input , KEY_N[1]~input, soc_system_sph_top_level, 1
instance = comp, \KEY_N[2]~input , KEY_N[2]~input, soc_system_sph_top_level, 1
instance = comp, \KEY_N[3]~input , KEY_N[3]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, soc_system_sph_top_level, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, soc_system_sph_top_level, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, soc_system_sph_top_level, 1
instance = comp, \HPS_CONV_USB_N~input , HPS_CONV_USB_N~input, soc_system_sph_top_level, 1
instance = comp, \HPS_ENET_INT_N~input , HPS_ENET_INT_N~input, soc_system_sph_top_level, 1
instance = comp, \HPS_GSENSOR_INT~input , HPS_GSENSOR_INT~input, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C1_SCLK~input , HPS_I2C1_SCLK~input, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C1_SDAT~input , HPS_I2C1_SDAT~input, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C2_SCLK~input , HPS_I2C2_SCLK~input, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C2_SDAT~input , HPS_I2C2_SDAT~input, soc_system_sph_top_level, 1
instance = comp, \HPS_I2C_CONTROL~input , HPS_I2C_CONTROL~input, soc_system_sph_top_level, 1
instance = comp, \HPS_LTC_GPIO~input , HPS_LTC_GPIO~input, soc_system_sph_top_level, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, soc_system_sph_top_level, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, soc_system_sph_top_level, 1
