{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "5d5fc42e-1e7a-4649-bbfe-b660254925bb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.3_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.2_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.1_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.1_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.3_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.2_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.2_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.3_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.3_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.2_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.2_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.2_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.3_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.1_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.2_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.3_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.2_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.1_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.3_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.1_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.1_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.2_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0.1_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0.1_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.1_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.2_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.3_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.2_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.2_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.1_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.3_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.3_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.3_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.2_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0.2_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.1_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.3_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.3_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.3_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.1_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.1_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.1_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.1_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_4f_4c_3re_3mp_pr0_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_3f_3c_2re_2mp_pr0.3_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_3f_3c_2re_2mp_pr0.3_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0.2_quant4.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant4.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0.2_quant4.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_6f_6c_5re_5mp_pr0_quant6.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant6.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_6f_6c_5re_5mp_pr0_quant6.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_5f_5c_4re_4mp_pr0_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_estimates/vgglike_5f_5c_4re_4mp_pr0_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/10]\n",
      "Running step: step_tidy_up [2/10]\n",
      "Running step: step_streamline [3/10]\n",
      "Running step: step_convert_to_hw [4/10]\n",
      "Running step: step_create_dataflow_partition [5/10]\n",
      "Running step: step_specialize_layers [6/10]\n",
      "Running step: step_target_fps_parallelization [7/10]\n",
      "Running step: step_apply_folding_config [8/10]\n",
      "Running step: step_minimize_bit_width [9/10]\n",
      "Running step: step_generate_estimate_reports [10/10]\n",
      "Completed successfully\n"
     ]
    }
   ],
   "source": [
    "import csv\n",
    "import finn\n",
    "import finn.builder.build_dataflow as build\n",
    "import finn.builder.build_dataflow_config as build_cfg\n",
    "from finn.transformation.fpgadataflow.create_dataflow_partition import CreateDataflowPartition\n",
    "from qonnx.transformation.change_3d_tensors_to_4d import Change3DTo4DTensors\n",
    "from qonnx.transformation.general import RemoveUnusedTensors, GiveUniqueNodeNames\n",
    "from qonnx.transformation.lower_convs_to_matmul import LowerConvsToMatMul\n",
    "from finn.transformation.qonnx.convert_qonnx_to_finn import ConvertQONNXtoFINN\n",
    "from finn.transformation.streamline import Streamline\n",
    "from finn.util.visualization import showSrc\n",
    "from finn.util.basic import make_build_dir\n",
    "import json\n",
    "import os\n",
    "import onnx\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.util.cleanup import cleanup\n",
    "import shutil\n",
    "\n",
    "file_path = str('../workspace/jh_fpga_amr/src/py/models')\n",
    "with open('est_all_output.csv', mode='w', newline='') as file:\n",
    "    writer = csv.writer(file)\n",
    "    writer.writerow(['File Name', 'BRAM_18K', 'LUT', 'URAM', 'DSP', 'critical_path_cycles', 'max_cycles', 'estimated_throughput_fps', 'estimated_latency_ns', 'FMPadding_rtl_0', 'ConvolutionInputGenerator_rtl_0', 'MVAU_rtl_0'])\n",
    "\n",
    "    ## Iterate through each .onnx model, process, and run estimates. Record metrics.\n",
    "    for file_name in os.listdir(file_path):\n",
    "        if file_name.endswith('.onnx'):\n",
    "            #full_path = os.path.join(file_path, file_name)\n",
    "            #qonnx_model = onnx.load(os.path.join(file_path, file_name))\n",
    "            # **** Running this after synth, so onnx files do not need cleanup. ****\n",
    "            ## Run QONNX cleanup.\n",
    "            #cleanup_path = os.path.join(file_path, 'cleanup', file_name)\n",
    "            #os.makedirs(os.path.dirname(cleanup_path), exist_ok=True)\n",
    "            #cleanup(full_path, out_file=cleanup_path)\n",
    "            \n",
    "            ## Load model using ModelWrapper and convert to FINN format from QONNX.\n",
    "            #model = ModelWrapper(cleanup_path)\n",
    "            #model = model.transform(ConvertQONNXtoFINN())\n",
    "            \n",
    "            ## Apply necessary transformations.\n",
    "            #model = model.transform(Streamline()) # Only single model path supported.\n",
    "            #model = model.transform(Change3DTo4DTensors()) # Necessary, FINN doesn't like 1d.\n",
    "            #model = model.transform(LowerConvsToMatMul()) # Also necessary for build, need the 4D conversion first.\n",
    "            #model = model.transform(GiveUniqueNodeNames())\n",
    "            #model = model.transform(RemoveUnusedTensors())\n",
    "            #model = model.transform(CreateDataflowPartition())\n",
    "            \n",
    "            verif_model_path = os.path.join(file_path, 'verif', file_name)\n",
    "            \n",
    "            ## Runs a synth build to view rtlsim performance. All pulled from 3-build-accelerator-with-finn.\n",
    "            estimates_output_dir = os.path.join(file_path, 'output_estimates', file_name)\n",
    "            \n",
    "            # Delete previous run results if they exist.\n",
    "            if os.path.exists(estimates_output_dir):\n",
    "                shutil.rmtree(estimates_output_dir)\n",
    "                print(\"Previous run results deleted!\")\n",
    "            \n",
    "            cfg_estimates = build.DataflowBuildConfig(\n",
    "                output_dir          = estimates_output_dir,\n",
    "                mvau_wwidth_max     = 80,\n",
    "                target_fps          = 1000000,\n",
    "                synth_clk_period_ns = 10.0,\n",
    "                fpga_part           = \"xc7z020clg400-1\",\n",
    "                steps               = build_cfg.estimate_only_dataflow_steps,\n",
    "                generate_outputs=[\n",
    "                    build_cfg.DataflowOutputType.ESTIMATE_REPORTS,\n",
    "                ]\n",
    "            )\n",
    "            \n",
    "            ## Run estimate-only build, faster than synthesis.\n",
    "            build.build_dataflow_cfg(verif_model_path, cfg_estimates)\n",
    "\n",
    "            ## Check hardware utilization estimates.\n",
    "            # Layer-by-layer estimation of resources.\n",
    "            json_file_path = os.path.join(estimates_output_dir, \"report\", \"estimate_layer_resources.json\")\n",
    "            with open(json_file_path, 'r') as file:\n",
    "                data_util = json.load(file)\n",
    "\n",
    "            ## Check network performance estimates. Tends to over-estimate since it cannot capture the effects of various synth optimizations.\n",
    "            json_file_path = os.path.join(estimates_output_dir, \"report\", \"estimate_network_performance.json\")\n",
    "            with open(json_file_path, 'r') as file:\n",
    "                data_est = json.load(file)\n",
    "            \n",
    "            ## Check layer cycle estimates.\n",
    "            # Estimated number of clk cycles each layer will take, all layers are running in parallel so slowest layer will determine\n",
    "            # overall throughput. FINN tries to parallelize layers so they all take a similar number of cycles while meeting timing.\n",
    "            # Summing up all layer cycle estimates gives an estimate for overall latency of entire network.\n",
    "            perf_json_path = os.path.join(estimates_output_dir, \"report\", \"estimate_layer_cycles.json\")\n",
    "            with open(perf_json_path, 'r') as file:\n",
    "                data_cyc = json.load(file)\n",
    "            \n",
    "            # Export metrics to CSV.\n",
    "            writer.writerow([\n",
    "                file_name,\n",
    "                data_util.get('BRAM_18K', ''),\n",
    "                data_util.get('LUT', ''),\n",
    "                data_util.get('URAM', ''),\n",
    "                data_util.get('DSP', ''),\n",
    "                data_est.get('critical_path_cycles', ''),\n",
    "                data_est.get('max_cycles', ''),\n",
    "                data_est.get('estimated_throughput_fps', ''),\n",
    "                data_est.get('estimated_latency_ns', ''),\n",
    "                data_cyc.get('FMPadding_rtl_0', ''),\n",
    "                data_cyc.get('ConvolutionInputGenerator_rtl_0', ''),\n",
    "                data_cyc.get('MVAU_rtl_0', ''),\n",
    "            ])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "72028fc9-929a-4655-98a8-62dc852de91a",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
