#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 22 15:20:43 2020
# Process ID: 16176
# Current directory: C:/Users/ghenn/Desktop/lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11560 C:\Users\ghenn\Desktop\lab\lab.xpr
# Log file: C:/Users/ghenn/Desktop/lab/vivado.log
# Journal file: C:/Users/ghenn/Desktop/lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ghenn/Desktop/lab/lab.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Nicoleta/Desktop/Facultate/An II/Semestrul 2/CN1/324CC_Sima_Nicoleta_Lavinia_Lab5' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/ghenn/Desktop/lab/lab.ip_user_files', nor could it be found using path 'C:/Users/Nicoleta/Desktop/Facultate/An II/Semestrul 2/CN1/324CC_Sima_Nicoleta_Lavinia_Lab5/324CC_Sima_Nicoleta_Lavinia_Lab5.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 751.914 ; gain = 130.680
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'd_out_a' is not allowed [C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v:29]
WARNING: [VRFC 10-3028] 'd_out_a' was previously declared with a range [C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim'
"xelab -wto 778d709b752a4217acf934289d6cbaaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 778d709b752a4217acf934289d6cbaaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd_out_a' [C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/sim_dpr.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dpr
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim/xsim.dir/sim_dpr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim/xsim.dir/sim_dpr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 22 15:21:24 2020. For additional details about this file, please refer to the WebTalk help file at A:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 22 15:21:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 767.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/sim_dpr.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 810.527 ; gain = 43.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 894.125 ; gain = 42.027
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 22 15:24:11 2020...
