<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\fft\fft.v<br>
H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\frameBuffer_16x16.sv<br>
H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\top.sv<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
H:\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\gw_jtag.v<br>
H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 06 01:22:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.984s, Elapsed time = 0h 0m 0.979s, Peak memory usage = 210.910MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 210.910MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.234s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.08s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 210.910MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.577s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 210.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.439s, Peak memory usage = 210.910MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.366s, Peak memory usage = 210.910MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 210.910MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>29</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2075</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1508</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>223</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2802</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>279</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1993</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>530</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>92</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2919(2821 LUT, 92 ALU, 1 RAM16) / 8640</td>
<td>34%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2075 / 6693</td>
<td>32%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2075 / 6693</td>
<td>32%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>19 / 26</td>
<td>74%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>n42_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>n42_s2/O </td>
</tr>
<tr>
<td>inst_1/AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>fb_inst/n5_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n19_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/n15_s2/O </td>
</tr>
<tr>
<td>inst_1/inst_1_0_1</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>inst_1/counter_6_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>178.5(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n42_6</td>
<td>50.0(MHz)</td>
<td>87.3(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>inst_1/AD_CLK_d</td>
<td>50.0(MHz)</td>
<td>120.1(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fb_inst/n5_6</td>
<td>50.0(MHz)</td>
<td>69.8(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>50.0(MHz)</td>
<td>747.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>gw_gao_inst_0/u_la0_top/n15_6</td>
<td>50.0(MHz)</td>
<td>747.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>inst_1/inst_1_0_1</td>
<td>50.0(MHz)</td>
<td>130.6(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/serial_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/serial_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst/n5_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>fb_inst/n5_s2/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fb_inst/serial_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>fb_inst/serial_count_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n313_s4/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>fb_inst/n313_s4/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s17/I2</td>
</tr>
<tr>
<td>3.702</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s17/F</td>
</tr>
<tr>
<td>4.182</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s8/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s8/O</td>
</tr>
<tr>
<td>4.811</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s4/I1</td>
</tr>
<tr>
<td>4.974</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s4/O</td>
</tr>
<tr>
<td>5.454</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s1/I1</td>
</tr>
<tr>
<td>5.617</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s1/O</td>
</tr>
<tr>
<td>6.097</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/frameBuffer_RAMOUT_14_G[3]_s0/O</td>
</tr>
<tr>
<td>6.740</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s15/I1</td>
</tr>
<tr>
<td>7.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s15/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s7/I1</td>
</tr>
<tr>
<td>9.418</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s7/F</td>
</tr>
<tr>
<td>9.898</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s3/I1</td>
</tr>
<tr>
<td>10.997</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s3/F</td>
</tr>
<tr>
<td>11.477</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s1/I2</td>
</tr>
<tr>
<td>12.299</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s1/F</td>
</tr>
<tr>
<td>12.779</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s0/I0</td>
</tr>
<tr>
<td>13.811</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/n328_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fb_inst/serial_data_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>fb_inst/n5_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fb_inst/serial_data_s0/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>fb_inst/serial_data_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.710, 55.354%; route: 5.760, 41.355%; tC2Q: 0.458, 3.291%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n42_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1/AD_CLK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n42_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>n42_s2/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/I0</td>
</tr>
<tr>
<td>2.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/F</td>
</tr>
<tr>
<td>2.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/I1</td>
</tr>
<tr>
<td>3.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n294_s1/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n294_s1/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s2/I1</td>
</tr>
<tr>
<td>7.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s2/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>8.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s0/F</td>
</tr>
<tr>
<td>9.062</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n327_s/COUT</td>
</tr>
<tr>
<td>10.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>10.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n359_s/COUT</td>
</tr>
<tr>
<td>10.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>10.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n358_s/COUT</td>
</tr>
<tr>
<td>10.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>10.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n357_s/COUT</td>
</tr>
<tr>
<td>10.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n356_s/CIN</td>
</tr>
<tr>
<td>10.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n356_s/COUT</td>
</tr>
<tr>
<td>10.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n355_s/CIN</td>
</tr>
<tr>
<td>10.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n355_s/SUM</td>
</tr>
<tr>
<td>11.378</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n379_s0/I1</td>
</tr>
<tr>
<td>12.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n379_s0/F</td>
</tr>
<tr>
<td>12.957</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sum_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>inst_1/AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sum_11_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sum_11_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sum_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.296, 65.871%; route: 3.840, 30.490%; tC2Q: 0.458, 3.639%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n42_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1/AD_CLK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n42_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>n42_s2/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/I0</td>
</tr>
<tr>
<td>2.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/F</td>
</tr>
<tr>
<td>2.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/I1</td>
</tr>
<tr>
<td>3.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n294_s1/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n294_s1/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s2/I1</td>
</tr>
<tr>
<td>7.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s2/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>8.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s0/F</td>
</tr>
<tr>
<td>9.062</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n327_s/COUT</td>
</tr>
<tr>
<td>10.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>10.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n359_s/COUT</td>
</tr>
<tr>
<td>10.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>10.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n358_s/COUT</td>
</tr>
<tr>
<td>10.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>10.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n357_s/COUT</td>
</tr>
<tr>
<td>10.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n356_s/CIN</td>
</tr>
<tr>
<td>10.841</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n356_s/SUM</td>
</tr>
<tr>
<td>11.321</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n380_s0/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n380_s0/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sum_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>inst_1/AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sum_10_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sum_10_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sum_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.239, 65.715%; route: 3.840, 30.629%; tC2Q: 0.458, 3.656%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n42_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1/AD_CLK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n42_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>n42_s2/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/I0</td>
</tr>
<tr>
<td>2.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/F</td>
</tr>
<tr>
<td>2.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/I1</td>
</tr>
<tr>
<td>3.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n294_s1/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n294_s1/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s2/I1</td>
</tr>
<tr>
<td>7.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s2/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>8.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s0/F</td>
</tr>
<tr>
<td>9.062</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n327_s/COUT</td>
</tr>
<tr>
<td>10.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>10.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n359_s/COUT</td>
</tr>
<tr>
<td>10.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>10.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n358_s/COUT</td>
</tr>
<tr>
<td>10.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n357_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n357_s/SUM</td>
</tr>
<tr>
<td>11.264</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n381_s0/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n381_s0/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sum_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>inst_1/AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sum_9_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sum_9_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sum_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.182, 65.560%; route: 3.840, 30.768%; tC2Q: 0.458, 3.672%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n42_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1/AD_CLK_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n42_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>n42_s2/O</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>fft_inst/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_0_s33/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/I0</td>
</tr>
<tr>
<td>2.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_1_s/F</td>
</tr>
<tr>
<td>2.813</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/I1</td>
</tr>
<tr>
<td>3.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_1_s/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n294_s1/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n294_s1/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s2/I1</td>
</tr>
<tr>
<td>7.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s2/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>8.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n293_s0/F</td>
</tr>
<tr>
<td>9.062</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n327_s/COUT</td>
</tr>
<tr>
<td>10.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n359_s/CIN</td>
</tr>
<tr>
<td>10.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n359_s/COUT</td>
</tr>
<tr>
<td>10.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n358_s/CIN</td>
</tr>
<tr>
<td>10.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n358_s/SUM</td>
</tr>
<tr>
<td>11.207</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n382_s0/I1</td>
</tr>
<tr>
<td>12.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n382_s0/F</td>
</tr>
<tr>
<td>12.786</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sum_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>inst_1/AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sum_8_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sum_8_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sum_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.125, 65.401%; route: 3.840, 30.910%; tC2Q: 0.458, 3.689%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
