[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Sat Oct 27 10:35:36 2018
[*]
[dumpfile] "/home/hellwig/GitHub/eco32/fpga/experiments/sim/icache-2w/v1/dump.vcd"
[dumpfile_mtime] "Sat Oct 27 10:30:01 2018"
[dumpfile_size] 1019361
[savefile] "/home/hellwig/GitHub/eco32/fpga/experiments/sim/icache-2w/v1/democache.cfg"
[timestart] 0
[size] 1213 745
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] democache.
[sst_width] 225
[signals_width] 198
[sst_expanded] 1
[sst_vpaned_height] 222
@200
-Clock And Reset
@28
democache.clk
democache.rst
@200
-Demo Cache
@28
democache.cache_ready_out
democache.cache_valid_in
@22
democache.cache_addr_in[15:0]
@28
democache.cache_ready_in
democache.cache_valid_out
@22
democache.cache_data_out[7:0]
@28
democache.test_ended
democache.test_error
@200
-Cache Test
@28
democache.cachetest_1.ready_in
democache.cachetest_1.valid_out
@22
democache.cachetest_1.addr_out[15:0]
democache.cachetest_1.holdoff[7:0]
@28
democache.cachetest_1.holdoff_counting
@22
democache.cachetest_1.distance[3:0]
@28
democache.cachetest_1.distance_restart
@22
democache.cachetest_1.gen_state[19:0]
@28
democache.cachetest_1.jump
@22
democache.cachetest_1.target[15:0]
@28
democache.cachetest_1.ready_out
democache.cachetest_1.valid_in
@22
democache.cachetest_1.data_in[7:0]
democache.cachetest_1.addr[13:0]
@28
democache.cachetest_1.offs[1:0]
@22
democache.cachetest_1.data[31:0]
@28
democache.cachetest_1.data_error
@22
democache.cachetest_1.test_count[19:0]
@28
democache.cachetest_1.test_ended
democache.cachetest_1.test_error
@200
-Cache Ctrl
@28
democache.cachectrl_1.cache_ready_in
democache.cachectrl_1.cache_ready_out
democache.cachectrl_1.cache_valid_in
democache.cachectrl_1.valid_buf
democache.cachectrl_1.cache_valid_out
@22
democache.cachectrl_1.cache_addr_in[15:0]
democache.cachectrl_1.tag[8:0]
democache.cachectrl_1.index[4:0]
@28
democache.cachectrl_1.offset[1:0]
@22
democache.cachectrl_1.tag_buf[8:0]
democache.cachectrl_1.index_buf[4:0]
@28
democache.cachectrl_1.offset_buf[1:0]
democache.cachectrl_1.line_0_valid_out
@22
democache.cachectrl_1.line_0_tag_out[8:0]
democache.cachectrl_1.line_0_data_out[31:0]
@28
democache.cachectrl_1.line_0_hit
democache.cachectrl_1.line_1_valid_out
@22
democache.cachectrl_1.line_1_tag_out[8:0]
democache.cachectrl_1.line_1_data_out[31:0]
@28
democache.cachectrl_1.line_1_hit
@22
democache.cachectrl_1.line_data_out[31:0]
democache.cachectrl_1.cache_data_out[7:0]
@28
democache.cachectrl_1.hit
@200
-Memory
@28
democache.memory_1.stb
@22
democache.memory_1.addr[13:0]
democache.memory_1.counter[3:0]
democache.memory_1.fake_data[31:0]
democache.memory_1.data[31:0]
@28
democache.memory_1.ack
[pattern_trace] 1
[pattern_trace] 0
