$date
	Fri Dec 12 15:41:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_to_grey_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " a [3:0] $end
$scope module dut $end
$var wire 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5
b1 !
b1 $
b1 "
b1 #
#10
b11 !
b11 $
b10 "
b10 #
#15
b10 !
b10 $
b11 "
b11 #
#20
b1000 !
b1000 $
b1100 "
b1100 #
#25
b110 !
b110 $
b101 "
b101 #
#30
b1100 !
b1100 $
b1010 "
b1010 #
#35
b1010 !
b1010 $
b1111 "
b1111 #
#40
