Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 18:52:30 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |             724 |          172 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             248 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                   Enable Signal                  |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  debugger/M_config_scan_TCK  | debugger/config_fifo/ram/M_ram_write_en          |                                                       |                1 |              2 |         2.00 |
|  debugger/M_capture_scan_TCK |                                                  |                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               |                                                  | debugger/M_info_scan_RESET                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               |                                                  | reset_cond/M_reset_cond_in                            |                2 |              4 |         2.00 |
|  M_data_scan_TCK             | debugger/M_offset_q[7]_i_2_n_0                   | debugger/M_offset_q[7]_i_1_n_0                        |                2 |              8 |         4.00 |
|  M_data_scan_TCK             | debugger/M_raddr_q[7]_i_2_n_0                    | debugger/M_raddr_q[7]_i_1_n_0                         |                2 |              8 |         4.00 |
|  M_info_scan_TCK             | debugger/p_0_in[0]                               |                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | debugger/force_sync/E[0]                         | debugger/reset_conditioner/Q[0]                       |                2 |              8 |         4.00 |
|  debugger/M_config_scan_TCK  |                                                  |                                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG               | man/M_phase_two_d                                | reset_cond/Q[0]                                       |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG               | man/regfile/M_reg_current_colour_q[15]_i_1_n_0   | reset_cond/Q[0]                                       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG               | man/regfile/M_reg_guess_d                        | reset_cond/Q[0]                                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG               | man/regfile/M_reg_current_position_q[15]_i_1_n_0 | reset_cond/Q[0]                                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG               | man/regfile/M_reg_current_guess_count_d          | reset_cond/Q[0]                                       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG               | man/alu16/add/E[0]                               | reset_cond/Q[0]                                       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG               |                                                  | seg/ctr/M_ctr_q[0]_i_1__2_n_0                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG               | buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]_0  | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]_0  | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]_0  | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  M_info_scan_TCK             | debugger/p_0_in[0]                               | debugger/M_status_d[0]                                |               15 |             69 |         4.60 |
|  M_data_scan_TCK             | debugger/M_rdata_q[143]_i_1_n_0                  |                                                       |               42 |            144 |         3.43 |
|  clk_IBUF_BUFG               |                                                  |                                                       |               79 |            170 |         2.15 |
|  clk_IBUF_BUFG               | debugger/config_fifo/E[0]                        |                                                       |              128 |            576 |         4.50 |
+------------------------------+--------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


