/*
 * Device driver for PMU DRIVER
 *
 * Copyright (c) 2011 Hisilicon Co. Ltd
 *
 */
#include "hisi_pmic_mntn_inner.h"
#include <linux/mfd/hisi_pmic_mntn.h>
#include <linux/of_address.h>
#include <linux/version.h>
#include <linux/hisi-spmi.h>
#include <linux/of_hisi_spmi.h>
#include <linux/notifier.h>
#include <linux/export.h>
#include "securec.h"
#include <linux/hisi/hisi_log.h>
#define HISI_LOG_TAG HISI_PMIC_MNTN_TAG

#include <huawei_platform/power/power_dsm.h>

#define HISI_PMIC_DSM_MASK_STATE 0xFF
#define HISI_PMIC_DSM_IGNORE_NUM 99

#ifdef CONFIG_GCOV_KERNEL
#define STATIC
#else
#define STATIC static
#endif

static PMIC_MNTN_DESC *g_pmic_mntn;

static void __iomem *g_sysctrl_base;

int hisi_pmic_set_cold_reset(unsigned char status)
{
	unsigned char reg_value = 0;

	PMIC_MNTN_DESC *pmic_mntn = g_pmic_mntn;
	if (!pmic_mntn) {
		pr_err("%s:pmic mntn is null.\n", __func__);
		return -EPERM;
	}

	reg_value = hisi_pmic_reg_read(pmic_mntn->otmp_hreset_pwrdown_reg.addr);
	pr_err("%s:Into:HRESET_PWRDOWN_CTRL register val is 0x%x!\n",__func__,reg_value);

	if( (PMIC_HRESET_COLD == status) || (PMIC_HRESET_HOT == status) ){
		hisi_pmic_reg_write(pmic_mntn->otmp_hreset_pwrdown_reg.addr,status);
	}

	reg_value = hisi_pmic_reg_read(pmic_mntn->otmp_hreset_pwrdown_reg.addr);
	pr_err("%s:Out:HRESET_PWRDOWN_CTRL register val is 0x%x!\n",__func__,reg_value);

	return 0;
}

static ATOMIC_NOTIFIER_HEAD(hisi_pmic_mntn_notifier_list);
int hisi_pmic_mntn_register_notifier(struct notifier_block *nb)
{
	return atomic_notifier_chain_register(&hisi_pmic_mntn_notifier_list, nb);
}
EXPORT_SYMBOL_GPL(hisi_pmic_mntn_register_notifier);

int hisi_pmic_mntn_unregister_notifier(struct notifier_block *nb)
{
	return atomic_notifier_chain_unregister(&hisi_pmic_mntn_notifier_list, nb);
}
EXPORT_SYMBOL_GPL(hisi_pmic_mntn_unregister_notifier);

int hisi_call_pmic_mntn_notifiers(int val,void *v)
{
	return atomic_notifier_call_chain(&hisi_pmic_mntn_notifier_list,(unsigned long)val, v);/*lint !e571*/
}
EXPORT_SYMBOL_GPL(hisi_call_pmic_mntn_notifiers);

#ifdef CONFIG_HISI_PMIC_DEBUG
static int hisi_test_pmic_mntn_notifier_call(struct notifier_block *nb, unsigned long event, void *data)
{
	PMIC_MNTN_EXCP_INFO  *ocp_ldo_msg  = (PMIC_MNTN_EXCP_INFO *)(data);
	if ( NULL == ocp_ldo_msg) {
		pr_err("[%s] test pmic mnt ocp ldo msg is NULL!\n",__func__);
		return -EPERM;
	}

	if (event == HISI_PMIC_OCP_EVENT) {
		pr_err("[%s] test pmic mnt %s ocp event!\n",__func__,ocp_ldo_msg->ldo_num);
	}else {
		pr_err("[%s]invalid event %d!\n", __func__,(int) (event));
	}
	return 0;
}

static struct notifier_block hisi_pmic_mntn_test_nb = {
	.notifier_call = hisi_test_pmic_mntn_notifier_call,
	.priority = INT_MIN,
};
#endif

static void hisi_pmic_panic_handler(void)
{
#ifdef CONFIG_HISI_BB
	rdr_syserr_process_for_ap(MODID_AP_S_PMU, 0, 0);
#else
	machine_restart("AP_S_PMU");
#endif
	return;
}

#ifdef CONFIG_HISILICON_PLATFORM_MAINTAIN
static int hisi_pmic_sdcard_ocp_handler(char *power_name)
{
	static struct regulator *power_sd;
	static struct regulator *power_sdio;
	int ret = 0;

	if (NULL == power_sd) {
		power_sd = regulator_get(NULL, SUPPLY_SD);
		if (IS_ERR(power_sd)) {
			pr_err("[%s]sd regulator found.\n", __func__);
			return ENODEV;
		}
	}
	if (IS_ERR(power_sd)) {
		pr_err("[%s]sd regulator found.\n", __func__);
		return ENODEV;
	}
	ret = regulator_force_disable(power_sd);
	if (ret) {
		pr_err("[%s]disable sd regulator error.\n", __func__);
		return ret;
	}

	if (NULL == power_sdio) {
		power_sdio = regulator_get(NULL, SUPPLY_SD_IO);
		if (IS_ERR(power_sdio)) {
			pr_err("[%s]sdio regulator found.\n", __func__);
			return ENODEV;
		}
	}
	if (IS_ERR(power_sdio)) {
		pr_err("[%s]sdio regulator found.\n", __func__);
		return ENODEV;
	}
	ret = regulator_force_disable(power_sdio);
	if (ret) {
		pr_err("[%s]disable sdio regulator error.\n", __func__);
		return ret;
	}

	return ret;
}
#endif

int hisi_pmic_special_ocp_register(char *power_name, pmic_ocp_callback handler)
{
	PMIC_MNTN_DESC *pmic_mntn = g_pmic_mntn;
	struct special_ocp_attr *head, *cur;

	if (!pmic_mntn) {
		pr_err("[%s]pmic mntn is null.\n", __func__);
		return -EPERM;
	}
	if (!power_name) {
		pr_err("[%s]power_name is null.\n", __func__);
		return -EPERM;
	}
	if (!handler) {
		pr_err("[%s]handler is null.\n", __func__);
		return -EPERM;
	}

	head = pmic_mntn->ocp_list_head;
	cur  = pmic_mntn->ocp_list_tail;
	if (!head) {
		head = kzalloc(sizeof(struct special_ocp_attr), GFP_KERNEL);
		if (!head) {
			pr_err("[%s]head kzalloc is null.\n", __func__);
			return -ENOMEM;
		}
		cur  = head;
		pmic_mntn->ocp_list_head = head;
	} else {
		cur->next = kzalloc(sizeof(struct special_ocp_attr), GFP_KERNEL);
		if (!cur->next) {
			pr_err("[%s]cur->next kzalloc is null.\n", __func__);
			return -ENOMEM;
		}
		cur = cur->next;
	}
	pmic_mntn->ocp_list_tail = cur;

	cur->power_name = power_name;
	cur->handler = handler;

	pr_info("[%s]%s registered\n", __func__, power_name);

	return 0;
}
EXPORT_SYMBOL(hisi_pmic_special_ocp_register);

static int hisi_pmic_register_special_ocp(void)
{
	int ret = 0;
#ifdef CONFIG_HISILICON_PLATFORM_MAINTAIN
	if (!check_himntn(HIMNTN_SD2JTAG) && !check_himntn(HIMNTN_SD2DJTAG)) {
		ret = hisi_pmic_special_ocp_register(SUPPLY_SD, hisi_pmic_sdcard_ocp_handler);
		if (ret) {
			pr_err("[%s]supply_sd register error.\n", __func__);
			return ret;
		}

		ret = hisi_pmic_special_ocp_register(SUPPLY_SD_IO, hisi_pmic_sdcard_ocp_handler);
		if (ret) {
			pr_err("[%s]supply_sd_io register error.\n", __func__);
			return ret;
		}
	}
#endif
	return ret;
}

static int hisi_pmic_ocp_special_handler(char *power_name, PMIC_MNTN_DESC *pmic_mntn)
{
	struct special_ocp_attr *cur = pmic_mntn->ocp_list_head;
	int ret;

	if (!cur) {
		pr_err("[%s]no power registered.\n", __func__);
		return PMIC_OCP_NONE;
	}

	do {
		if (!strncmp(cur->power_name, power_name,
			((strlen(cur->power_name))>(strlen(power_name))?(strlen(cur->power_name)):(strlen(power_name))))){
			pr_err("%s ocp special handler.\n", power_name);
			ret = cur->handler(power_name);
			if (ret) {
				return PMIC_OCP_NONE;
			} else {
				return PMIC_OCP_HANDLED;
			}
		}
		cur = cur->next;
	} while (cur);

	return PMIC_OCP_NONE;
}

STATIC void get_pmu_register_info(void)
{
	int i;

	/*PMU CTRL*/
	for (i = 0; i <= 279; i++) {
		pr_err("addr[0x%x] = value[0x%x]\n", i, hisi_pmic_reg_read(i));
	}
	/*PMU IRQ*/
	for (i = 282; i <= 299; i++) {
		pr_err("addr[0x%x] = value[0x%x]\n", i, hisi_pmic_reg_read(i));
	}
#ifndef CONFIG_HISI_RTC_SECURE_FEATURE
	/*PMU RTC*/
	for (i = 300; i <= 325; i++) {
		pr_err("addr[0x%x] = value[0x%x]\n", i, hisi_pmic_reg_read(i));
	}
#endif
	/*PMU COUL*/
	for (i = 331; i <= 440; i++) {
		pr_err("addr[0x%x] = value[0x%x]\n", i, hisi_pmic_reg_read(i));
	}
	return;
}
static void get_pmu_key_register_info(PMIC_MNTN_DESC *pmic_mntn)
{
	unsigned int i;

	for (i = 0; i < pmic_mntn->pmu_record_reg_n; i++){
		pr_err("[%s]addr[0x%x] = value[0x%x]\n", __func__, pmic_mntn->pmu_record_regs[i], hisi_pmic_reg_read(pmic_mntn->pmu_record_regs[i]));
	}

	return;
}
static void hisi_pmic_ocp_scan(PMIC_MNTN_DESC *pmic_mntn)
{
	unsigned int index, bit;
	int *reg_buff;
	PMIC_EXCH_REG *exch_desc;
	unsigned int reg_num;
	unsigned care_bit = 0;
	char *bit_name = NULL;
	char *cur_str = NULL;
	unsigned int bit_reg = 0;
	int ret = 0;
	PMIC_MNTN_EXCP_INFO  ocp_ldo_msg;

#if defined (CONFIG_HUAWEI_DSM)
	int pmic_ocp_error_offset = 0;
#endif

	memset_s(&ocp_ldo_msg,sizeof(PMIC_MNTN_EXCP_INFO), 0, sizeof(PMIC_MNTN_EXCP_INFO));

	reg_buff  = pmic_mntn->ocp_event_buff; /*lint !e64 */
	exch_desc = pmic_mntn->ocp_exch_desc;
	reg_num   = pmic_mntn->ocp_reg_n;
	cur_str   = pmic_mntn->irq_log_show;

	for (index = 0; index < reg_num; index++) {
#if defined (CONFIG_HUAWEI_DSM)
		pmic_ocp_error_offset = pmic_mntn->data_width * index;
#endif
		if (reg_buff[index]) {
			pr_err("[%s]reg = 0x%x, value = 0x%x\n", __func__, pmic_mntn->ocp_regs[index], reg_buff[index]);
			for (bit = 0; bit < pmic_mntn->data_width; bit++){
				care_bit = reg_buff[index] & BIT(bit);
				if (care_bit) {
					bit_name = exch_desc[index].event_bit_name[bit];
					bit_reg = exch_desc[index].event_ops_reg[bit];
					snprintf(cur_str + strlen(cur_str), PMIC_PRINT_BUF_SIZE, "PMU EVENT TYPE:ocp_%s\n", bit_name);
					if (pmic_mntn->ocp_mold_switch)
						get_pmu_register_info();
					else
						get_pmu_key_register_info(pmic_mntn);
#if defined (CONFIG_HUAWEI_DSM)
					if ((pmic_mntn->dsm_record_regs_mask[index] & BIT(bit)) \
						&& (!(pmic_mntn->dsm_ocp_reset_mask[index] & BIT(bit)))\
						&& ((unsigned int)pmic_ocp_error_offset < pmic_mntn->ocp_error_dmd_offset_n)\
						&& (HISI_PMIC_DSM_IGNORE_NUM != pmic_mntn->ocp_error_dmd_offset[pmic_ocp_error_offset])) {
						if (!dsm_client_ocuppy(power_dsm_get_dclient(POWER_DSM_PMU_OCP))) {
							pr_err("pmic %s_ocp happened, please pay attention!\n", bit_name);
							dsm_client_record(power_dsm_get_dclient(POWER_DSM_PMU_OCP), "pmic %s_ocp happened, please pay attention!\n", bit_name);
							dsm_client_notify(power_dsm_get_dclient(POWER_DSM_PMU_OCP), DSM_PMU_OCP_ERROR_NO_BASE + pmic_mntn->ocp_error_dmd_offset[pmic_ocp_error_offset]);
						}
					}
#endif
					/*close ldo*/
					if (INVALID_REG_ADDR != bit_reg) {
						hisi_pmic_reg_write(bit_reg, CLOSE_REGULATOR_CONTROL);
					}

					/*clear interrupt*/
					hisi_pmic_reg_write(pmic_mntn->ocp_regs[index], care_bit);

					if( unlikely(strstr(saved_command_line, "androidboot.swtype=factory")||
						((exch_desc[index].check_ocp_num[bit] == 0)&&((care_bit & exch_desc[index].check_ocp_nofify) == 0)
								&&((care_bit & exch_desc[index].check_ocp_reset) == 0))) ){
						if (!pmic_mntn->ocp_mold_switch){
							ret = hisi_pmic_ocp_special_handler(bit_name, pmic_mntn);
						}

						if (PMIC_OCP_NONE == ret) {
							if (care_bit & exch_desc[index].inacceptable_event) {
								pmic_mntn->health |= BIT(PMIC_HEALTH_OCP_EXCH_HAPPENED);
							}
						}
					}else{
						if( exch_desc[index].check_count[bit] < exch_desc[index].check_ocp_num[bit] ){
							exch_desc[index].check_count[bit]++;
                        				/*open ldo*/
							if (INVALID_REG_ADDR != bit_reg ) {
								hisi_pmic_reg_write(bit_reg, OPEN_REGULATOR_CONTROL);
								/*clear record event*/
								hisi_pmic_reg_write(pmic_mntn->record_regs[index], pmic_mntn->record_event_buff[index]);
							}
						}else if( care_bit & exch_desc[index].check_ocp_nofify ){
							exch_desc[index].check_count[bit] = 0;

							/*notify the terminal exception handling system*/
							strncpy_s(ocp_ldo_msg.ldo_num,PMIC_OCP_LDO_NAME,bit_name,strlen(bit_name));
							hisi_call_pmic_mntn_notifiers(HISI_PMIC_OCP_EVENT,(void *)&ocp_ldo_msg);

						}else if( care_bit & exch_desc[index].check_ocp_reset ){
							pmic_mntn->health |= BIT(PMIC_HEALTH_OCP_EXCH_HAPPENED);
						}else{
							pr_err("%s: %s has been opened  %d tiems,the time do nothing!\n",__func__,bit_name,exch_desc[index].check_count[bit]);
						}
					}
				}
#if defined (CONFIG_HUAWEI_DSM)
				pmic_ocp_error_offset++;
#endif
			}
		}
	}

	return;
}

static void hisi_pmic_record_events(PMIC_MNTN_DESC *pmic_mntn)
{
	unsigned int index;

#if defined (CONFIG_HUAWEI_DSM)
	int pmic_record_error_offset = 0;
	unsigned int i = 0;
#endif

	snprintf(pmic_mntn->init_log_show, PMIC_PRINT_BUF_SIZE, "\nPMIC REGISTER DUMP\n");
	snprintf(pmic_mntn->init_log_show + strlen(pmic_mntn->init_log_show), PMIC_PRINT_BUF_SIZE, "  addr     data \n");

	for (index = 0; index < pmic_mntn->record_reg_n; index++){
		pmic_mntn->record_event_buff[index] = hisi_pmic_reg_read(pmic_mntn->record_regs[index]);

#if defined (CONFIG_HUAWEI_DSM)
		pmic_record_error_offset = pmic_mntn->data_width * index;
		if (pmic_mntn->record_event_buff[index] & HISI_PMIC_DSM_MASK_STATE) {
			for (i = 0; i < pmic_mntn->data_width; i++) {
				if ((pmic_mntn->record_event_buff[index] & BIT(i)) \
					&& (pmic_mntn->dsm_record_regs_mask[index] & BIT(i)) \
					&& (pmic_mntn->dsm_ocp_reset_mask[index] & BIT(i)) \
					&& ((unsigned int)pmic_record_error_offset < pmic_mntn->ocp_error_dmd_offset_n) \
					&& (HISI_PMIC_DSM_IGNORE_NUM != pmic_mntn->ocp_error_dmd_offset[pmic_record_error_offset])) {
					if (!dsm_client_ocuppy(power_dsm_get_dclient(POWER_DSM_PMU_OCP))) {
						pr_err("pmic %s happened, please pay attention!\n",
							pmic_mntn->record_exch_desc[index].event_bit_name[i]);
						dsm_client_record(power_dsm_get_dclient(POWER_DSM_PMU_OCP), "pmic %s happened, please pay attention!\n",
							pmic_mntn->record_exch_desc[index].event_bit_name[i]);
						dsm_client_notify(power_dsm_get_dclient(POWER_DSM_PMU_OCP), DSM_PMU_OCP_ERROR_NO_BASE + pmic_mntn->ocp_error_dmd_offset[pmic_record_error_offset]);
					}
				}
				pmic_record_error_offset++;
			}
		}
#endif

		hisi_pmic_reg_write(pmic_mntn->record_regs[index], pmic_mntn->record_event_buff[index]);
		snprintf(pmic_mntn->init_log_show + strlen(pmic_mntn->init_log_show), PMIC_PRINT_BUF_SIZE,
				"  0x%x    0x%x \n", pmic_mntn->record_regs[index], pmic_mntn->record_event_buff[index]);
	}

	pr_err("%s", pmic_mntn->init_log_show);

	return;
}

static void hisi_pmic_clear_ocp(PMIC_MNTN_DESC *pmic_mntn)
{
	unsigned int index;

	for (index = 0; index < pmic_mntn->ocp_reg_n; index++){
		pmic_mntn->ocp_event_buff[index] = hisi_pmic_reg_read(pmic_mntn->ocp_regs[index]);
		hisi_pmic_reg_write(pmic_mntn->ocp_regs[index], pmic_mntn->ocp_event_buff[index]);
	}

	memset((void *)pmic_mntn->ocp_event_buff, 0, sizeof(u32)*pmic_mntn->ocp_reg_n);

	return;
}

static irqreturn_t hisi_pmic_ocp_irq_handler(int irq, void *data)
{
	struct irq_desc *desc = NULL ;
	PMIC_MNTN_DESC *pmu_mntn = (PMIC_MNTN_DESC *)data;

	desc = irq_to_desc(irq);
	if (!desc) {
		pr_err("[%s]irq_to_desc failed\n", __func__);
		return IRQ_NONE;
	}

	if (NULL != desc->irq_data.chip->irq_mask) {
		desc->irq_data.chip->irq_mask(&desc->irq_data);
	}

	queue_work(pmu_mntn->ocp_wq, &pmu_mntn->ocp_wk);
	return IRQ_HANDLED;
}

static void hisi_pmic_ocp_wq_handler(struct work_struct *work)
{
	unsigned int index;
	struct irq_desc *desc = NULL;
	PMIC_MNTN_DESC *pmic_mntn = NULL;

	pmic_mntn = container_of(work, PMIC_MNTN_DESC, ocp_wk);

	memset((void *)pmic_mntn->irq_log_show, '\0', PMIC_PRINT_BUF_SIZE);

	for (index = 0; index < pmic_mntn->ocp_reg_n; index++){
		pmic_mntn->ocp_event_buff[index] = hisi_pmic_reg_read(pmic_mntn->ocp_regs[index]);
		pmic_mntn->record_event_buff[index] = hisi_pmic_reg_read(pmic_mntn->record_regs[index]);
	}

	hisi_pmic_ocp_scan(pmic_mntn);
	pr_info("\n%s\n", pmic_mntn->irq_log_show);

	desc = irq_to_desc(pmic_mntn->ocp_irq);
	if (!desc) {
		pr_err("[%s]irq_to_desc(pmic_mntn->ocp_irq) error.\n", __func__);
		return ;
	}

	if (NULL != desc->irq_data.chip->irq_unmask) {
		desc->irq_data.chip->irq_unmask(&desc->irq_data);
	}

	if (pmic_mntn->health & BIT(PMIC_HEALTH_OCP_EXCH_HAPPENED)) {
		hisi_pmic_panic_handler();
	}

}

static void hisi_pmic_board_reboot(void)
{
	unsigned int value = 0;
	pr_err("hisi_pmic_board_reboot start\n");
	writel(0x1<<31, (char *)SOC_SCTRL_SCPEREN1_ADDR(g_sysctrl_base)); /*DDR bypass*/
	for (;;) {
		writel(0xdeadbeef, SOC_SCTRL_SCSYSSTAT_ADDR(g_sysctrl_base));
		value = readl((char *)SOC_SCTRL_SCPERCLKEN1_ADDR(g_sysctrl_base)) & (0x1<<31); /*lint !e648 */
		pr_err("[%s], 0xdeadbeef write fail , value = 0x%x\n", __FUNCTION__, value);
	}
}

static irqreturn_t hisi_pmic_otmp_irq_handler(int irq, void *data)
{
	struct irq_desc *desc = NULL ;
	PMIC_MNTN_DESC  *pmic_mntn = (PMIC_MNTN_DESC *)data;

	desc = irq_to_desc(irq);
	if (!desc) {
		pr_err("[%s]irq_to_desc failed\n", __func__);
		return IRQ_NONE;
	}

	if (NULL != desc->irq_data.chip->irq_mask) {
		desc->irq_data.chip->irq_mask(&desc->irq_data);
	}

	queue_work(pmic_mntn->otmp_wq, &pmic_mntn->otmp_wk);
	return IRQ_HANDLED;
}

static void hisi_pmic_otmp_wk_handler(struct work_struct *work)
{
	struct irq_desc *desc = NULL;
	PMIC_MNTN_DESC  *pmic_mntn;
	unsigned char reg_value = 0;

	pmic_mntn = container_of(work, PMIC_MNTN_DESC, otmp_wk);

	memset((void *)pmic_mntn->irq_log_show, '\0', PMIC_PRINT_BUF_SIZE);
	snprintf(pmic_mntn->irq_log_show, PMIC_PRINT_BUF_SIZE, "%s", "PMIC OTMP EVENT HAPPEN.\n");
	pr_info("\n%s\n", pmic_mntn->irq_log_show);

	desc = irq_to_desc(pmic_mntn->otmp_irq);
	if (!desc) {
		pr_err("[%s]irq_to_desc err\n", __func__);
		return;
	}

	if (NULL != desc->irq_data.chip->irq_unmask) {
		desc->irq_data.chip->irq_unmask(&desc->irq_data);
	}

	/*hreset powerdown ctrl,if otmp_hreset_pwrdown_flag is not 0,do cold reset*/
	if (0 != pmic_mntn->otmp_hreset_pwrdown_flag) {
		reg_value = hisi_pmic_reg_read(pmic_mntn->otmp_hreset_pwrdown_reg.addr);
		SET_REG_BIT(reg_value, pmic_mntn->otmp_hreset_pwrdown_reg.shift, pmic_mntn->otmp_hreset_pwrdown_reg.mask, pmic_mntn->otmp_hreset_pwrdown_val);
		hisi_pmic_reg_write(pmic_mntn->otmp_hreset_pwrdown_reg.addr, reg_value);
	}
	hisi_pmic_board_reboot();
	return;
}

#if defined (CONFIG_HUAWEI_VSYS_PWROFF_ABS_PD)
int hisi_pmic_mntn_config_smpl(bool enable)
{
	unsigned int reg_value = 0;
	unsigned int value = 0;

	if (!g_pmic_mntn)
		return 1;

	/*config smpl(reg:0xDC; bit 0;  0:disable, 1: enable)*/
	if (enable) {
		value = 1;
		pr_info("%s %d enable smpl in kernel\n", __func__, __LINE__);
	} else {
		value = 0;
		pr_info("%s %d disable smpl in kernel\n", __func__, __LINE__);
	}

	reg_value = hisi_pmic_reg_read(g_pmic_mntn->smpl_en_reg.addr);
	SET_REG_BIT(reg_value, g_pmic_mntn->smpl_en_reg.shift, g_pmic_mntn->smpl_en_reg.mask, value);
	hisi_pmic_reg_write(g_pmic_mntn->smpl_en_reg.addr, reg_value);

	return 0;
}


int hisi_pmic_mntn_config_vsys_pwroff_abs_pd(bool enable)
{
	unsigned int reg_value = 0;
	unsigned int value = 0;

	if (!g_pmic_mntn)
		return 1;

	/*config abs_pd (reg:0xDB; bit 0;
	0:×Ô¶¯¹Ø»ú(µÍÓÚ2.3vÊ±¼ä³¬¹ý35usÒÔÉÏ²ÅÄÜ±£Ö¤¹Ø»ú³É¹¦),1:²»×Ô¶¯¹Ø»ú)
	*/
	if (enable) {
		value = g_pmic_mntn->vsys_pwroff_abs_pd_en_val;
		pr_info("%s %d enable abs_pd in kernel\n", __func__, __LINE__);
	} else {
		value = g_pmic_mntn->vsys_pwroff_abs_pd_dis_val;
		pr_info("%s %d disable abs_pd in kernel\n", __func__, __LINE__);
	}

	reg_value = hisi_pmic_reg_read(g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.addr);
	SET_REG_BIT(reg_value, g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.shift, g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.mask, value);
	hisi_pmic_reg_write_lock(g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.addr, reg_value);

	return 0;
}


int hisi_pmic_mntn_vsys_pwroff_abs_pd_state(void)
{
	int ret = 0;

	unsigned int reg_value = 0;
	if (!g_pmic_mntn)
		return -1;

	reg_value = hisi_pmic_reg_read(g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.addr);
	ret = GET_REG_BIT(reg_value, g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.shift, g_pmic_mntn->vsys_pwroff_abs_pd_tm_reg.mask);

	return ret;
}

static int hisi_pmic_vsys_pwroff_abs_pd_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device_node *root = NULL;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	s32 ret = 0;

	root = of_find_compatible_node(np, NULL, "hisilicon-vsys-pwroff-abs-pd");
	if (!root) {
		dev_err(dev, "[%s]no hisilicon-vsys-pwroff-abs-pd root node\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->vsys_pwroff_abs_pd_en_val = 0;
	pmic_mntn->vsys_pwroff_abs_pd_dis_val = 0;
	memset(&pmic_mntn->vsys_pwroff_abs_pd_tm_reg, 0, sizeof(pmic_mntn->vsys_pwroff_abs_pd_tm_reg));

	ret |= of_property_read_u32_array(root, "hisilicon,vsys-pwroff-abs-pd-ctrl-en", &pmic_mntn->vsys_pwroff_abs_pd_en_val, 0x1);
	ret |= of_property_read_u32_array(root, "hisilicon,vsys-pwroff-abs-pd-ctrl-dis", &pmic_mntn->vsys_pwroff_abs_pd_dis_val, 0x1);
	ret |= of_property_read_u32_array(root, "hisilicon,vsys-pwroff-abs-pd-ctrl-reg", (u32 *)&pmic_mntn->vsys_pwroff_abs_pd_tm_reg, 0x3);
	if (ret) {
		dev_err(dev, "[%s]get pmic vsys-pwroff-abs-pd attribute failed.\n", __func__);
		return -ENODEV;
	}

	return 0;
}

#else
int hisi_pmic_mntn_config_smpl(bool enable)
{
	return 0;
}
int hisi_pmic_mntn_config_vsys_pwroff_abs_pd(bool enable)
{
	return 0;
}
int hisi_pmic_mntn_vsys_pwroff_abs_pd_state(void)
{
	return 0;
}
static int hisi_pmic_vsys_pwroff_abs_pd_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	return 0;
}
#endif /*CONFIG_HUAWEI_VSYS_PWROFF_ABS_PD*/

static int hisi_pmic_otmp_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device_node *root = NULL;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	unsigned char reg_value = 0;
        int ret0 = 0, ret1 = 0, ret2 = 0;
	s32 ret = 0;

	root = of_find_compatible_node(np, NULL, "hisilicon-pmic-mntn-otmp");
	if (!root) {
		dev_err(dev, "[%s]no hisilicon-pmic-mntn-otmp root node\n", __func__);
		return -ENODEV;
	}

	ret0 = of_property_read_u32_array(root, "hisilicon,otmp-threshold-val", (u32 *)&pmic_mntn->otmp_thshd_val, 0x1);
	ret1 = of_property_read_u32_array(root, "hisilicon,otmp-threshold-reg", (u32 *)&pmic_mntn->otmp_thshd_reg, 0x3);
        ret = (ret0 || ret1);
	if (ret) {
		dev_err(dev, "[%s]get pmic otmp attribute failed.\n", __func__);
		return -ENODEV;
	}

	ret0 = of_property_read_u32_array(root, "hisilicon,otmp-hreset-pwrdown-flag", (u32 *)&pmic_mntn->otmp_hreset_pwrdown_flag, 0x1);
	ret1 = of_property_read_u32_array(root, "hisilicon,otmp-hreset-pwrdown-val", (u32 *)&pmic_mntn->otmp_hreset_pwrdown_val, 0x1);
	ret2 = of_property_read_u32_array(root, "hisilicon,otmp-hreset-pwrdown-reg", (u32 *)&pmic_mntn->otmp_hreset_pwrdown_reg, 0x3);
        ret = (ret0 || ret1 || ret2);
        if (ret) {
		dev_err(dev, "[%s]get pmic otmp attribute failed.\n", __func__);
		return -ENODEV;
	}

	root = of_find_compatible_node(NULL, NULL, "hisilicon,sysctrl");
	if (!root) {
		dev_err(dev, "%s: hisilicon,sysctrl No compatible node found\n", __func__);
		return -ENODEV;
	}

	g_sysctrl_base = of_iomap(root, 0);
	if (!g_sysctrl_base) {
		dev_err(dev, "%s: hisilicon,sysctrl_base is NULL\n", __func__);
		return -ENODEV;
	}
	/*Set the otmp threshold*/
	reg_value = hisi_pmic_reg_read(pmic_mntn->otmp_thshd_reg.addr);
	SET_REG_BIT(reg_value, pmic_mntn->otmp_thshd_reg.shift, pmic_mntn->otmp_thshd_reg.mask, pmic_mntn->otmp_thshd_val);
	hisi_pmic_reg_write(pmic_mntn->otmp_thshd_reg.addr, reg_value);

	pmic_mntn->otmp_irq = spmi_get_irq_byname(pdev, NULL, "otmp");
	if (pmic_mntn->ocp_irq  < 0) {
		dev_err(dev, "[%s]spmi_get_irq_byname otmp_irq failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->otmp_wq = create_singlethread_workqueue("pmic-otmp-wq");
	INIT_WORK(&pmic_mntn->otmp_wk, (void *)hisi_pmic_otmp_wk_handler); /*lint !e611 */

	ret = devm_request_irq(dev, pmic_mntn->otmp_irq, hisi_pmic_otmp_irq_handler, IRQF_NO_SUSPEND,
		"pmic-otmp-irq", (void *)pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s] request_irq otmp_irq err\n", __func__);
		return -ENODEV;
	}

	return 0;
}

static int hisi_pmic_smpl_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device_node *root = NULL;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	unsigned char reg_value = 0;
	s32 ret = 0;
        s32 ret0, ret1, ret2, ret3;
	unsigned int smpl_en_val;

	root = of_find_compatible_node(np, NULL, "hisilicon-pmic-mntn-smpl");
	if (!root) {
		dev_err(dev, "[%s]no hisilicon-pmic-mntn-smpl root node\n", __func__);
		return -ENODEV;
	}

	ret0 = of_property_read_u32_array(root, "hisilicon,smpl-ctrl-en", &pmic_mntn->smpl_en_val, 0x1);
	ret1 = of_property_read_u32_array(root, "hisilicon,smpl-ctrl-en-reg", (u32 *)&pmic_mntn->smpl_en_reg, 0x3);
	ret2 = of_property_read_u32_array(root, "hisilicon,smpl-ctrl-time", &pmic_mntn->smpl_tm_val, 0x1);
	ret3 = of_property_read_u32_array(root, "hisilicon,smpl-ctrl-time-reg", (u32 *)&pmic_mntn->smpl_tm_reg, 0x3);
        ret = (ret0||ret1||ret2||ret3);
	if (ret) {
		dev_err(dev, "[%s]get pmic smpl attribute failed.\n", __func__);
		return -ENODEV;
	}

	ret =  of_property_read_u32_array(root, "hisilicon,poweroff-charging-smpl-ctrl-en", &smpl_en_val, 0x1);
	if(!ret) {
		dev_info(dev,"hisilicon,poweroff-charging-smpl-ctrl-en: %d\n",smpl_en_val);
		if (strstr(saved_command_line, "androidboot.mode=charger"))  {
			pmic_mntn->smpl_en_val = smpl_en_val;
			dev_info(dev,"pmic_mntn->smpl_en_val:%d\n",pmic_mntn->smpl_en_val);
		}
	}

	/*Set SMPL on/off*/
	reg_value = hisi_pmic_reg_read(pmic_mntn->smpl_en_reg.addr);
	dev_info(dev,"read reg_value:0x%x\n",reg_value);
	SET_REG_BIT(reg_value, pmic_mntn->smpl_en_reg.shift, pmic_mntn->smpl_en_reg.mask, pmic_mntn->smpl_en_val);
	hisi_pmic_reg_write(pmic_mntn->smpl_en_reg.addr, reg_value);
	reg_value = hisi_pmic_reg_read(pmic_mntn->smpl_en_reg.addr);
	dev_info(dev,"write reg_value:0x%x\n",reg_value);

	/*Set SMPL effective time*/
	reg_value = hisi_pmic_reg_read(pmic_mntn->smpl_tm_reg.addr);
	SET_REG_BIT(reg_value, pmic_mntn->smpl_tm_reg.shift, pmic_mntn->smpl_tm_reg.mask, pmic_mntn->smpl_tm_val);
	hisi_pmic_reg_write(pmic_mntn->smpl_tm_reg.addr, reg_value);

	return 0;
}

static int hisi_pmic_ocp_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device_node *root = NULL;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	PMIC_EXCH_REG *exch_reg_tmp;
	unsigned int index, bit;
	s32 ret = 0;
	char compatible_string[PMIC_DTS_ATTR_LEN] = {0};

	ret = of_property_read_u32(np, "hisilicon,ocp-reg-num", (u32 *)&pmic_mntn->ocp_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-reg-num attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->ocp_regs = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->ocp_reg_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_regs) {
		dev_err(dev, "[%s]kzalloc ocp_regs buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,ocp-regs", pmic_mntn->ocp_regs, pmic_mntn->ocp_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-regs attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->ocp_exch_desc = (PMIC_EXCH_REG *)devm_kzalloc(dev, sizeof(PMIC_EXCH_REG)*pmic_mntn->ocp_reg_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_exch_desc) {
		dev_err(dev, "[%s]kzalloc ocp_exch_desc buff failed.\n", __func__);
		return -ENOMEM;
	}
	exch_reg_tmp = pmic_mntn->ocp_exch_desc;

	for (index = 0; index < pmic_mntn->ocp_reg_n; index++) {
		snprintf(compatible_string, PMIC_DTS_ATTR_LEN, "hisilicon-pmic-mntn-ocp-reg0x%0x", pmic_mntn->ocp_regs[index]); /*lint !e567 */
		root = of_find_compatible_node(np, NULL, compatible_string);
		if (!root) {
			dev_err(dev, "[%s]no %s root node.\n", __func__, compatible_string);
			return -ENODEV;
		}

		exch_reg_tmp[index].event_bit_name = (char **)devm_kzalloc(dev, pmic_mntn->data_width*sizeof(char *), GFP_KERNEL);
		if (NULL == exch_reg_tmp[index].event_bit_name) {
			dev_err(dev, "[%s]devm_kzalloc event_bit_name error.\n", __func__);
			return -ENOMEM;
		}

		exch_reg_tmp[index].event_ops_reg = (u32 *)devm_kzalloc(dev, pmic_mntn->data_width*sizeof(u32), GFP_KERNEL);
		if (NULL == exch_reg_tmp[index].event_ops_reg) {
			dev_err(dev, "[%s]devm_kzalloc event_ops_reg error.\n", __func__);
			return -ENOMEM;
		}

		exch_reg_tmp[index].check_ocp_num = (u32 *)devm_kzalloc(dev, pmic_mntn->data_width*sizeof(u32), GFP_KERNEL);
		if (NULL == exch_reg_tmp[index].check_ocp_num) {
			dev_err(dev, "[%s]devm_kzalloc check_ocp_num error.\n", __func__);
			return -ENOMEM;
		}

		exch_reg_tmp[index].check_count = (u32 *)devm_kzalloc(dev, pmic_mntn->data_width*sizeof(u32), GFP_KERNEL);
		if (NULL == exch_reg_tmp[index].check_count) {
			dev_err(dev, "[%s]devm_kzalloc check_count error.\n", __func__);
			return -ENOMEM;
		}

		ret = of_property_read_u32(root, "hisilicon,inacceptable-event", (u32 *)&exch_reg_tmp[index].inacceptable_event);
		for (bit = 0; bit < pmic_mntn->data_width; bit++) {
			ret = ret || of_property_read_string_index(root, "hisilicon,event-bit-name",
					bit, (const char **)&exch_reg_tmp[index].event_bit_name[bit]);
		}

		ret = ret || of_property_read_u32(root, "hisilicon,check_ocp_nofify", (u32 *)&exch_reg_tmp[index].check_ocp_nofify);
		if (ret) {
			dev_err(dev, "[%s]read attribute of %s.\n", __func__, compatible_string);
		}

		ret = of_property_read_u32(root, "hisilicon,check_ocp_reset", (u32 *)&exch_reg_tmp[index].check_ocp_reset);
		if (ret) {
			dev_err(dev, "[%s]read attribute of %s.\n", __func__, compatible_string);
		}

		ret = of_property_read_u32_array(root, "hisilicon,check_ocp_num",
				(u32 *)exch_reg_tmp[index].check_ocp_num, pmic_mntn->data_width);

		if (ret) {
			dev_err(dev, "[%s]read attribute of %s.\n", __func__, compatible_string);
		}

		ret = of_property_read_u32_array(root, "hisilicon,event-ops-reg",
				(u32 *)exch_reg_tmp[index].event_ops_reg, pmic_mntn->data_width);

		if (ret) {
			dev_err(dev, "[%s]read attribute of %s.\n", __func__, compatible_string);
			return -ENODEV;
		}
	}

	pmic_mntn->ocp_event_buff = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->ocp_reg_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_event_buff) {
		dev_err(dev, "[%s]kzalloc ocp_event_buff failed.\n", __func__);
		return -ENOMEM;
	}

	hisi_pmic_clear_ocp(pmic_mntn);

	pmic_mntn->ocp_irq = spmi_get_irq_byname(pdev, NULL, "ocp");
	if (pmic_mntn->ocp_irq < 0) {
		dev_err(dev, "[%s] spmi_get_irq_byname ocp failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->ocp_wq = create_singlethread_workqueue("pmu-ocp-wq");
	INIT_WORK(&pmic_mntn->ocp_wk, hisi_pmic_ocp_wq_handler);

	ret = devm_request_irq(dev, pmic_mntn->ocp_irq, hisi_pmic_ocp_irq_handler, IRQF_NO_SUSPEND,
			"pmu-ocp-irq", (void *)pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]request_irq ocp_irq failed.\n", __func__);
		return -ENODEV;
	}

#ifdef CONFIG_HISI_PMIC_DEBUG
	ret = hisi_pmic_mntn_register_notifier(&hisi_pmic_mntn_test_nb);
	if(0 != ret){
		pr_err("%s:hisi pmic mntn test nb register fail!\n",__func__);
	}
#endif
	return 0;
}

static int hisi_pmic_record_mntn_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device_node *root = NULL;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	PMIC_EXCH_REG *exch_reg_tmp;
	unsigned int index, bit;
	s32 ret = 0;
	char compatible_string[PMIC_DTS_ATTR_LEN] = {0};

	ret = of_property_read_u32(np, "hisilicon,record-reg-num", (u32 *)&pmic_mntn->record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get record-reg-num attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->record_regs = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->record_regs) {
		dev_err(dev, "[%s]kzalloc record_regs buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,record-regs", pmic_mntn->record_regs, pmic_mntn->record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get record-regs attribute failed.\n", __func__);
		return -ENODEV;
	}

#if defined (CONFIG_HUAWEI_DSM)
	pmic_mntn->dsm_record_regs_mask = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->dsm_record_regs_mask) {
		dev_err(dev, "[%s]kzalloc dsm_record_regs_mask buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,dsm-record-regs-mask", pmic_mntn->dsm_record_regs_mask, pmic_mntn->record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get hisilicon,dsm-record-regs-mask attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->dsm_ocp_reset_mask = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->dsm_ocp_reset_mask) {
		dev_err(dev, "[%s]kzalloc dsm_ocp_reset_mask buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,dsm-ocp-reset-mask", pmic_mntn->dsm_ocp_reset_mask, pmic_mntn->record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get hisilicon,dsm-ocp-reset-mask attribute failed.\n", __func__);
		return -ENODEV;
	}
	ret = of_property_read_u32(np, "hisilicon,ocp-error-dmd-offset-number", (u32 *)&pmic_mntn->ocp_error_dmd_offset_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-error-dmd-offset-number attribute failed.\n", __func__);
		return -ENODEV;
	}
	pmic_mntn->ocp_error_dmd_offset = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->ocp_error_dmd_offset_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_error_dmd_offset) {
		dev_err(dev, "[%s]kzalloc ocp_error_dmd_offset buffer failed.\n", __func__);
		return -ENOMEM;
	}
	ret = of_property_read_u32_array(np, "hisilicon,ocp-error-dmd-offset", pmic_mntn->ocp_error_dmd_offset, pmic_mntn->ocp_error_dmd_offset_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-error-dmd-offset attribute failed.\n", __func__);
		return -ENODEV;
	}
#endif

	pmic_mntn->record_exch_desc = (PMIC_EXCH_REG *)devm_kzalloc(dev, sizeof(PMIC_EXCH_REG)*pmic_mntn->record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->record_exch_desc) {
		dev_err(dev, "[%s]kzalloc record_exch_desc buff failed.\n", __func__);
		return -ENOMEM;
	}
	exch_reg_tmp = pmic_mntn->record_exch_desc;

	for (index = 0; index < pmic_mntn->record_reg_n; index++) {
		snprintf(compatible_string, PMIC_DTS_ATTR_LEN, "hisilicon-pmic-mntn-record-reg0x%0x", pmic_mntn->record_regs[index]); /*lint !e567 */
		root = of_find_compatible_node(np, NULL, compatible_string);
		if (!root) {
			dev_err(dev, "[%s]no %s root node.\n", __func__, compatible_string);
			return -ENODEV;
		}

		exch_reg_tmp[index].event_bit_name = (char **)devm_kzalloc(dev, pmic_mntn->data_width*sizeof(char *), GFP_KERNEL);
		if (NULL == exch_reg_tmp[index].event_bit_name) {
			dev_err(dev, "[%s]devm_kzalloc event_bit_name error.\n", __func__);
			return -ENOMEM;
		}

		ret = of_property_read_u32(root, "hisilicon,inacceptable-event", (u32 *)&exch_reg_tmp[index].inacceptable_event);
		for (bit = 0; bit < pmic_mntn->data_width; bit++) {
			ret = ret || of_property_read_string_index(root, "hisilicon,event-bit-name",
						bit, (const char **)&exch_reg_tmp[index].event_bit_name[bit]);
		}

		if (ret) {
			dev_err(dev, "[%s]read attribute of %s.\n", __func__, compatible_string);
			return -ENODEV;
		}
	}

	pmic_mntn->record_event_buff = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->record_event_buff) {
		dev_err(dev, "[%s]kzalloc record_event_buff failed.\n", __func__);
		return -ENOMEM;
	}

	return 0;
}

static int hisi_pmu_key_register_record_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	s32 ret = 0;

	ret = of_property_read_u32(np, "hisilicon,pmu-record-reg-num", (u32 *)&pmic_mntn->pmu_record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get hisilicon,pmu-record-reg-num attribute failed.\n", __func__);
		return -ENODEV;
	}

	if (pmic_mntn->pmu_record_reg_n <= 0)
		return ret;

	pmic_mntn->pmu_record_regs = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->pmu_record_reg_n, GFP_KERNEL);
	if (!pmic_mntn->pmu_record_regs) {
		dev_err(dev, "[%s]kzalloc hisilicon,pmu-record-regs buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,pmu-record-regs", pmic_mntn->pmu_record_regs, pmic_mntn->pmu_record_reg_n);
	if (ret) {
		dev_err(dev, "[%s]get hisilicon,pmu-record-regs attribute failed.\n", __func__);
		return -ENODEV;
	}

	return ret;
}

static int hisi_ocp_mold_switch_initial(struct spmi_device *pdev, PMIC_MNTN_DESC *pmic_mntn)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	s32 ret = 0;
	unsigned int i = 0;

	ret = of_property_read_u32(np, "hisilicon,ocp-mold-set-switch", &pmic_mntn->ocp_mold_switch); /*lint !e64 */
	if (ret) {
		dev_err(dev, "[%s]get pmic ocp-mold-set-switch failed.\n", __func__);
		return -ENODEV;
	}

	if (!pmic_mntn->ocp_mold_switch)
		return ret;

	ret = of_property_read_u32(np, "hisilicon,ocp-ctrl-num", (u32 *)&pmic_mntn->ocp_ctrl_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-ctrl-num attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->ocp_ctrl_regs = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->ocp_ctrl_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_ctrl_regs) {
		dev_err(dev, "[%s]kzalloc ocp_ctrl_regs buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,ocp-ctrl-regs", pmic_mntn->ocp_ctrl_regs, pmic_mntn->ocp_ctrl_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-ctrl-regs attribute failed.\n", __func__);
		return -ENODEV;
	}

	pmic_mntn->ocp_ctrl_val = (u32 *)devm_kzalloc(dev, sizeof(u32)*pmic_mntn->ocp_ctrl_n, GFP_KERNEL);
	if (!pmic_mntn->ocp_ctrl_val) {
		dev_err(dev, "[%s]kzalloc ocp_ctrl_regs buffer failed.\n", __func__);
		return -ENOMEM;
	}

	ret = of_property_read_u32_array(np, "hisilicon,ocp-ctrl-value", pmic_mntn->ocp_ctrl_val, pmic_mntn->ocp_ctrl_n);
	if (ret) {
		dev_err(dev, "[%s]get ocp-ctrl-regs attribute failed.\n", __func__);
		return -ENODEV;
	}

	for (i = 0; i < pmic_mntn->ocp_ctrl_n; i++) {
		hisi_pmic_reg_write(pmic_mntn->ocp_ctrl_regs[i], pmic_mntn->ocp_ctrl_val[i]);
	}

	return ret;
}

static struct of_device_id hisi_pmic_mntn_match_tbl[] = {
	{
		.compatible = "hisilicon-hisi-pmic-mntn-spmi",
	},
	{ /* end */ }
};

static int hisi_pmic_mntn_probe(struct spmi_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	PMIC_MNTN_DESC *pmic_mntn = NULL;/*lint !e429*/
	int ret = 0;

	pmic_mntn = (PMIC_MNTN_DESC *)devm_kzalloc(dev, sizeof(*pmic_mntn), GFP_KERNEL);
	if (NULL == pmic_mntn) {
		dev_err(dev, "[%s]devm_kzalloc pmic_mntn err\n", __func__);
		return -ENOMEM;
	}

	pmic_mntn->health = (unsigned int)PMIC_HEALTH_STATUS_NORMAL;

	pmic_mntn->init_log_show = (char *)devm_kzalloc(dev, PMIC_PRINT_BUF_SIZE, GFP_KERNEL);
	if (NULL == pmic_mntn->init_log_show) {
		dev_err(dev, "[%s]devm_kzalloc init_log_show err\n", __func__);
		return -ENOMEM;/*lint !e429*/
	}

	pmic_mntn->irq_log_show = (char *)devm_kzalloc(dev, PMIC_PRINT_BUF_SIZE, GFP_KERNEL);
	if (NULL == pmic_mntn->irq_log_show) {
		dev_err(dev, "[%s]devm_kzalloc irq_log_show err\n", __func__);
		return -ENOMEM;/*lint !e429*/
	}

	ret = of_property_read_u32(np, "hisilicon,data-width", &pmic_mntn->data_width);
	if (ret) {
		dev_err(dev, "[%s]get pmic data-width failed.\n", __func__);
		return -ENODEV;/*lint !e429*/
	}

	ret = hisi_ocp_mold_switch_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_ocp_mold_switch_initial error.\n", __func__);
		return ret;
	}

	ret = hisi_pmu_key_register_record_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmu_key_register_record_initial error.\n", __func__);
		return ret;
	}

	ret = hisi_pmic_otmp_mntn_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_otmp_mntn_initial error.\n", __func__);
		return ret;
	}

	ret = hisi_pmic_smpl_mntn_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_smpl_mntn_initial error.\n", __func__);
		return ret;
	}

	/*just read dtsi vsys_pwroff_abs_pd  property */
	ret = hisi_pmic_vsys_pwroff_abs_pd_mntn_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_vsys_pwroff_abs_pd_mntn_initial error.\n", __func__);
		return ret;
	}

	ret = hisi_pmic_ocp_mntn_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_ocp_mntn_initial error.\n", __func__);
		return ret;
	}

	ret = hisi_pmic_record_mntn_initial(pdev, pmic_mntn);
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_record_mntn_initial error.\n", __func__);
		return ret;
	}

	g_pmic_mntn = pmic_mntn;

	hisi_pmic_record_events(pmic_mntn);

	ret = hisi_pmic_register_special_ocp();
	if (ret) {
		dev_err(dev, "[%s]hisi_pmic_register_special_ocp error.\n", __func__);
		return ret;
	}

	return 0;
}

static int hisi_pmic_mntn_remove(struct spmi_device *pdev)
{
#ifdef CONFIG_HISI_PMIC_DEBUG
	int ret = 0;
	ret = hisi_pmic_mntn_unregister_notifier(&hisi_pmic_mntn_test_nb);
	if( 0 != ret){
		pr_err("%s: hisi pmic mntn test nb unregister fail!\n",__func__);
	}
#endif
	return 0;
}

#ifdef CONFIG_PM
static int hisi_pmic_mntn_suspend(struct spmi_device *pdev, pm_message_t pm)
{
	return 0;
}

static int hisi_pmic_mntn_resume(struct spmi_device *pdev)
{
	return 0;
}
#endif

static struct spmi_driver hisi_pmic_mntn_driver = {
	.driver = {
		.name = "hisilicon-hisi-spmi-pmic-mntn",
		.owner = THIS_MODULE,
		.of_match_table = hisi_pmic_mntn_match_tbl,
	},
	.probe   = hisi_pmic_mntn_probe,
	.remove  = hisi_pmic_mntn_remove,
#ifdef CONFIG_PM
	.suspend = hisi_pmic_mntn_suspend,
	.resume  = hisi_pmic_mntn_resume,
#endif
};

STATIC int __init hisi_pmic_mntn_init(void)
{
	int ret = 0;
	pr_info("\n===============[in %s ]=============\n", __func__);

	ret = spmi_driver_register(&hisi_pmic_mntn_driver);
	if (ret) {
		pr_err("[%s]spmi_driver_register failed \n", __func__);
	}

	return ret;
}

static void __exit hisi_pmic_mntn_exit(void)
{
	spmi_driver_unregister(&hisi_pmic_mntn_driver);
}

module_init(hisi_pmic_mntn_init);
module_exit(hisi_pmic_mntn_exit);

MODULE_DESCRIPTION("HISI SPMI PMU MNTN Driver");
MODULE_LICENSE("GPL V2");

