<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='309' type='void llvm::ScheduleDAGInstrs::buildSchedGraph(AliasAnalysis * AA, llvm::RegPressureTracker * RPTracker = nullptr, llvm::PressureDiffs * PDiffs = nullptr, llvm::LiveIntervals * LIS = nullptr, bool TrackLaneMasks = false)'/>
<use f='llvm/llvm/lib/CodeGen/DFAPacketizer.cpp' l='205' u='c' c='_ZN4llvm20DefaultVLIWScheduler8scheduleEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='305'>/// Builds SUnits for the current region.
    /// If \p RPTracker is non-null, compute register pressure as a side effect.
    /// The DAG builder is an efficient place to do it because it already visits
    /// operands.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='410' u='c' c='_ZN4llvm17SwingSchedulerDAG8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='749' u='c' c='_ZN4llvm13ScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1258' u='c' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1271' u='c' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='393' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='408' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='704' ll='986' type='void llvm::ScheduleDAGInstrs::buildSchedGraph(AliasAnalysis * AA, llvm::RegPressureTracker * RPTracker = nullptr, llvm::PressureDiffs * PDiffs = nullptr, llvm::LiveIntervals * LIS = nullptr, bool TrackLaneMasks = false)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='155' u='c' c='_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_'/>
