{"vcs1":{"timestamp_begin":1747127385.935698607, "rt":8.02, "ut":8.16, "st":0.61}}
{"vcselab":{"timestamp_begin":1747127394.036144135, "rt":0.40, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747127394.492350036, "rt":0.39, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747127385.306359903}
{"VCS_COMP_START_TIME": 1747127385.306359903}
{"VCS_COMP_END_TIME": 1747127395.039551411}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 480956}}
{"vcselab": {"peak_mem": 183884}}
