# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Practica12_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {H:/Practica12/UnidadControl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidadControl
# -- Compiling architecture behavioral of UnidadControl
# vcom -93 -work work {H:/Practica12/DetectorFlanco.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorFlanco
# -- Compiling architecture behavioral of DetectorFlanco
# vcom -93 -work work {H:/Practica12/ContadorMod50M.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ContadorMod50M
# -- Compiling architecture behavioral of ContadorMod50M
# vcom -93 -work work {H:/Practica12/ContadorDescMod10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ContadorDescMod10
# -- Compiling architecture behavioral of ContadorDescMod10
# vcom -93 -work work {H:/Practica12/ContadorDescMod6.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ContadorDescMod6
# -- Compiling architecture behavioral of ContadorDescMod6
# vcom -93 -work work {H:/Practica12/BinA7Seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinA7Seg
# -- Compiling architecture behavioral of BinA7Seg
# vcom -93 -work work {H:/Practica12/Microondas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Microondas
# -- Compiling architecture structural of Microondas
# vcom -93 -work work {H:/Practica12/temporizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity temporizador
# -- Compiling architecture structural of temporizador
# 
# vcom -93 -work work {H:/Practica12/simulation/modelsim/Microondas.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Microondas_vhd_tst
# -- Compiling architecture Microondas_arch of Microondas_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Microondas_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Microondas_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.microondas_vhd_tst(microondas_arch)
# Loading work.microondas(structural)
# Loading work.unidadcontrol(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.temporizador(structural)
# Loading work.contadormod50m(behavioral)
# Loading work.contadordescmod10(behavioral)
# Loading work.contadordescmod6(behavioral)
# Loading work.bina7seg(behavioral)
# Loading work.detectorflanco(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /microondas_vhd_tst/i1/i_temporizador/i_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /microondas_vhd_tst/i1/i_temporizador/i_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /microondas_vhd_tst/i1/i_temporizador/i_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /microondas_vhd_tst/i1/i_temporizador/i_2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /microondas_vhd_tst/i1/i_temporizador/i_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /microondas_vhd_tst/i1/i_temporizador/i_3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /microondas_vhd_tst/i1/i_temporizador/i_5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /microondas_vhd_tst/i1/i_temporizador/i_4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /microondas_vhd_tst/i1/i_temporizador/i_2
# ** Failure: Fin de la simulacion.
#    Time: 123671 ns  Iteration: 0  Process: /microondas_vhd_tst/always File: H:/Practica12/simulation/modelsim/Microondas.vht
# Break in Process always at H:/Practica12/simulation/modelsim/Microondas.vht line 133
# Simulation Breakpoint: Break in Process always at H:/Practica12/simulation/modelsim/Microondas.vht line 133
# MACRO ./Practica12_run_msim_rtl_vhdl.do PAUSED at line 24
