(pcb C:\cygwin\home\hb\workspace\potmux\potmux.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  153670 -114300  130810 -114300  130810 -87630  153670 -87630
            153670 -114300  153670 -114300)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 151130 -91440 front 90 (PN 100n))
      (place C2 133350 -91440 front 90 (PN 100n))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07
      (place P1 142240 -96520 front 0 (PN SOCKET_LEFT))
      (place P3 149860 -96520 front 0 (PN SOCKET_RIGHT))
    )
    (component Discret:R3
      (place R1 147066 -104140 back 90 (PN 4k7))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U1 132080 -93980 front 0 (PN 4052))
      (place U2 144780 -93980 front 0 (PN 4052))
    )
    (component Pin_Headers:Pin_Header_Angled_1x06
      (place P2 135890 -91440 front 90 (PN KEYMAN64))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07
      (outline (path signal 50  -1750 1750  -1750 -17000))
      (outline (path signal 50  1750 1750  1750 -17000))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -17000  1750 -17000))
      (outline (path signal 150  1270 -1270  1270 -16510))
      (outline (path signal 150  1270 -16510  -1270 -16510))
      (outline (path signal 150  -1270 -16510  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
    )
    (image Discret:R3
      (outline (path signal 150  -3810 0  -3302 0))
      (outline (path signal 150  3810 0  3302 0))
      (outline (path signal 150  3302 0  3302 1016))
      (outline (path signal 150  3302 1016  -3302 1016))
      (outline (path signal 150  -3302 1016  -3302 -1016))
      (outline (path signal 150  -3302 -1016  3302 -1016))
      (outline (path signal 150  3302 -1016  3302 0))
      (outline (path signal 150  -3302 508  -2794 1016))
      (pin Round[A]Pad_1397_um 1 -3810 0)
      (pin Round[A]Pad_1397_um 2 3810 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x06
      (outline (path signal 50  -1500 1750  -1500 -14450))
      (outline (path signal 50  10650 1750  10650 -14450))
      (outline (path signal 50  -1500 1750  10650 1750))
      (outline (path signal 50  -1500 -14450  10650 -14450))
      (outline (path signal 150  -1300 1550  -1300 0))
      (outline (path signal 150  0 1550  -1300 1550))
      (outline (path signal 150  4191 127  10033 127))
      (outline (path signal 150  10033 127  10033 -127))
      (outline (path signal 150  10033 -127  4191 -127))
      (outline (path signal 150  4191 -127  4191 0))
      (outline (path signal 150  4191 0  10033 0))
      (outline (path signal 150  1524 254  1143 254))
      (outline (path signal 150  1524 -254  1143 -254))
      (outline (path signal 150  1524 -2286  1143 -2286))
      (outline (path signal 150  1524 -2794  1143 -2794))
      (outline (path signal 150  1524 -4826  1143 -4826))
      (outline (path signal 150  1524 -5334  1143 -5334))
      (outline (path signal 150  1524 -12954  1143 -12954))
      (outline (path signal 150  1524 -12446  1143 -12446))
      (outline (path signal 150  1524 -10414  1143 -10414))
      (outline (path signal 150  1524 -9906  1143 -9906))
      (outline (path signal 150  1524 -7874  1143 -7874))
      (outline (path signal 150  1524 -7366  1143 -7366))
      (outline (path signal 150  1524 1270  4064 1270))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 -1270  1524 -3810))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  4064 -2286  10160 -2286))
      (outline (path signal 150  10160 -2286  10160 -2794))
      (outline (path signal 150  10160 -2794  4064 -2794))
      (outline (path signal 150  4064 -3810  4064 -1270))
      (outline (path signal 150  4064 -1270  4064 1270))
      (outline (path signal 150  10160 -254  4064 -254))
      (outline (path signal 150  10160 254  10160 -254))
      (outline (path signal 150  4064 254  10160 254))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 1270  1524 -1270))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  1524 -8890  1524 -11430))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  4064 -9906  10160 -9906))
      (outline (path signal 150  10160 -9906  10160 -10414))
      (outline (path signal 150  10160 -10414  4064 -10414))
      (outline (path signal 150  4064 -11430  4064 -8890))
      (outline (path signal 150  4064 -13970  4064 -11430))
      (outline (path signal 150  10160 -12954  4064 -12954))
      (outline (path signal 150  10160 -12446  10160 -12954))
      (outline (path signal 150  4064 -12446  10160 -12446))
      (outline (path signal 150  1524 -13970  4064 -13970))
      (outline (path signal 150  1524 -11430  1524 -13970))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  1524 -6350  1524 -8890))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  4064 -7366  10160 -7366))
      (outline (path signal 150  10160 -7366  10160 -7874))
      (outline (path signal 150  10160 -7874  4064 -7874))
      (outline (path signal 150  4064 -8890  4064 -6350))
      (outline (path signal 150  4064 -6350  4064 -3810))
      (outline (path signal 150  10160 -5334  4064 -5334))
      (outline (path signal 150  10160 -4826  10160 -5334))
      (outline (path signal 150  4064 -4826  10160 -4826))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  1524 -3810  1524 -6350))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C2-1 P3-1 R1-1 U1-16 U2-16)
    )
    (net GND
      (pins C1-2 C2-2 P1-7 U1-6 U1-7 U1-8 U2-6 U2-7 U2-8 P2-6)
    )
    (net /POTBX
      (pins P1-1 U2-13)
    )
    (net /POTX
      (pins P1-2 U1-11 U2-11)
    )
    (net /POTY
      (pins P1-3 U1-4 U2-4)
    )
    (net /POTBY
      (pins P1-4 U2-3)
    )
    (net /PA7
      (pins P1-5 U2-9)
    )
    (net /PA6
      (pins P1-6 U1-9)
    )
    (net /A1
      (pins U1-12 U1-15 P2-1)
    )
    (net /A2
      (pins U1-1 U1-2 P2-2)
    )
    (net /B1
      (pins U2-12 U2-15 P2-3)
    )
    (net /B2
      (pins U2-1 U2-2 P2-4)
    )
    (net /~EN
      (pins R1-2 U1-10 U2-10 P2-5)
    )
    (net /POTAY
      (pins P3-4 U1-3)
    )
    (net /POTAX
      (pins P3-7 U1-13)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad14)"
      (pins U2-14)
    )
    (net "Net-(P3-Pad2)"
      (pins P3-2)
    )
    (net "Net-(P3-Pad3)"
      (pins P3-3)
    )
    (net "Net-(P3-Pad5)"
      (pins P3-5)
    )
    (net "Net-(P3-Pad6)"
      (pins P3-6)
    )
    (class kicad_default "" /A1 /A2 /B1 /B2 /PA6 /PA7 /POTAX /POTAY /POTBX
      /POTBY /POTX /POTY /~EN "Net-(P3-Pad2)" "Net-(P3-Pad3)" "Net-(P3-Pad5)"
      "Net-(P3-Pad6)" "Net-(U1-Pad14)" "Net-(U1-Pad5)" "Net-(U2-Pad14)" "Net-(U2-Pad5)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power GND VCC VDD VSS
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 381)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
