Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Jun 15 16:24:21 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file jtag_axi_wrapper_timing_summary_routed.rpt -rpx jtag_axi_wrapper_timing_summary_routed.rpx
| Design       : jtag_axi_wrapper
| Device       : 7z045-ffv900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1946 register/latch pins with no clock driven by root clock pin: jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5774 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.120      -31.065                      6                34489       -1.798       -1.798                      1                34374        0.000        0.000                       0                 17753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
INIT_DIFF_CLK_clk_p                                                                                                                                                                                {0.000 5.000}        10.000          100.000         
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                            {0.000 16.500}       33.000          30.303          
diff_clock_rtl_clk_p                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 5.000}        10.000          100.000         
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 5.120}        10.240          97.656          
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 5.120}        10.240          97.656          
  clkfbout                                                                                                                                                                                         {0.000 5.120}        10.240          97.656          
  sync_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
  user_clk_i                                                                                                                                                                                       {0.000 10.240}       20.480          48.828          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                    7.029        0.000                      0                   12        0.172        0.000                      0                   12        3.358        0.000                       0                    18  
INIT_DIFF_CLK_clk_p                                                                                                                                                                                      7.331        0.000                      0                  524        0.101        0.000                      0                  524        4.358        0.000                       0                   302  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                 29.618        0.000                      0                  707        0.057        0.000                      0                  707       15.732        0.000                       0                   395  
diff_clock_rtl_clk_p                                                                                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                            0.949        0.000                      0                26253        0.056        0.000                      0                26227        0.000        0.000                       0                 13903  
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                                                                                                                                                                        8.592        0.000                       0                     3  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK        7.794        0.000                      0                 1177        0.087        0.000                      0                 1177        4.478        0.000                       0                   607  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    2.120        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           9.169        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             8.017        0.000                      0                   64        0.108        0.000                      0                   64        4.720        0.000                       0                    36  
  user_clk_i                                                                                                                                                                                            16.730        0.000                      0                 4524        0.085        0.000                      0                 4524        9.472        0.000                       0                  2483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
user_clk_i                   clk_out1_jtag_axi_clk_wiz_0       -8.120      -16.224                      2                   44        3.044        0.000                      0                    2  
clk_out1_jtag_axi_clk_wiz_0  user_clk_i                        -5.835      -14.841                      4                   46       -1.798       -1.798                      1                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        INIT_DIFF_CLK_clk_p                                                      INIT_DIFF_CLK_clk_p                                                            7.688        0.000                      0                   49        0.420        0.000                      0                   49  
**async_default**                                                        clk_out1_jtag_axi_clk_wiz_0                                              clk_out1_jtag_axi_clk_wiz_0                                                    5.653        0.000                      0                  796        0.243        0.000                      0                  796  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.082        0.000                      0                  100        0.282        0.000                      0                  100  
**async_default**                                                        user_clk_i                                                               user_clk_i                                                                    18.614        0.000                      0                  188        0.312        0.000                      0                  188  
**default**                                                              clk_out1_jtag_axi_clk_wiz_0                                                                                                                             9.302        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_DIFF_REFCLK1_clk_p
  To Clock:  GT_DIFF_REFCLK1_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y49        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X158Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X158Y49        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.274%)  route 0.595ns (72.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.223     3.985 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.595     4.580    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync2
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y49        FDRE (Setup_fdre_C_D)       -0.019    11.708    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.223ns (27.356%)  route 0.592ns (72.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.223     3.985 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.592     4.577    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y49        FDRE (Setup_fdre_C_D)       -0.008    11.719    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.204ns (28.079%)  route 0.523ns (71.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/Q
                         net (fo=1, routed)           0.523     4.488    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync1
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y49        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.204ns (28.745%)  route 0.506ns (71.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           0.506     4.472    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync5
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y49        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.204ns (29.424%)  route 0.489ns (70.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.489     4.455    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync3
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y49        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.498 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.498    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X158Y49        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    11.690    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.504 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.504    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y49        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.704    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.504 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.504    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X158Y49        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.704    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.244 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.244    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.072    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.244 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.244    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X158Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.072    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.075    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X158Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.075    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X158Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.067    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.371 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.371    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y49        FDRE (Hold_fdre_C_D)         0.087     1.060    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y49        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.371 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.371    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X158Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X158Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.500     0.973    
    SLICE_X158Y49        FDRE (Hold_fdre_C_D)         0.087     1.060    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.091ns (26.276%)  route 0.255ns (73.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.091     1.064 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.255     1.319    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync3
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                         clock pessimism             -0.500     0.973    
    SLICE_X163Y49        FDRE (Hold_fdre_C_D)        -0.004     0.969    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.051%)  route 0.299ns (74.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.100     1.073 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.299     1.372    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism             -0.500     0.973    
    SLICE_X163Y49        FDRE (Hold_fdre_C_D)         0.047     1.020    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.091ns (25.312%)  route 0.269ns (74.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y49        FDRE (Prop_fdre_C_Q)         0.091     1.064 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/Q
                         net (fo=1, routed)           0.269     1.332    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync1
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                         clock pessimism             -0.500     0.973    
    SLICE_X163Y49        FDRE (Hold_fdre_C_D)         0.001     0.974    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_DIFF_REFCLK1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GT_DIFF_REFCLK1_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y1    jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X163Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X163Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X158Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.431ns (18.079%)  route 1.953ns (81.921%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.379     6.891    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X162Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X162Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/C
                         clock pessimism              0.355    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X162Y61        FDCE (Setup_fdce_C_CE)      -0.201    14.222    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.431ns (18.079%)  route 1.953ns (81.921%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.379     6.891    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X162Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X162Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/C
                         clock pessimism              0.355    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X162Y61        FDCE (Setup_fdce_C_CE)      -0.201    14.222    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.431ns (18.776%)  route 1.864ns (81.224%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 14.105 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.291     6.803    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X161Y59        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.358    14.105    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X161Y59        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism              0.379    14.484    
                         clock uncertainty           -0.035    14.449    
    SLICE_X161Y59        FDCE (Setup_fdce_C_CE)      -0.201    14.248    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.431ns (18.839%)  route 1.857ns (81.161%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.283     6.795    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/C
                         clock pessimism              0.404    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X158Y61        FDCE (Setup_fdce_C_CE)      -0.178    14.294    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.431ns (18.839%)  route 1.857ns (81.161%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.283     6.795    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism              0.404    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X158Y61        FDCE (Setup_fdce_C_CE)      -0.178    14.294    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.431ns (19.474%)  route 1.782ns (80.526%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 14.104 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.209     6.720    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X161Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.357    14.104    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X161Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]/C
                         clock pessimism              0.379    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X161Y60        FDCE (Setup_fdce_C_CE)      -0.201    14.247    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.431ns (19.474%)  route 1.782ns (80.526%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 14.104 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.209     6.720    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X160Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.357    14.104    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X160Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                         clock pessimism              0.379    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X160Y60        FDCE (Setup_fdce_C_CE)      -0.178    14.270    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.431ns (19.474%)  route 1.782ns (80.526%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 14.104 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X158Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y61        FDCE (Prop_fdce_C_Q)         0.259     4.766 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/Q
                         net (fo=26, routed)          0.641     5.407    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[6]
    SLICE_X161Y58        LUT4 (Prop_lut4_I0_O)        0.043     5.450 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.489     5.939    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X158Y61        LUT6 (Prop_lut6_I0_O)        0.043     5.982 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.193     6.175    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.251     6.469    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X158Y60        LUT6 (Prop_lut6_I5_O)        0.043     6.512 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.209     6.720    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X160Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.357    14.104    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X160Y60        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/C
                         clock pessimism              0.379    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X160Y60        FDCE (Setup_fdce_C_CE)      -0.178    14.270    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.388ns (17.933%)  route 1.776ns (82.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.484     4.498    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X160Y70        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y70        FDCE (Prop_fdce_C_Q)         0.259     4.757 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/Q
                         net (fo=16, routed)          0.649     5.406    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[2]
    SLICE_X158Y66        LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.491     5.940    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X163Y71        LUT6 (Prop_lut6_I5_O)        0.043     5.983 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.335     6.318    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X163Y71        LUT5 (Prop_lut5_I4_O)        0.043     6.361 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.300     6.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X162Y69        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.351    14.098    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X162Y69        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                         clock pessimism              0.355    14.453    
                         clock uncertainty           -0.035    14.418    
    SLICE_X162Y69        FDCE (Setup_fdce_C_CE)      -0.201    14.217    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.388ns (18.465%)  route 1.713ns (81.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.484     4.498    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X160Y70        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y70        FDCE (Prop_fdce_C_Q)         0.259     4.757 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/Q
                         net (fo=16, routed)          0.649     5.406    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[2]
    SLICE_X158Y66        LUT4 (Prop_lut4_I2_O)        0.043     5.449 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.491     5.940    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X163Y71        LUT6 (Prop_lut6_I5_O)        0.043     5.983 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.335     6.318    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X163Y71        LUT5 (Prop_lut5_I4_O)        0.043     6.361 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.238     6.600    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X162Y71        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.348    14.095    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X162Y71        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/C
                         clock pessimism              0.355    14.450    
                         clock uncertainty           -0.035    14.415    
    SLICE_X162Y71        FDCE (Setup_fdce_C_CE)      -0.201    14.214    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  7.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.647     2.125    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLICE_X148Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y78        FDRE (Prop_fdre_C_Q)         0.118     2.243 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/Q
                         net (fo=1, routed)           0.148     2.392    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg_n_0_[0]
    SLICE_X148Y77        SRLC32E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.866     2.505    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLICE_X148Y77        SRLC32E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
                         clock pessimism             -0.369     2.136    
    SLICE_X148Y77        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.290    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.655     2.133    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y63        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.288    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.382     2.133    
    SLICE_X163Y63        FDRE (Hold_fdre_C_D)         0.047     2.180    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.658     2.136    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLICE_X163Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y59        FDRE (Prop_fdre_C_Q)         0.100     2.236 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.291    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLICE_X163Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/C
                         clock pessimism             -0.383     2.136    
    SLICE_X163Y59        FDRE (Hold_fdre_C_D)         0.047     2.183    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.658     2.136    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/init_clk_n
    SLICE_X163Y58        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y58        FDRE (Prop_fdre_C_Q)         0.100     2.236 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.291    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y58        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/init_clk_n
    SLICE_X163Y58        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg/C
                         clock pessimism             -0.383     2.136    
    SLICE_X163Y58        FDRE (Hold_fdre_C_D)         0.047     2.183    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_txresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.647     2.125    jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/out
    SLICE_X150Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y71        FDRE (Prop_fdre_C_Q)         0.100     2.225 r  jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.285    jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X150Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.867     2.506    jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/out
    SLICE_X150Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/C
                         clock pessimism             -0.381     2.125    
    SLICE_X150Y71        FDRE (Hold_fdre_C_D)         0.047     2.172    jtag_axi_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.646     2.124    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/init_clk_n
    SLICE_X162Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y74        FDRE (Prop_fdre_C_Q)         0.100     2.224 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.284    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X162Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.865     2.504    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/init_clk_n
    SLICE_X162Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/C
                         clock pessimism             -0.380     2.124    
    SLICE_X162Y74        FDRE (Hold_fdre_C_D)         0.047     2.171    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.656     2.134    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLICE_X162Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y62        FDRE (Prop_fdre_C_Q)         0.100     2.234 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.294    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X162Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.877     2.516    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLICE_X162Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/C
                         clock pessimism             -0.382     2.134    
    SLICE_X162Y62        FDRE (Hold_fdre_C_D)         0.047     2.181    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.613%)  route 0.068ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.652     2.130    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X150Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y66        FDRE (Prop_fdre_C_Q)         0.100     2.230 r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/Q
                         net (fo=2, routed)           0.068     2.298    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r[0]
    SLICE_X150Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.872     2.511    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X150Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
                         clock pessimism             -0.381     2.130    
    SLICE_X150Y66        FDRE (Hold_fdre_C_D)         0.047     2.177    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.653     2.131    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y63        FDRE (Prop_fdre_C_Q)         0.118     2.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.304    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.874     2.513    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/C
                         clock pessimism             -0.382     2.131    
    SLICE_X152Y63        FDRE (Hold_fdre_C_D)         0.042     2.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.649     2.127    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLICE_X156Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y71        FDRE (Prop_fdre_C_Q)         0.107     2.234 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.054     2.288    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X156Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.869     2.508    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/init_clk_n
    SLICE_X156Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg/C
                         clock pessimism             -0.381     2.127    
    SLICE_X156Y71        FDRE (Hold_fdre_C_D)         0.023     2.150    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_DIFF_CLK_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INIT_DIFF_CLK_clk_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17      jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/I
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X150Y76       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/gt_reset_i_delayed_r1_reg/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X158Y76       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X158Y76       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X158Y75       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X162Y74       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X162Y74       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg3_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X163Y63       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X158Y66       jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X154Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X148Y77       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X158Y66       jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X158Y66       jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.725ns (21.584%)  route 2.634ns (78.416%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 38.101 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.039     7.108    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X135Y30        LUT5 (Prop_lut5_I0_O)        0.123     7.231 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.523     7.754    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X137Y30        LUT6 (Prop_lut6_I3_O)        0.043     7.797 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.797    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X137Y30        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.056 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.056    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X137Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.109 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.072     9.182    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X132Y33        LUT5 (Prop_lut5_I3_O)        0.043     9.225 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.225    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.469    38.101    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.743    38.844    
                         clock uncertainty           -0.035    38.808    
    SLICE_X132Y33        FDRE (Setup_fdre_C_D)        0.034    38.842    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 29.618    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.413ns (14.175%)  route 2.501ns (85.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.016     7.085    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X132Y30        LUT5 (Prop_lut5_I1_O)        0.123     7.208 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.643     7.852    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X129Y27        LUT4 (Prop_lut4_I1_O)        0.043     7.895 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.328    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X128Y27        LUT6 (Prop_lut6_I5_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.409     8.779    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X130Y28        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X130Y28        FDRE (Setup_fdre_C_R)       -0.304    38.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 29.695    

Slack (MET) :             29.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.725ns (22.443%)  route 2.505ns (77.557%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 38.101 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.039     7.108    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X135Y30        LUT5 (Prop_lut5_I0_O)        0.123     7.231 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.523     7.754    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X137Y30        LUT6 (Prop_lut6_I3_O)        0.043     7.797 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.797    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X137Y30        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.056 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.056    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X137Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.109 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.944     9.053    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X132Y33        LUT5 (Prop_lut5_I3_O)        0.043     9.096 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[1]
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.469    38.101    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.743    38.844    
                         clock uncertainty           -0.035    38.808    
    SLICE_X132Y33        FDRE (Setup_fdre_C_D)        0.034    38.842    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 29.746    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.725ns (22.948%)  route 2.434ns (77.052%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 38.101 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.039     7.108    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X135Y30        LUT5 (Prop_lut5_I0_O)        0.123     7.231 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.523     7.754    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X137Y30        LUT6 (Prop_lut6_I3_O)        0.043     7.797 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.797    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X137Y30        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.056 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.056    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X137Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.109 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.873     8.982    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X132Y33        LUT5 (Prop_lut5_I3_O)        0.043     9.025 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.025    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.469    38.101    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y33        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.743    38.844    
                         clock uncertainty           -0.035    38.808    
    SLICE_X132Y33        FDRE (Setup_fdre_C_D)        0.033    38.841    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.725ns (23.022%)  route 2.424ns (76.978%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 38.100 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.039     7.108    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X135Y30        LUT5 (Prop_lut5_I0_O)        0.123     7.231 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.523     7.754    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X137Y30        LUT6 (Prop_lut6_I3_O)        0.043     7.797 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.797    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X137Y30        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.056 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.056    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X137Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.109 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.863     8.972    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X133Y32        LUT5 (Prop_lut5_I3_O)        0.043     9.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.015    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X133Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.468    38.100    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.743    38.843    
                         clock uncertainty           -0.035    38.807    
    SLICE_X133Y32        FDRE (Setup_fdre_C_D)        0.034    38.841    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                 29.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.656     3.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y27        FDCE (Prop_fdce_C_Q)         0.100     3.117 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     3.216    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X110Y27        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.895     3.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X110Y27        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.610     3.028    
    SLICE_X110Y27        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.160    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.657     3.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDCE (Prop_fdce_C_Q)         0.091     3.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.061     3.169    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.896     3.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.610     3.029    
    SLICE_X110Y28        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     3.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y30        FDCE (Prop_fdce_C_Q)         0.100     3.122 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.176    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X117Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.900     3.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.621     3.022    
    SLICE_X117Y30        FDCE (Hold_fdce_C_D)         0.047     3.069    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X107Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y28        FDCE (Prop_fdce_C_Q)         0.100     3.116 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X107Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.894     3.637    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X107Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.621     3.016    
    SLICE_X107Y28        FDCE (Hold_fdce_C_D)         0.047     3.063    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.656     3.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X117Y25        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y25        FDRE (Prop_fdre_C_Q)         0.100     3.117 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.055     3.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[3]
    SLICE_X117Y25        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.894     3.637    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X117Y25        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                         clock pessimism             -0.620     3.017    
    SLICE_X117Y25        FDRE (Hold_fdre_C_D)         0.044     3.061    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.660     3.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X121Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y27        FDRE (Prop_fdre_C_Q)         0.100     3.121 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     3.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X121Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.899     3.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X121Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.621     3.021    
    SLICE_X121Y27        FDRE (Hold_fdre_C_D)         0.044     3.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.671     3.032    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.100     3.132 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.055     3.186    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.910     3.653    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.621     3.032    
    SLICE_X135Y32        FDRE (Hold_fdre_C_D)         0.044     3.076    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.161%)  route 0.155ns (60.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.657     3.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X112Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDCE (Prop_fdce_C_Q)         0.100     3.118 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.155     3.273    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.896     3.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.609     3.030    
    SLICE_X110Y28        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.849%)  route 0.082ns (39.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.657     3.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X115Y26        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y26        FDRE (Prop_fdre_C_Q)         0.100     3.118 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.082     3.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X114Y26        LUT4 (Prop_lut4_I2_O)        0.028     3.228 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0_n_0
    SLICE_X114Y26        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.895     3.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X114Y26        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.609     3.029    
    SLICE_X114Y26        FDRE (Hold_fdre_C_D)         0.087     3.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.107ns (32.229%)  route 0.225ns (67.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.656     3.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X106Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.107     3.124 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.225     3.349    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.896     3.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y28        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.590     3.049    
    SLICE_X110Y28        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.236    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X117Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X117Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X117Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X114Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X111Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X111Y23  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X117Y23  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y28  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 4.680ns (54.168%)  route 3.960ns (45.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[17])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[17]
                         net (fo=1, routed)           3.960     6.535    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[14]
    SLICE_X131Y204       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X131Y204       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X131Y204       FDRE (Setup_fdre_C_D)       -0.019     7.485    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.223ns (6.122%)  route 3.420ns (93.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.762ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.260    -2.451    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X135Y130       FDSE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y130       FDSE (Prop_fdse_C_Q)         0.223    -2.228 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/Q
                         net (fo=5, routed)           3.420     1.192    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_we
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.405     8.456    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                         clock pessimism             -0.762     7.694    
                         clock uncertainty           -0.074     7.620    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     2.264    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I
  -------------------------------------------------------------------
                         required time                          2.264    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.680ns (55.988%)  route 3.679ns (44.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[9])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[9]
                         net (fo=1, routed)           3.679     6.254    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[22]
    SLICE_X131Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X131Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[22]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X131Y201       FDRE (Setup_fdre_C_D)       -0.019     7.485    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 4.680ns (56.072%)  route 3.666ns (43.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[28])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[28]
                         net (fo=1, routed)           3.666     6.242    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[3]
    SLICE_X130Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X130Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[3]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X130Y201       FDRE (Setup_fdre_C_D)       -0.022     7.482    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 4.680ns (56.534%)  route 3.598ns (43.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[22])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[22]
                         net (fo=1, routed)           3.598     6.174    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[9]
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[9]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X128Y201       FDRE (Setup_fdre_C_D)       -0.019     7.485    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 4.680ns (57.646%)  route 3.439ns (42.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[8])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[8]
                         net (fo=1, routed)           3.439     6.014    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[23]
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[23]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X128Y201       FDRE (Setup_fdre_C_D)       -0.031     7.473    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 4.680ns (59.483%)  route 3.188ns (40.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[30])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[30]
                         net (fo=1, routed)           3.188     5.763    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[1]
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X128Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X128Y201       FDRE (Setup_fdre_C_D)       -0.022     7.482    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 4.680ns (59.615%)  route 3.170ns (40.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[24])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[24]
                         net (fo=1, routed)           3.170     5.746    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[7]
    SLICE_X130Y204       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X130Y204       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[7]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X130Y204       FDRE (Setup_fdre_C_D)       -0.019     7.485    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 4.680ns (60.210%)  route 3.093ns (39.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[15])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[15]
                         net (fo=1, routed)           3.093     5.668    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[16]
    SLICE_X129Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X129Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[16]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X129Y201       FDRE (Setup_fdre_C_D)       -0.019     7.485    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 4.680ns (60.635%)  route 3.038ns (39.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.105ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.606    -2.105    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[31])
                                                      4.680     2.575 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[31]
                         net (fo=1, routed)           3.038     5.614    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[0]
    SLICE_X129Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.246     8.297    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X129Y201       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[0]/C
                         clock pessimism             -0.719     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X129Y201       FDRE (Setup_fdre_C_D)       -0.022     7.482    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.667    -0.615    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X119Y32        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y32        FDRE (Prop_fdre_C_Q)         0.100    -0.515 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.096    -0.419    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X118Y32        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.906    -0.637    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y32        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.033    -0.604    
    SLICE_X118Y32        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.475    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.586    -0.696    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/s_axi_aclk
    SLICE_X91Y72         FDRE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.091    -0.605 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[21]/Q
                         net (fo=1, routed)           0.095    -0.510    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X90Y71         SRLC32E                                      r  jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.806    -0.737    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X90Y71         SRLC32E                                      r  jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.054    -0.683    
    SLICE_X90Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.567    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.277%)  route 0.149ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.655    -0.627    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X94Y37         FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y37         FDRE (Prop_fdre_C_Q)         0.118    -0.509 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][203]/Q
                         net (fo=1, routed)           0.149    -0.361    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][232][5]
    RAMB36_X4Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.927    -0.617    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X4Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.582    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.427    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.747%)  route 0.105ns (51.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.665    -0.617    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X117Y32        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y32        FDRE (Prop_fdre_C_Q)         0.100    -0.517 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X118Y31        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.905    -0.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y31        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.053    -0.585    
    SLICE_X118Y31        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.107ns (48.681%)  route 0.113ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.648    -0.634    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X94Y28         FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.107    -0.527 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][143]/Q
                         net (fo=1, routed)           0.113    -0.414    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][161][1]
    RAMB36_X4Y5          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.917    -0.627    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X4Y5          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.592    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.111    -0.481    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.666    -0.616    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X119Y31        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y31        FDRE (Prop_fdre_C_Q)         0.100    -0.516 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB1
    SLICE_X118Y30        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.904    -0.639    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X118Y30        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.034    -0.605    
    SLICE_X118Y30        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][154]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.611%)  route 0.147ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.649    -0.633    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X94Y29         FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDRE (Prop_fdre_C_Q)         0.118    -0.515 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][154]/Q
                         net (fo=1, routed)           0.147    -0.369    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][25]
    RAMB36_X4Y5          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.917    -0.627    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X4Y5          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.592    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155    -0.437    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][290]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.111%)  route 0.150ns (55.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.616    -0.666    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y50         FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.118    -0.548 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][290]/Q
                         net (fo=1, routed)           0.150    -0.399    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][18]
    RAMB36_X3Y10         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.866    -0.678    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X3Y10         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.054    -0.623    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155    -0.468    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][226]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.657    -0.625    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X94Y40         FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDRE (Prop_fdre_C_Q)         0.118    -0.507 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][226]/Q
                         net (fo=1, routed)           0.150    -0.357    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][232][25]
    RAMB36_X4Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.927    -0.617    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X4Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.582    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155    -0.427    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.277%)  route 0.141ns (60.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.659    -0.623    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X99Y36         FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y36         FDCE (Prop_fdce_C_Q)         0.091    -0.532 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=226, routed)         0.141    -0.391    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/ADDRD4
    SLICE_X100Y36        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.899    -0.644    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/WCLK
    SLICE_X100Y36        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.034    -0.610    
    SLICE_X100Y36        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147    -0.463    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     ICAPE2/CLK            n/a            10.000        10.000      0.000      ICAP_X0Y1           jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X4Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X4Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X4Y7         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X4Y7         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X3Y11        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X3Y11        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X3Y10        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5     jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X102Y77       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X106Y39       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X106Y39       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y31       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y30       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X118Y30       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_jtag_axi_clk_wiz_0
  To Clock:  clkfbout_jtag_axi_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18   jtag_axi_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.661ns (27.312%)  route 1.759ns (72.688%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 12.855 - 10.240 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.489     2.825    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X151Y61        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y61        FDRE (Prop_fdre_C_Q)         0.204     3.029 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/Q
                         net (fo=3, routed)           0.487     3.516    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg__0[9]
    SLICE_X151Y61        LUT6 (Prop_lut6_I4_O)        0.126     3.642 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5/O
                         net (fo=1, routed)           0.431     4.074    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5_n_0
    SLICE_X150Y61        LUT5 (Prop_lut5_I0_O)        0.051     4.125 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_2/O
                         net (fo=4, routed)           0.531     4.655    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_invalid_cnt_equals_zero_i__4
    SLICE_X153Y59        LUT3 (Prop_lut3_I2_O)        0.144     4.799 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_3/O
                         net (fo=1, routed)           0.310     5.109    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_3_n_0
    SLICE_X151Y59        LUT5 (Prop_lut5_I2_O)        0.136     5.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_1/O
                         net (fo=1, routed)           0.000     5.245    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_pulse_i
    SLICE_X151Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.353    12.855    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X151Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
                         clock pessimism              0.187    13.042    
                         clock uncertainty           -0.035    13.007    
    SLICE_X151Y59        FDRE (Setup_fdre_C_D)        0.033    13.040    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.416ns (19.399%)  route 1.728ns (80.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.857 - 10.240 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.667     3.003    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y49        FDRE (Prop_fdre_C_Q)         0.204     3.207 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[27]/Q
                         net (fo=2, routed)           0.835     4.042    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[67]
    SLICE_X156Y49        LUT6 (Prop_lut6_I0_O)        0.126     4.168 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_7/O
                         net (fo=1, routed)           0.344     4.512    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    SLICE_X154Y47        LUT6 (Prop_lut6_I5_O)        0.043     4.555 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_2/O
                         net (fo=1, routed)           0.549     5.104    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT1__20
    SLICE_X151Y51        LUT5 (Prop_lut5_I2_O)        0.043     5.147 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     5.147    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    SLICE_X151Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.355    12.857    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X151Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/C
                         clock pessimism              0.089    12.946    
                         clock uncertainty           -0.035    12.911    
    SLICE_X151Y51        FDRE (Setup_fdre_C_D)        0.034    12.945    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.352ns (15.273%)  route 1.953ns (84.727%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.857 - 10.240 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.495     2.831    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X159Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y55        FDRE (Prop_fdre_C_Q)         0.223     3.054 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           0.725     3.779    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[24]
    SLICE_X157Y54        LUT6 (Prop_lut6_I1_O)        0.043     3.822 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=1, routed)           0.447     4.268    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X155Y54        LUT6 (Prop_lut6_I0_O)        0.043     4.311 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.411     4.722    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X149Y52        LUT2 (Prop_lut2_I0_O)        0.043     4.765 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.370     5.136    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X152Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.355    12.857    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X152Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/C
                         clock pessimism              0.162    13.019    
                         clock uncertainty           -0.035    12.984    
    SLICE_X152Y52        FDRE (Setup_fdre_C_D)        0.011    12.995    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.236ns (11.979%)  route 1.734ns (88.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 13.027 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X148Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y53        FDRE (Prop_fdre_C_Q)         0.236     3.063 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.734     4.797    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.525    13.027    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/C
                         clock pessimism              0.089    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X153Y47        FDRE (Setup_fdre_C_R)       -0.387    12.694    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.236ns (11.979%)  route 1.734ns (88.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 13.027 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X148Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y53        FDRE (Prop_fdre_C_Q)         0.236     3.063 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.734     4.797    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.525    13.027    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]/C
                         clock pessimism              0.089    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X153Y47        FDRE (Setup_fdre_C_R)       -0.387    12.694    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[26]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.236ns (11.979%)  route 1.734ns (88.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 13.027 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X148Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y53        FDRE (Prop_fdre_C_Q)         0.236     3.063 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.734     4.797    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.525    13.027    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[16]/C
                         clock pessimism              0.089    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X153Y47        FDRE (Setup_fdre_C_R)       -0.387    12.694    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[16]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.236ns (11.979%)  route 1.734ns (88.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 13.027 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X148Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y53        FDRE (Prop_fdre_C_Q)         0.236     3.063 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.734     4.797    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.525    13.027    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X153Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/C
                         clock pessimism              0.089    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X153Y47        FDRE (Setup_fdre_C_R)       -0.387    12.694    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.352ns (15.893%)  route 1.863ns (84.107%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 12.857 - 10.240 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.495     2.831    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X159Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y55        FDRE (Prop_fdre_C_Q)         0.223     3.054 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           0.725     3.779    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[24]
    SLICE_X157Y54        LUT6 (Prop_lut6_I1_O)        0.043     3.822 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=1, routed)           0.447     4.268    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X155Y54        LUT6 (Prop_lut6_I0_O)        0.043     4.311 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.411     4.722    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X149Y52        LUT2 (Prop_lut2_I0_O)        0.043     4.765 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.281     5.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X152Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.355    12.857    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X152Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/C
                         clock pessimism              0.162    13.019    
                         clock uncertainty           -0.035    12.984    
    SLICE_X152Y51        FDRE (Setup_fdre_C_D)        0.000    12.984    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.517ns (23.947%)  route 1.642ns (76.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 12.854 - 10.240 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.489     2.825    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X151Y61        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y61        FDRE (Prop_fdre_C_Q)         0.204     3.029 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/Q
                         net (fo=3, routed)           0.487     3.516    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg__0[9]
    SLICE_X151Y61        LUT6 (Prop_lut6_I4_O)        0.126     3.642 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5/O
                         net (fo=1, routed)           0.431     4.074    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5_n_0
    SLICE_X150Y61        LUT5 (Prop_lut5_I0_O)        0.051     4.125 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_2/O
                         net (fo=4, routed)           0.531     4.655    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_invalid_cnt_equals_zero_i__4
    SLICE_X153Y59        LUT3 (Prop_lut3_I0_O)        0.136     4.791 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_1/O
                         net (fo=1, routed)           0.193     4.984    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/next_sync_done_c
    SLICE_X153Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.352    12.854    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X153Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg/C
                         clock pessimism              0.187    13.041    
                         clock uncertainty           -0.035    13.006    
    SLICE_X153Y60        FDRE (Setup_fdre_C_D)       -0.010    12.996    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_reg
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.266ns (15.108%)  route 1.495ns (84.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 12.860 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X151Y59        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y59        FDRE (Prop_fdre_C_Q)         0.223     3.050 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/Q
                         net (fo=2, routed)           0.426     3.476    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/in0
    SLICE_X152Y57        LUT1 (Prop_lut1_I0_O)        0.043     3.519 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1/O
                         net (fo=90, routed)          1.069     4.588    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0
    SLICE_X157Y54        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.358    12.860    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X157Y54        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[11]/C
                         clock pessimism              0.162    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X157Y54        FDRE (Setup_fdre_C_R)       -0.304    12.683    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[11]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.656     1.223    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X157Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y57        FDRE (Prop_fdre_C_Q)         0.100     1.323 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=1, routed)           0.101     1.424    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[14]
    SLICE_X156Y55        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.879     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X156Y55        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
                         clock pessimism             -0.254     1.238    
    SLICE_X156Y55        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.337    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.319%)  route 0.168ns (62.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.657     1.224    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X157Y54        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y54        FDRE (Prop_fdre_C_Q)         0.100     1.324 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/Q
                         net (fo=3, routed)           0.168     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[23]
    SLICE_X156Y54        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.879     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X156Y54        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
                         clock pessimism             -0.257     1.235    
    SLICE_X156Y54        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.389    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.015%)  route 0.113ns (52.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.657     1.224    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X155Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y55        FDRE (Prop_fdre_C_Q)         0.100     1.324 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdatavalid_to_fifo_i_reg/Q
                         net (fo=3, routed)           0.113     1.437    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxdatavalid_to_fifo_i
    SLICE_X154Y55        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.879     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X154Y55        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1/CLK
                         clock pessimism             -0.257     1.235    
    SLICE_X154Y55        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.330    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.657     1.224    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X155Y56        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y56        FDSE (Prop_fdse_C_Q)         0.100     1.324 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[22]/Q
                         net (fo=2, routed)           0.055     1.379    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[54]
    SLICE_X155Y56        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.879     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X155Y56        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]/C
                         clock pessimism             -0.268     1.224    
    SLICE_X155Y56        FDSE (Hold_fdse_C_D)         0.047     1.271    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.657     1.224    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X157Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y56        FDRE (Prop_fdre_C_Q)         0.100     1.324 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/Q
                         net (fo=2, routed)           0.055     1.379    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[55]
    SLICE_X157Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.879     1.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X157Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[55]/C
                         clock pessimism             -0.268     1.224    
    SLICE_X157Y56        FDRE (Hold_fdre_C_D)         0.047     1.271    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.653     1.220    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y60        FDRE (Prop_fdre_C_Q)         0.100     1.320 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg4_reg/Q
                         net (fo=1, routed)           0.058     1.378    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg4_reg_n_0
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.875     1.488    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg/C
                         clock pessimism             -0.268     1.220    
    SLICE_X150Y60        FDRE (Hold_fdre_C_D)         0.049     1.269    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg5_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.651     1.218    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X150Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y63        FDRE (Prop_fdre_C_Q)         0.100     1.318 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/Q
                         net (fo=1, routed)           0.055     1.373    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_reset_r3
    SLICE_X151Y63        LUT2 (Prop_lut2_I1_O)        0.028     1.401 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/FABRIC_PCS_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.401    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset_n_0
    SLICE_X151Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.872     1.485    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X151Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/C
                         clock pessimism             -0.256     1.229    
    SLICE_X151Y63        FDRE (Hold_fdre_C_D)         0.060     1.289    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.656     1.223    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X162Y57        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y57        FDSE (Prop_fdse_C_Q)         0.100     1.323 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[0]/Q
                         net (fo=1, routed)           0.056     1.379    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[32]
    SLICE_X162Y57        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.878     1.491    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X162Y57        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[32]/C
                         clock pessimism             -0.268     1.223    
    SLICE_X162Y57        FDSE (Hold_fdse_C_D)         0.044     1.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.653     1.220    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y60        FDRE (Prop_fdre_C_Q)         0.100     1.320 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.380    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.875     1.488    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLICE_X150Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.268     1.220    
    SLICE_X150Y60        FDRE (Hold_fdre_C_D)         0.047     1.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.651     1.218    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X150Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y63        FDRE (Prop_fdre_C_Q)         0.100     1.318 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.378    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X150Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.872     1.485    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X150Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/C
                         clock pessimism             -0.267     1.218    
    SLICE_X150Y63        FDRE (Hold_fdre_C_D)         0.047     1.265    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         10.240      7.816      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         10.240      8.401      RAMB36_X7Y9         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         10.240      8.831      BUFGCTRL_X0Y1       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X160Y56       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pos_rxdata_from_gtx_i_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y59       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y56       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y56       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y56       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y55       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y59       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X160Y59       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.240      7.816      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.240      8.831      BUFGCTRL_X0Y4       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.240      89.760     MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.240      89.760     MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        8.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.431ns (22.018%)  route 1.526ns (77.982%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 15.659 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.384     7.874    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y68        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.349    15.659    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y68        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.473    16.132    
                         clock uncertainty           -0.063    16.069    
    SLICE_X160Y68        FDRE (Setup_fdre_C_CE)      -0.178    15.891    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.891    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.869%)  route 1.454ns (77.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 15.660 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.311     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.350    15.660    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.473    16.133    
                         clock uncertainty           -0.063    16.070    
    SLICE_X160Y67        FDRE (Setup_fdre_C_CE)      -0.178    15.892    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.869%)  route 1.454ns (77.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 15.660 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.311     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.350    15.660    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.473    16.133    
                         clock uncertainty           -0.063    16.070    
    SLICE_X160Y67        FDRE (Setup_fdre_C_CE)      -0.178    15.892    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.869%)  route 1.454ns (77.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 15.660 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.311     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.350    15.660    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.473    16.133    
                         clock uncertainty           -0.063    16.070    
    SLICE_X160Y67        FDRE (Setup_fdre_C_CE)      -0.178    15.892    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.869%)  route 1.454ns (77.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 15.660 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.311     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.350    15.660    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.473    16.133    
                         clock uncertainty           -0.063    16.070    
    SLICE_X160Y67        FDRE (Setup_fdre_C_CE)      -0.178    15.892    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.859%)  route 1.454ns (77.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.473    16.135    
                         clock uncertainty           -0.063    16.072    
    SLICE_X160Y65        FDRE (Setup_fdre_C_CE)      -0.178    15.894    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.859%)  route 1.454ns (77.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.473    16.135    
                         clock uncertainty           -0.063    16.072    
    SLICE_X160Y65        FDRE (Setup_fdre_C_CE)      -0.178    15.894    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.859%)  route 1.454ns (77.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.473    16.135    
                         clock uncertainty           -0.063    16.072    
    SLICE_X160Y65        FDRE (Setup_fdre_C_CE)      -0.178    15.894    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.431ns (22.859%)  route 1.454ns (77.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.802    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.473    16.135    
                         clock uncertainty           -0.063    16.072    
    SLICE_X160Y65        FDRE (Setup_fdre_C_CE)      -0.178    15.894    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.431ns (23.143%)  route 1.431ns (76.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.486     5.917    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y66        FDRE (Prop_fdre_C_Q)         0.259     6.176 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.369     6.545    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X158Y66        LUT4 (Prop_lut4_I0_O)        0.043     6.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.313     6.900    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X161Y66        LUT5 (Prop_lut5_I4_O)        0.043     6.943 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.230     7.173    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X161Y65        LUT6 (Prop_lut6_I5_O)        0.043     7.216 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.448    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X161Y65        LUT2 (Prop_lut2_I0_O)        0.043     7.491 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.288     7.779    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.496    16.157    
                         clock uncertainty           -0.063    16.094    
    SLICE_X160Y66        FDRE (Setup_fdre_C_CE)      -0.178    15.916    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.916    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  8.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.655     2.494    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y60        FDRE (Prop_fdre_C_Q)         0.100     2.594 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.649    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.877     3.049    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.555     2.494    
    SLICE_X163Y60        FDRE (Hold_fdre_C_D)         0.047     2.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y65        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.652    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.553     2.492    
    SLICE_X162Y65        FDRE (Hold_fdre_C_D)         0.047     2.539    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X158Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y65        FDRE (Prop_fdre_C_Q)         0.118     2.610 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.665    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X158Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X158Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.553     2.492    
    SLICE_X158Y65        FDRE (Hold_fdre_C_D)         0.042     2.534    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.681%)  route 0.105ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y65        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/Q
                         net (fo=1, routed)           0.105     2.697    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_n_0
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                         clock pessimism             -0.521     2.524    
    SLICE_X161Y65        FDRE (Hold_fdre_C_D)         0.038     2.562    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.130ns (52.486%)  route 0.118ns (47.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y65        FDRE (Prop_fdre_C_Q)         0.100     2.592 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/Q
                         net (fo=2, routed)           0.118     2.710    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_n_0
    SLICE_X161Y65        LUT4 (Prop_lut4_I2_O)        0.030     2.740 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.553     2.492    
    SLICE_X161Y65        FDRE (Hold_fdre_C_D)         0.070     2.562    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.645%)  route 0.092ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X158Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y65        FDRE (Prop_fdre_C_Q)         0.107     2.599 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/Q
                         net (fo=1, routed)           0.092     2.691    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X161Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                         clock pessimism             -0.541     2.504    
    SLICE_X161Y65        FDRE (Hold_fdre_C_D)         0.003     2.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y65        FDRE (Prop_fdre_C_Q)         0.091     2.583 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.689    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.553     2.492    
    SLICE_X162Y65        FDRE (Hold_fdre_C_D)         0.006     2.498    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.655     2.494    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y60        FDRE (Prop_fdre_C_Q)         0.091     2.585 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.691    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.877     3.049    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X163Y60        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.555     2.494    
    SLICE_X163Y60        FDRE (Hold_fdre_C_D)         0.006     2.500    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.651     2.490    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y67        FDRE (Prop_fdre_C_Q)         0.118     2.608 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.114     2.722    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X160Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.797 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.797    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_5
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.871     3.043    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism             -0.553     2.490    
    SLICE_X160Y67        FDRE (Hold_fdre_C_D)         0.092     2.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y64        FDRE (Prop_fdre_C_Q)         0.118     2.610 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.115     2.725    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X160Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.800 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.800    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_5
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.554     2.492    
    SLICE_X160Y64        FDRE (Hold_fdre_C_D)         0.092     2.584    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.240      8.831      BUFGCTRL_X0Y2       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X158Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X158Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.700         10.240      9.540      SLICE_X161Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y60       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X158Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X158Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X162Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y66       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y66       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y68       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y66       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y66       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X161Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.931ns (27.138%)  route 2.500ns (72.862%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 26.073 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X147Y46        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y46        FDRE (Prop_fdre_C_Q)         0.223     6.317 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/Q
                         net (fo=3, routed)           1.214     7.531    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[12]
    SLICE_X144Y46        LUT3 (Prop_lut3_I0_O)        0.043     7.574 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.574    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[3]
    SLICE_X144Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.767 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X144Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.820 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.820    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X144Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.873 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X144Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.926 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.927    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X144Y50        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.066 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.371     8.437    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X145Y46        LUT6 (Prop_lut6_I4_O)        0.131     8.568 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.539     9.106    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X145Y48        LUT5 (Prop_lut5_I4_O)        0.043     9.149 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.375     9.525    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.523    26.073    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/C
                         clock pessimism              0.451    26.524    
                         clock uncertainty           -0.069    26.455    
    SLICE_X144Y45        FDRE (Setup_fdre_C_CE)      -0.201    26.254    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.931ns (27.138%)  route 2.500ns (72.862%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 26.073 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X147Y46        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y46        FDRE (Prop_fdre_C_Q)         0.223     6.317 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/Q
                         net (fo=3, routed)           1.214     7.531    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[12]
    SLICE_X144Y46        LUT3 (Prop_lut3_I0_O)        0.043     7.574 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.574    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[3]
    SLICE_X144Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.767 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X144Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.820 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.820    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X144Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.873 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X144Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.926 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.927    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X144Y50        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.066 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.371     8.437    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X145Y46        LUT6 (Prop_lut6_I4_O)        0.131     8.568 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.539     9.106    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X145Y48        LUT5 (Prop_lut5_I4_O)        0.043     9.149 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.375     9.525    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.523    26.073    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/C
                         clock pessimism              0.451    26.524    
                         clock uncertainty           -0.069    26.455    
    SLICE_X144Y45        FDRE (Setup_fdre_C_CE)      -0.201    26.254    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.931ns (27.138%)  route 2.500ns (72.862%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 26.073 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X147Y46        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y46        FDRE (Prop_fdre_C_Q)         0.223     6.317 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[12]/Q
                         net (fo=3, routed)           1.214     7.531    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[12]
    SLICE_X144Y46        LUT3 (Prop_lut3_I0_O)        0.043     7.574 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_1/O
                         net (fo=1, routed)           0.000     7.574    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[3]
    SLICE_X144Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.767 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X144Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.820 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.820    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X144Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.873 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X144Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.926 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.927    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X144Y50        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.066 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.371     8.437    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X145Y46        LUT6 (Prop_lut6_I4_O)        0.131     8.568 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.539     9.106    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X145Y48        LUT5 (Prop_lut5_I4_O)        0.043     9.149 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.375     9.525    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.523    26.073    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/C
                         clock pessimism              0.451    26.524    
                         clock uncertainty           -0.069    26.455    
    SLICE_X144Y45        FDRE (Setup_fdre_C_CE)      -0.201    26.254    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             17.008ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.464%)  route 2.931ns (86.536%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          1.050     9.438    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X147Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.481 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[42]_i_1/O
                         net (fo=1, routed)           0.000     9.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[42]
    SLICE_X147Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X147Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X147Y47        FDRE (Setup_fdre_C_D)        0.033    26.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         26.489    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                 17.008    

Slack (MET) :             17.009ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.456ns (13.464%)  route 2.931ns (86.536%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          1.050     9.438    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X147Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.481 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[41]_i_1/O
                         net (fo=1, routed)           0.000     9.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[41]
    SLICE_X147Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X147Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[41]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X147Y47        FDRE (Setup_fdre_C_D)        0.034    26.490    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[41]
  -------------------------------------------------------------------
                         required time                         26.490    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                 17.009    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.456ns (13.820%)  route 2.843ns (86.180%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          0.963     9.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X149Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[47]_i_1/O
                         net (fo=1, routed)           0.000     9.393    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[47]
    SLICE_X149Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[47]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X149Y47        FDRE (Setup_fdre_C_D)        0.034    26.490    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         26.490    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.456ns (13.822%)  route 2.843ns (86.178%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          0.962     9.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X146Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_1/O
                         net (fo=1, routed)           0.000     9.393    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[55]
    SLICE_X146Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X146Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[55]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X146Y47        FDRE (Setup_fdre_C_D)        0.034    26.490    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         26.490    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.115ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.456ns (13.762%)  route 2.857ns (86.238%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          0.977     9.364    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X148Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.407 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[46]_i_1/O
                         net (fo=1, routed)           0.000     9.407    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[46]
    SLICE_X148Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X148Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[46]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X148Y47        FDRE (Setup_fdre_C_D)        0.066    26.522    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[46]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 17.115    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.456ns (13.795%)  route 2.849ns (86.205%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          0.969     9.356    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X148Y47        LUT6 (Prop_lut6_I2_O)        0.043     9.399 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[45]_i_1/O
                         net (fo=1, routed)           0.000     9.399    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[45]
    SLICE_X148Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X148Y47        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[45]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X148Y47        FDRE (Setup_fdre_C_D)        0.066    26.522    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[45]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.200ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.456ns (14.267%)  route 2.740ns (85.733%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 26.074 - 20.480 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.663     6.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X151Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y41        FDRE (Prop_fdre_C_Q)         0.204     6.298 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[46]/Q
                         net (fo=5, routed)           0.907     7.205    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_13_in
    SLICE_X148Y45        LUT6 (Prop_lut6_I1_O)        0.123     7.328 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26/O
                         net (fo=7, routed)           0.529     7.857    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_26_n_0
    SLICE_X149Y44        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16/O
                         net (fo=2, routed)           0.445     8.345    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_16_n_0
    SLICE_X150Y44        LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_4/O
                         net (fo=56, routed)          0.859     9.247    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[5]
    SLICE_X146Y45        LUT6 (Prop_lut6_I2_O)        0.043     9.290 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[36]_i_1/O
                         net (fo=1, routed)           0.000     9.290    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[36]
    SLICE_X146Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.524    26.074    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X146Y45        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[36]/C
                         clock pessimism              0.451    26.525    
                         clock uncertainty           -0.069    26.456    
    SLICE_X146Y45        FDRE (Setup_fdre_C_D)        0.034    26.490    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         26.490    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 17.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.706     2.545    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X149Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y41        FDRE (Prop_fdre_C_Q)         0.100     2.645 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[24]/Q
                         net (fo=1, routed)           0.055     2.700    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[24]
    SLICE_X148Y41        LUT3 (Prop_lut3_I0_O)        0.028     2.728 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.728    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[24]_i_1__0_n_0
    SLICE_X148Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.948     3.120    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X148Y41        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[24]/C
                         clock pessimism             -0.564     2.556    
    SLICE_X148Y41        FDRE (Hold_fdre_C_D)         0.087     2.643    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.678     2.517    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X137Y44        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y44        FDRE (Prop_fdre_C_Q)         0.100     2.617 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[18]/Q
                         net (fo=1, routed)           0.055     2.672    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[18]
    SLICE_X136Y44        LUT3 (Prop_lut3_I0_O)        0.028     2.700 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[18]_i_1/O
                         net (fo=1, routed)           0.000     2.700    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[18]_i_1_n_0
    SLICE_X136Y44        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.919     3.091    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X136Y44        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[18]/C
                         clock pessimism             -0.563     2.528    
    SLICE_X136Y44        FDRE (Hold_fdre_C_D)         0.087     2.615    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/scrambler_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.157ns (35.941%)  route 0.280ns (64.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.658     2.497    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/out
    SLICE_X161Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/scrambler_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y50        FDRE (Prop_fdre_C_Q)         0.091     2.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/scrambler_reg[32]/Q
                         net (fo=3, routed)           0.280     2.868    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/p_225_in
    SLICE_X163Y47        LUT3 (Prop_lut3_I1_O)        0.066     2.934 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/scrambler[57]_i_2/O
                         net (fo=2, routed)           0.000     2.934    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/tempData0228_out
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.952     3.124    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/out
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[57]/C
                         clock pessimism             -0.361     2.763    
    SLICE_X163Y47        FDRE (Hold_fdre_C_D)         0.068     2.831    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/SCRAMBLED_DATA_OUT_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.710     2.549    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/out
    SLICE_X159Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y47        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/Q
                         net (fo=1, routed)           0.081     2.730    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA[10]
    SLICE_X158Y47        LUT3 (Prop_lut3_I0_O)        0.030     2.760 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_DATA[13]_i_1/O
                         net (fo=1, routed)           0.000     2.760    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_PE_DATA_reg[10]
    SLICE_X158Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.952     3.124    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X158Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/C
                         clock pessimism             -0.564     2.560    
    SLICE_X158Y47        FDRE (Hold_fdre_C_D)         0.096     2.656    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.655     2.494    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/out
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y56        FDRE (Prop_fdre_C_Q)         0.100     2.594 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg4_reg/Q
                         net (fo=1, routed)           0.055     2.649    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg4_reg_n_0
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.877     3.049    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/out
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/C
                         clock pessimism             -0.555     2.494    
    SLICE_X151Y56        FDRE (Hold_fdre_C_D)         0.049     2.543    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.655     2.494    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/MMCM_RESET_reg
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y56        FDRE (Prop_fdre_C_Q)         0.100     2.594 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.649    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.877     3.049    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/MMCM_RESET_reg
    SLICE_X151Y56        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/C
                         clock pessimism             -0.555     2.494    
    SLICE_X151Y56        FDRE (Hold_fdre_C_D)         0.047     2.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.670     2.509    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y39        FDCE (Prop_fdce_C_Q)         0.100     2.609 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.664    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]_0[1]
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.911     3.083    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.574     2.509    
    SLICE_X123Y39        FDCE (Hold_fdce_C_D)         0.047     2.556    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.083ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.670     2.509    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y38        FDCE (Prop_fdce_C_Q)         0.100     2.609 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.664    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]_0[4]
    SLICE_X123Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.911     3.083    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.574     2.509    
    SLICE_X123Y38        FDCE (Hold_fdce_C_D)         0.047     2.556    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.627     2.466    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X143Y55        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y55        FDPE (Prop_fdpe_C_Q)         0.100     2.566 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X143Y55        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.848     3.020    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X143Y55        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.554     2.466    
    SLICE_X143Y55        FDPE (Hold_fdpe_C_D)         0.047     2.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.675     2.514    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X133Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y38        FDCE (Prop_fdce_C_Q)         0.100     2.614 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.669    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]_0[3]
    SLICE_X133Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.916     3.088    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X133Y38        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.574     2.514    
    SLICE_X133Y38        FDCE (Hold_fdce_C_D)         0.047     2.561    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 10.240 }
Period(ns):         20.480
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         20.480      14.276     GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X5Y9         jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X7Y7         jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X6Y7         jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X6Y6         jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X7Y6         jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839         20.480      18.641     RAMB18_X6Y18        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X5Y10        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         20.480      18.641     RAMB36_X7Y9         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X5Y8         jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       20.480      192.880    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X142Y60       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X142Y60       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X140Y58       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X142Y60       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X142Y60       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -8.120ns,  Total Violation      -16.224ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.120ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_out1_jtag_axi_clk_wiz_0 rise@2130.000ns - user_clk_i rise@2129.920ns)
  Data Path Delay:        0.338ns  (logic 0.204ns (60.340%)  route 0.134ns (39.660%))
  Logic Levels:           0  
  Clock Path Skew:        -7.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 2128.566 - 2130.000 ) 
    Source Clock Delay      (SCD):    6.080ns = ( 2136.000 - 2129.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                   2129.920  2129.920 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000  2129.920 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243  2131.163    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2131.256 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441  2132.697    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2132.773 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484  2134.257    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  2134.350 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.649  2135.999    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y24        FDRE (Prop_fdre_C_Q)         0.204  2136.203 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134  2136.337    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                   2130.000  2130.000 r  
    H9                                                0.000  2130.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000  2130.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710  2130.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  2131.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516  2125.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788  2126.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2127.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.515  2128.566    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000  2128.566    
                         clock uncertainty           -0.257  2128.309    
    SLICE_X162Y24        FDRE (Setup_fdre_C_D)       -0.091  2128.218    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                       2128.218    
                         arrival time                       -2136.338    
  -------------------------------------------------------------------
                         slack                                 -8.120    

Slack (VIOLATED) :        -8.104ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_out1_jtag_axi_clk_wiz_0 rise@2130.000ns - user_clk_i rise@2129.920ns)
  Data Path Delay:        0.331ns  (logic 0.204ns (61.569%)  route 0.127ns (38.431%))
  Logic Levels:           0  
  Clock Path Skew:        -7.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2128.567 - 2130.000 ) 
    Source Clock Delay      (SCD):    6.080ns = ( 2136.000 - 2129.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                   2129.920  2129.920 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000  2129.920 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243  2131.163    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2131.256 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441  2132.697    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2132.773 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484  2134.257    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  2134.350 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.649  2135.999    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X161Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y26        FDRE (Prop_fdre_C_Q)         0.204  2136.203 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.127  2136.331    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X160Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                   2130.000  2130.000 r  
    H9                                                0.000  2130.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000  2130.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710  2130.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  2131.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516  2125.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788  2126.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2127.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.516  2128.567    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X160Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000  2128.567    
                         clock uncertainty           -0.257  2128.310    
    SLICE_X160Y26        FDRE (Setup_fdre_C_D)       -0.083  2128.227    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                       2128.227    
                         arrival time                       -2136.331    
  -------------------------------------------------------------------
                         slack                                 -8.104    

Slack (MET) :             9.223ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.686ns  (logic 0.204ns (29.721%)  route 0.482ns (70.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y59                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X145Y59        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.482     0.686    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X144Y59        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X144Y59        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  9.223    

Slack (MET) :             9.238ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.784ns  (logic 0.223ns (28.437%)  route 0.561ns (71.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y61                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X146Y61        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.561     0.784    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X142Y61        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X142Y61        FDCE (Setup_fdce_C_D)        0.022    10.022    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  9.238    

Slack (MET) :             9.271ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.493%)  route 0.465ns (69.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y39                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X123Y39        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.465     0.669    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X122Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X122Y39        FDCE (Setup_fdce_C_D)       -0.060     9.940    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  9.271    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.697ns  (logic 0.259ns (37.165%)  route 0.438ns (62.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y49                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X138Y49        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.438     0.697    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X137Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y49        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.664ns  (logic 0.259ns (38.981%)  route 0.405ns (61.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y40                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X140Y40        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.405     0.664    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X134Y40        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X134Y40        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.655ns  (logic 0.259ns (39.546%)  route 0.396ns (60.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y40                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X140Y40        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.396     0.655    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X134Y40        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X134Y40        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (34.010%)  route 0.433ns (65.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y60                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X145Y60        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.433     0.656    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X144Y61        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X144Y61        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             9.341ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.014%)  route 0.362ns (63.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y44                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X121Y44        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.362     0.566    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X115Y42        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y42        FDCE (Setup_fdce_C_D)       -0.093     9.907    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  9.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.044ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.091ns (53.819%)  route 0.078ns (46.181%))
  Logic Levels:           0  
  Clock Path Skew:        -3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.696     2.535    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y24        FDRE (Prop_fdre_C_Q)         0.091     2.626 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.078     2.704    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.937    -0.606    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    -0.606    
                         clock uncertainty            0.257    -0.349    
    SLICE_X162Y24        FDRE (Hold_fdre_C_D)         0.009    -0.340    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.091ns (56.057%)  route 0.071ns (43.943%))
  Logic Levels:           0  
  Clock Path Skew:        -3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.697     2.536    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X161Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y26        FDRE (Prop_fdre_C_Q)         0.091     2.627 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.071     2.698    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X160Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.938    -0.605    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X160Y26        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    -0.605    
                         clock uncertainty            0.257    -0.348    
    SLICE_X160Y26        FDRE (Hold_fdre_C_D)         0.002    -0.346    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  3.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  user_clk_i

Setup :            4  Failing Endpoints,  Worst Slack       -5.835ns,  Total Violation      -14.841ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.798ns,  Total Violation       -1.798ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.835ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (user_clk_i rise@430.080ns - clk_out1_jtag_axi_clk_wiz_0 rise@430.000ns)
  Data Path Delay:        13.207ns  (logic 0.204ns (1.545%)  route 13.003ns (98.455%))
  Logic Levels:           0  
  Clock Path Skew:        7.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 435.666 - 430.080 ) 
    Source Clock Delay      (SCD):    -2.056ns = ( 427.944 - 430.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    H9                                                0.000   430.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000   430.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806   430.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   431.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639   424.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948   426.196    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   426.289 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.655   427.944    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X163Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y28        FDRE (Prop_fdre_C_Q)         0.204   428.148 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)          13.003   441.151    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X162Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                    430.080   430.080 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000   430.080 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179   431.259    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   431.342 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285   432.627    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   432.700 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367   434.067    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   434.150 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.516   435.666    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X162Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000   435.666    
                         clock uncertainty           -0.257   435.409    
    SLICE_X162Y28        FDRE (Setup_fdre_C_D)       -0.093   435.316    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        435.316    
                         arrival time                        -441.151    
  -------------------------------------------------------------------
                         slack                                 -5.835    

Slack (VIOLATED) :        -3.792ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.080ns  (user_clk_i rise@430.080ns - clk_out1_jtag_axi_clk_wiz_0 rise@430.000ns)
  Data Path Delay:        6.762ns  (logic 0.124ns (1.834%)  route 6.638ns (98.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 432.614 - 430.080 ) 
    Source Clock Delay      (SCD):    -0.607ns = ( 429.393 - 430.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    H9                                                0.000   430.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000   430.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420   430.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   430.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590   427.383 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044   428.427    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   428.457 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.936   429.393    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X146Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y23        FDRE (Prop_fdre_C_Q)         0.124   429.517 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           6.638   436.155    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X147Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                    430.080   430.080 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000   430.080 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541   430.621    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   430.647 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616   431.263    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   431.313 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580   431.893    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   431.919 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.695   432.614    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X147Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.000   432.614    
                         clock uncertainty           -0.257   432.357    
    SLICE_X147Y23        FDRE (Setup_fdre_C_D)        0.006   432.363    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                        432.363    
                         arrival time                        -436.155    
  -------------------------------------------------------------------
                         slack                                 -3.792    

Slack (VIOLATED) :        -3.355ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.080ns  (user_clk_i rise@430.080ns - clk_out1_jtag_axi_clk_wiz_0 rise@430.000ns)
  Data Path Delay:        6.326ns  (logic 0.147ns (2.324%)  route 6.179ns (97.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 432.585 - 430.080 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 429.363 - 430.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    H9                                                0.000   430.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000   430.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420   430.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   430.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590   427.383 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044   428.427    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   428.457 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.906   429.363    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X142Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y24        FDRE (Prop_fdre_C_Q)         0.147   429.510 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           6.179   435.689    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X143Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                    430.080   430.080 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000   430.080 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541   430.621    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   430.647 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616   431.263    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   431.313 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580   431.893    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   431.919 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.666   432.585    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X143Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.000   432.585    
                         clock uncertainty           -0.257   432.328    
    SLICE_X143Y24        FDRE (Setup_fdre_C_D)        0.006   432.334    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                        432.334    
                         arrival time                        -435.689    
  -------------------------------------------------------------------
                         slack                                 -3.355    

Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.080ns  (user_clk_i rise@430.080ns - clk_out1_jtag_axi_clk_wiz_0 rise@430.000ns)
  Data Path Delay:        4.787ns  (logic 0.113ns (2.360%)  route 4.674ns (97.640%))
  Logic Levels:           0  
  Clock Path Skew:        3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 432.615 - 430.080 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 429.394 - 430.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    H9                                                0.000   430.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000   430.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420   430.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   430.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590   427.383 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044   428.427    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   428.457 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.937   429.394    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y24        FDRE (Prop_fdre_C_Q)         0.113   429.507 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           4.674   434.181    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                    430.080   430.080 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000   430.080 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541   430.621    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   430.647 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616   431.263    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   431.313 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580   431.893    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   431.919 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.696   432.615    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000   432.615    
                         clock uncertainty           -0.257   432.358    
    SLICE_X163Y24        FDRE (Setup_fdre_C_D)       -0.036   432.322    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                        432.322    
                         arrival time                        -434.181    
  -------------------------------------------------------------------
                         slack                                 -1.859    

Slack (MET) :             9.202ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.202%)  route 0.568ns (71.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y49                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X133Y49        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.568     0.791    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X137Y46        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y46        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  9.202    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.067%)  route 0.453ns (68.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y38                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X121Y38        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.453     0.657    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X122Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X122Y37        FDCE (Setup_fdce_C_D)       -0.056     9.944    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.603ns  (logic 0.204ns (33.840%)  route 0.399ns (66.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y40                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X135Y40        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.399     0.603    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X135Y36        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X135Y36        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.607%)  route 0.353ns (63.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y61                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X145Y61        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.353     0.557    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X146Y61        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y61        FDCE (Setup_fdce_C_D)       -0.089     9.911    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.622ns  (logic 0.223ns (35.845%)  route 0.399ns (64.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y49                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X134Y49        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.399     0.622    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X135Y47        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X135Y47        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.385ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.804%)  route 0.383ns (63.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y59                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X144Y59        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.383     0.606    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X146Y59        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y59        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  9.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.798ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.162ns (2.697%)  route 5.844ns (97.303%))
  Logic Levels:           0  
  Clock Path Skew:        7.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.080ns
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     0.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.820 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.032    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.949 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.515    -1.434    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X162Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y24        FDRE (Prop_fdre_C_Q)         0.162    -1.272 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           5.844     4.572    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.649     6.080    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X163Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     6.080    
                         clock uncertainty            0.257     6.337    
    SLICE_X163Y24        FDRE (Hold_fdre_C_D)         0.033     6.370    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -6.370    
                         arrival time                           4.572    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.206ns (2.517%)  route 7.977ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        7.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.029ns
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     0.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.820 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.032    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.949 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.465    -1.484    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X142Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y24        FDRE (Prop_fdre_C_Q)         0.206    -1.278 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           7.977     6.699    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X143Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.598     6.029    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X143Y24        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.000     6.029    
                         clock uncertainty            0.257     6.286    
    SLICE_X143Y24        FDRE (Hold_fdre_C_D)         0.108     6.394    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -6.394    
                         arrival time                           6.699    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.178ns (2.001%)  route 8.719ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        7.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.076ns
    Source Clock Delay      (SCD):    -1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     0.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -4.820 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -3.032    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.949 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.512    -1.437    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X146Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y23        FDRE (Prop_fdre_C_Q)         0.178    -1.259 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           8.719     7.460    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X147Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.645     6.076    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X147Y23        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.000     6.076    
                         clock uncertainty            0.257     6.333    
    SLICE_X147Y23        FDRE (Hold_fdre_C_D)         0.108     6.441    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -6.441    
                         arrival time                           7.460    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.091ns (1.297%)  route 6.925ns (98.703%))
  Logic Levels:           0  
  Clock Path Skew:        3.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.128ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.701    -0.581    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X163Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y28        FDRE (Prop_fdre_C_Q)         0.091    -0.490 r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           6.925     6.435    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X162Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.939     3.111    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X162Y28        FDRE                                         r  jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     3.111    
                         clock uncertainty            0.257     3.368    
    SLICE_X162Y28        FDRE (Hold_fdre_C_D)         0.009     3.377    jtag_axi_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           6.435    
  -------------------------------------------------------------------
                         slack                                  3.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.281    14.132    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.281    14.132    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.248    14.165    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.248    14.165    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.248    14.165    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.370ns (19.110%)  route 1.566ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.017     6.443    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y76        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.346    14.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X158Y76        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.355    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X158Y76        FDCE (Recov_fdce_C_CLR)     -0.248    14.165    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.370ns (21.049%)  route 1.388ns (78.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 14.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.839     6.265    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X159Y75        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.345    14.092    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X159Y75        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.355    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X159Y75        FDCE (Recov_fdce_C_CLR)     -0.306    14.106    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.370ns (21.083%)  route 1.385ns (78.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.836     6.262    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X162Y70        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.350    14.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X162Y70        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.355    14.452    
                         clock uncertainty           -0.035    14.417    
    SLICE_X162Y70        FDCE (Recov_fdce_C_CLR)     -0.306    14.111    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.370ns (21.083%)  route 1.385ns (78.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.836     6.262    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X162Y70        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.350    14.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X162Y70        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/C
                         clock pessimism              0.355    14.452    
                         clock uncertainty           -0.035    14.417    
    SLICE_X162Y70        FDCE (Recov_fdce_C_CLR)     -0.306    14.111    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.370ns (21.108%)  route 1.383ns (78.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.493     4.507    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X154Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y62        FDRE (Prop_fdre_C_Q)         0.236     4.743 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     5.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X157Y64        LUT3 (Prop_lut3_I2_O)        0.134     5.426 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.834     6.260    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X163Y70        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.350    14.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X163Y70        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.355    14.452    
                         clock uncertainty           -0.035    14.417    
    SLICE_X163Y70        FDCE (Recov_fdce_C_CLR)     -0.306    14.111    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  7.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.638%)  route 0.267ns (69.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.267     2.517    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X163Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X163Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X163Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.118ns (30.472%)  route 0.269ns (69.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.269     2.520    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X162Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X162Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X162Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.118ns (30.472%)  route 0.269ns (69.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.269     2.520    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X162Y64        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X162Y64        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.349     2.166    
    SLICE_X162Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.118ns (27.950%)  route 0.304ns (72.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.304     2.554    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X160Y61        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.879     2.518    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X160Y61        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg/C
                         clock pessimism             -0.369     2.149    
    SLICE_X160Y61        FDCE (Remov_fdce_C_CLR)     -0.050     2.099    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.118ns (24.653%)  route 0.361ns (75.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X158Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y66        FDRE (Prop_fdre_C_Q)         0.118     2.250 f  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.361     2.611    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X162Y63        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         0.876     2.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLICE_X162Y63        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.349     2.166    
    SLICE_X162Y63        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.266ns (6.754%)  route 3.673ns (93.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.315     1.820    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X95Y42         FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.454     8.505    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X95Y42         FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.745     7.760    
                         clock uncertainty           -0.074     7.686    
    SLICE_X95Y42         FDCE (Recov_fdce_C_CLR)     -0.212     7.474    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDCE (Recov_fdce_C_CLR)     -0.212     7.464    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDCE (Recov_fdce_C_CLR)     -0.212     7.464    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.266ns (6.754%)  route 3.673ns (93.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.315     1.820    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_rst_ff3_reg
    SLICE_X95Y42         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.454     8.505    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/aclk
    SLICE_X95Y42         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.745     7.760    
                         clock uncertainty           -0.074     7.686    
    SLICE_X95Y42         FDPE (Recov_fdpe_C_PRE)     -0.178     7.508    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.266ns (6.754%)  route 3.673ns (93.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.315     1.820    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_rst_ff3_reg
    SLICE_X95Y42         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.454     8.505    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/aclk
    SLICE_X95Y42         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.745     7.760    
                         clock uncertainty           -0.074     7.686    
    SLICE_X95Y42         FDPE (Recov_fdpe_C_PRE)     -0.178     7.508    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDPE (Recov_fdpe_C_PRE)     -0.178     7.498    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDPE (Recov_fdpe_C_PRE)     -0.178     7.498    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDPE (Recov_fdpe_C_PRE)     -0.178     7.498    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.266ns (6.815%)  route 3.637ns (93.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.280     1.785    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X92Y41         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X92Y41         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X92Y41         FDPE (Recov_fdpe_C_PRE)     -0.178     7.498    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.266ns (6.819%)  route 3.635ns (93.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.593    -2.118    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X63Y41         FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDSE (Prop_fdse_C_Q)         0.223    -1.895 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.538    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.043    -1.495 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.278     1.783    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rst_ff3_reg
    SLICE_X93Y41         FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    10.710 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.696    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.180 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     6.968    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.051 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       1.444     8.495    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aclk
    SLICE_X93Y41         FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.745     7.750    
                         clock uncertainty           -0.074     7.676    
    SLICE_X93Y41         FDPE (Recov_fdpe_C_PRE)     -0.178     7.498    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                  5.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.928%)  route 0.320ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.630    -0.652    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X138Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y51        FDRE (Prop_fdre_C_Q)         0.118    -0.534 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=74, routed)          0.320    -0.214    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X137Y48        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.922    -0.621    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X137Y48        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
                         clock pessimism              0.233    -0.388    
    SLICE_X137Y48        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.724%)  route 0.097ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.603    -0.679    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y78        FDPE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDPE (Prop_fdpe_C_Q)         0.100    -0.579 f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.097    -0.482    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y77        FDCE                                         f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.821    -0.722    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y77        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.054    -0.668    
    SLICE_X105Y77        FDCE (Remov_fdce_C_CLR)     -0.069    -0.737    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.724%)  route 0.097ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.603    -0.679    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y78        FDPE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDPE (Prop_fdpe_C_Q)         0.100    -0.579 f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.097    -0.482    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y77        FDCE                                         f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.821    -0.722    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y77        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.054    -0.668    
    SLICE_X105Y77        FDCE (Remov_fdce_C_CLR)     -0.069    -0.737    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.724%)  route 0.097ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.603    -0.679    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y78        FDPE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDPE (Prop_fdpe_C_Q)         0.100    -0.579 f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.097    -0.482    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y77        FDCE                                         f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.821    -0.722    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y77        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.054    -0.668    
    SLICE_X105Y77        FDCE (Remov_fdce_C_CLR)     -0.069    -0.737    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.724%)  route 0.097ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.603    -0.679    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y78        FDPE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDPE (Prop_fdpe_C_Q)         0.100    -0.579 f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.097    -0.482    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y77        FDCE                                         f  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=13901, routed)       0.821    -0.722    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y77        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.054    -0.668    
    SLICE_X105Y77        FDCE (Remov_fdce_C_CLR)     -0.069    -0.737    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.370ns (14.135%)  route 2.248ns (85.865%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.293     8.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X128Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X128Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X128Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.370ns (14.135%)  route 2.248ns (85.865%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.293     8.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X128Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X128Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X128Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.370ns (14.135%)  route 2.248ns (85.865%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.293     8.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X128Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X128Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X128Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.370ns (14.135%)  route 2.248ns (85.865%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.293     8.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X128Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X128Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X128Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.370ns (14.135%)  route 2.248ns (85.865%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.293     8.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X128Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X128Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X128Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.370ns (14.146%)  route 2.246ns (85.854%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     8.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X129Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X129Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 30.084    

Slack (MET) :             30.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.370ns (14.146%)  route 2.246ns (85.854%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     8.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X129Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X129Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 30.084    

Slack (MET) :             30.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.370ns (14.146%)  route 2.246ns (85.854%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     8.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X129Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X129Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 30.084    

Slack (MET) :             30.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.370ns (14.146%)  route 2.246ns (85.854%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     8.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X129Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X129Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 30.084    

Slack (MET) :             30.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.370ns (14.146%)  route 2.246ns (85.854%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 38.093 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y32        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y32        FDRE (Prop_fdre_C_Q)         0.204     6.070 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.502     7.572    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X131Y30        LUT4 (Prop_lut4_I1_O)        0.123     7.695 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     8.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X131Y28        LUT1 (Prop_lut1_I0_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     8.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X129Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.461    38.093    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X129Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.720    38.813    
                         clock uncertainty           -0.035    38.777    
    SLICE_X129Y27        FDCE (Recov_fdce_C_CLR)     -0.212    38.565    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 30.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.659     3.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X120Y26        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y26        FDPE (Prop_fdpe_C_Q)         0.091     3.111 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     3.205    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X120Y27        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.899     3.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X120Y27        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.609     3.033    
    SLICE_X120Y27        FDPE (Remov_fdpe_C_PRE)     -0.110     2.923    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y29        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X122Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDCE (Remov_fdce_C_CLR)     -0.050     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y29        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X122Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDCE (Remov_fdce_C_CLR)     -0.050     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y29        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X122Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDCE (Remov_fdce_C_CLR)     -0.050     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y29        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X122Y29        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDPE (Remov_fdpe_C_PRE)     -0.052     3.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y29        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X122Y29        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDPE (Remov_fdpe_C_PRE)     -0.052     3.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X122Y29        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X122Y29        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDPE (Remov_fdpe_C_PRE)     -0.052     3.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.075%)  route 0.202ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X122Y29        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.902     3.645    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X122Y29        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.590     3.055    
    SLICE_X122Y29        FDPE (Remov_fdpe_C_PRE)     -0.052     3.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.674%)  route 0.188ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     3.310    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X117Y30        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.900     3.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.590     3.053    
    SLICE_X117Y30        FDCE (Remov_fdce_C_CLR)     -0.069     2.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.674%)  route 0.188ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.661     3.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X121Y28        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y28        FDPE (Prop_fdpe_C_Q)         0.100     3.122 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     3.310    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X117Y30        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.900     3.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.590     3.053    
    SLICE_X117Y30        FDCE (Remov_fdce_C_CLR)     -0.069     2.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       18.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.236ns (15.986%)  route 1.240ns (84.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 26.017 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.240     7.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.467    26.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.474    26.491    
                         clock uncertainty           -0.069    26.422    
    SLICE_X123Y39        FDCE (Recov_fdce_C_CLR)     -0.295    26.127    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         26.127    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.236ns (16.089%)  route 1.231ns (83.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 26.016 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.231     7.504    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y37        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.466    26.016    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.474    26.490    
                         clock uncertainty           -0.069    26.421    
    SLICE_X123Y37        FDCE (Recov_fdce_C_CLR)     -0.295    26.126    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         26.126    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.236ns (16.089%)  route 1.231ns (83.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 26.016 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.231     7.504    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y37        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.466    26.016    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.474    26.490    
                         clock uncertainty           -0.069    26.421    
    SLICE_X123Y37        FDCE (Recov_fdce_C_CLR)     -0.295    26.126    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         26.126    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.236ns (16.089%)  route 1.231ns (83.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 26.016 - 20.480 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.606     6.037    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X122Y40        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y40        FDRE (Prop_fdre_C_Q)         0.236     6.273 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.231     7.504    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X123Y37        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        1.466    26.016    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X123Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                         clock pessimism              0.474    26.490    
                         clock uncertainty           -0.069    26.421    
    SLICE_X123Y37        FDCE (Recov_fdce_C_CLR)     -0.295    26.126    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         26.126    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 18.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.091ns (19.269%)  route 0.381ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.628     2.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X141Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_fdre_C_Q)         0.091     2.558 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          0.381     2.939    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X139Y47        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.921     3.093    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X139Y47        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.361     2.732    
    SLICE_X139Y47        FDCE (Remov_fdce_C_CLR)     -0.105     2.627    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.091ns (19.269%)  route 0.381ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.628     2.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X141Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_fdre_C_Q)         0.091     2.558 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          0.381     2.939    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X139Y47        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.921     3.093    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X139Y47        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.361     2.732    
    SLICE_X139Y47        FDCE (Remov_fdce_C_CLR)     -0.105     2.627    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.091ns (17.958%)  route 0.416ns (82.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.628     2.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X141Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_fdre_C_Q)         0.091     2.558 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          0.416     2.974    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X138Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.921     3.093    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X138Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism             -0.361     2.732    
    SLICE_X138Y49        FDCE (Remov_fdce_C_CLR)     -0.086     2.646    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.091ns (17.958%)  route 0.416ns (82.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.628     2.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X141Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_fdre_C_Q)         0.091     2.558 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          0.416     2.974    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X138Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.921     3.093    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X138Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.361     2.732    
    SLICE_X138Y49        FDCE (Remov_fdce_C_CLR)     -0.086     2.646    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.091ns (17.958%)  route 0.416ns (82.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.628     2.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X141Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_fdre_C_Q)         0.091     2.558 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          0.416     2.974    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X138Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.921     3.093    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X138Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                         clock pessimism             -0.361     2.732    
    SLICE_X138Y49        FDCE (Remov_fdce_C_CLR)     -0.086     2.646    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.293%)  route 0.153ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.654     2.493    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X145Y55        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y55        FDPE (Prop_fdpe_C_Q)         0.091     2.584 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.153     2.737    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X145Y58        FDPE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.875     3.047    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axi_c2c_phy_clk
    SLICE_X145Y58        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.541     2.506    
    SLICE_X145Y58        FDPE (Remov_fdpe_C_PRE)     -0.110     2.396    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.293%)  route 0.153ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.654     2.493    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X145Y55        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y55        FDPE (Prop_fdpe_C_Q)         0.091     2.584 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.153     2.737    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X145Y58        FDPE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.875     3.047    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axi_c2c_phy_clk
    SLICE_X145Y58        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.541     2.506    
    SLICE_X145Y58        FDPE (Remov_fdpe_C_PRE)     -0.110     2.396    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.498%)  route 0.205ns (63.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.677     2.516    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X138Y38        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y38        FDRE (Prop_fdre_C_Q)         0.118     2.634 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.205     2.839    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X136Y37        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.915     3.087    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X136Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.541     2.546    
    SLICE_X136Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.496    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.498%)  route 0.205ns (63.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.677     2.516    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X138Y38        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y38        FDRE (Prop_fdre_C_Q)         0.118     2.634 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.205     2.839    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X136Y37        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.915     3.087    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X136Y37        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
                         clock pessimism             -0.541     2.546    
    SLICE_X136Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.496    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.414%)  route 0.252ns (71.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.674     2.513    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X129Y38        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y38        FDPE (Prop_fdpe_C_Q)         0.100     2.613 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.252     2.865    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X136Y39        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=2481, routed)        0.917     3.089    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X136Y39        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism             -0.541     2.548    
    SLICE_X136Y39        FDCE (Remov_fdce_C_CLR)     -0.050     2.498    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.302ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.346%)  route 0.466ns (67.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X101Y76        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.466     0.689    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X99Y76         FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y76         FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.797%)  route 0.273ns (57.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X101Y76        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.273     0.477    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y77        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y77        FDCE (Setup_fdce_C_D)       -0.089     9.911    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.542%)  route 0.278ns (55.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X101Y76        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.278     0.501    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X101Y74        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y74        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.490    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.518ns  (logic 0.223ns (43.071%)  route 0.295ns (56.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X101Y76        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.295     0.518    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X100Y74        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y74        FDCE (Setup_fdce_C_D)        0.021    10.021    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.204ns (52.850%)  route 0.182ns (47.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X101Y76        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.182     0.386    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X101Y75        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y75        FDCE (Setup_fdce_C_D)       -0.092     9.908    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.522    





