Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2232
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008399419602937996
power__switching__total,0.00018687680130824447
power__leakage__total,6.134130785540037E-7
power__total,0.0010274321539327502
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2553991257437523
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25555103201339285
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13637136250681262
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.229783976128427
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.136371
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2623345226412784
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2623345226412784
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6684563647366956
timing__setup__ws__corner:nom_slow_1p08V_125C,12.12157253325923
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.668456
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25806807421485856
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25806807421485856
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32727921299396184
timing__setup__ws__corner:nom_typ_1p20V_25C,13.47690353016515
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.327279
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2553991257437523
clock__skew__worst_setup,0.25555103201339285
timing__hold__ws,0.13637136250681262
timing__setup__ws,12.12157253325923
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.136371
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1312
design__instance__area__stdcell,23218.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.802269
design__instance__utilization__stdcell,0.802269
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,31
design__instance__area__class:inverter,175.997
design__instance__count__class:sequential_cell,175
design__instance__area__class:sequential_cell,8623.84
design__instance__count__class:multi_input_combinational_cell,759
design__instance__area__class:multi_input_combinational_cell,8340.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,282
design__instance__area__class:timing_repair_buffer,4833.56
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31799.1
design__violations,0
design__instance__count__class:clock_buffer,50
design__instance__area__class:clock_buffer,1163.03
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,200
global_route__vias,8769
global_route__wirelength,52838
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1315
route__net__special,2
route__drc_errors__iter:0,366
route__wirelength__iter:0,34767
route__drc_errors__iter:1,74
route__wirelength__iter:1,34486
route__drc_errors__iter:2,70
route__wirelength__iter:2,34490
route__drc_errors__iter:3,0
route__wirelength__iter:3,34470
route__drc_errors,0
route__wirelength,34470
route__vias,7574
route__vias__singlecut,7574
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,420.93
design__instance__count__class:fill_cell,920
design__instance__area__class:fill_cell,5722.62
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19972
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000283322
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000258937
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000151768
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000258937
design_powergrid__voltage__worst,0.000258937
design_powergrid__voltage__worst__net:VPWR,1.19972
design_powergrid__drop__worst,0.000283322
design_powergrid__drop__worst__net:VPWR,0.000283322
design_powergrid__voltage__worst__net:VGND,0.000258937
design_powergrid__drop__worst__net:VGND,0.000258937
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001540000000000000027720881146109377368702553212642669677734375
ir__drop__worst,0.0002829999999999999941817374615737890053424052894115447998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
