ModuleName TimeControl
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 26
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 208 ,X2: 304 ,Y2: 208
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 224 ,X2: 304 ,Y2: 224
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 240 ,X2: 304 ,Y2: 240
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 256 ,X2: 304 ,Y2: 256
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 600 ,Y1: 208 ,X2: 632 ,Y2: 208
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 600 ,Y1: 224 ,X2: 632 ,Y2: 224
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 600 ,Y1: 240 ,X2: 632 ,Y2: 240
End
Branches
End
End
Ports
Port Left: 192 Top: 240 ,Orientation: 0
Portname: SW_F1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 256 ,Orientation: 0
Portname: SW_F2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 224 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 632 Top: 240 ,Orientation: 0
Portname: TIME_SEC ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 632 Top: 224 ,Orientation: 0
Portname: TIME_HOUR ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 208 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 632 Top: 208 ,Orientation: 0
Portname: TIME_MIN ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 328 Top: 200
Name: s0
LibraryName: (NoLibraryName)
IpName: AlarmControlnstance
SymbolParameters
End
End
Texts
End
Links
End
