
testnuc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ccc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013930  08009ea0  08009ea0  0000aea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d7d0  0801d7d0  0001f1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801d7d0  0801d7d0  0001e7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d7d8  0801d7d8  0001f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d7d8  0801d7d8  0001e7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d7dc  0801d7dc  0001e7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801d7e0  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020c0  200001d4  0801d9b4  0001f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002294  0801d9b4  0001f294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a27  00000000  00000000  0001f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002caf  00000000  00000000  00031c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  000348e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c4a  00000000  00000000  000359b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002495e  00000000  00000000  000365fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001451f  00000000  00000000  0005af58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e27b1  00000000  00000000  0006f477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  00151c28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056d8  00000000  00000000  00151cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  001573b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003463  00000000  00000000  00157402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  0015a865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009e84 	.word	0x08009e84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009e84 	.word	0x08009e84

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_ldivmod>:
 8000d48:	b97b      	cbnz	r3, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4a:	b972      	cbnz	r2, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bfbe      	ittt	lt
 8000d50:	2000      	movlt	r0, #0
 8000d52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d56:	e006      	blt.n	8000d66 <__aeabi_ldivmod+0x1e>
 8000d58:	bf08      	it	eq
 8000d5a:	2800      	cmpeq	r0, #0
 8000d5c:	bf1c      	itt	ne
 8000d5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d62:	f04f 30ff 	movne.w	r0, #4294967295
 8000d66:	f000 b9b5 	b.w	80010d4 <__aeabi_idiv0>
 8000d6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d72:	2900      	cmp	r1, #0
 8000d74:	db09      	blt.n	8000d8a <__aeabi_ldivmod+0x42>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	db1a      	blt.n	8000db0 <__aeabi_ldivmod+0x68>
 8000d7a:	f000 f84d 	bl	8000e18 <__udivmoddi4>
 8000d7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d86:	b004      	add	sp, #16
 8000d88:	4770      	bx	lr
 8000d8a:	4240      	negs	r0, r0
 8000d8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db1b      	blt.n	8000dcc <__aeabi_ldivmod+0x84>
 8000d94:	f000 f840 	bl	8000e18 <__udivmoddi4>
 8000d98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000da0:	b004      	add	sp, #16
 8000da2:	4240      	negs	r0, r0
 8000da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da8:	4252      	negs	r2, r2
 8000daa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dae:	4770      	bx	lr
 8000db0:	4252      	negs	r2, r2
 8000db2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db6:	f000 f82f 	bl	8000e18 <__udivmoddi4>
 8000dba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc2:	b004      	add	sp, #16
 8000dc4:	4240      	negs	r0, r0
 8000dc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dca:	4770      	bx	lr
 8000dcc:	4252      	negs	r2, r2
 8000dce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dd2:	f000 f821 	bl	8000e18 <__udivmoddi4>
 8000dd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dde:	b004      	add	sp, #16
 8000de0:	4252      	negs	r2, r2
 8000de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_uldivmod>:
 8000de8:	b953      	cbnz	r3, 8000e00 <__aeabi_uldivmod+0x18>
 8000dea:	b94a      	cbnz	r2, 8000e00 <__aeabi_uldivmod+0x18>
 8000dec:	2900      	cmp	r1, #0
 8000dee:	bf08      	it	eq
 8000df0:	2800      	cmpeq	r0, #0
 8000df2:	bf1c      	itt	ne
 8000df4:	f04f 31ff 	movne.w	r1, #4294967295
 8000df8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dfc:	f000 b96a 	b.w	80010d4 <__aeabi_idiv0>
 8000e00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e08:	f000 f806 	bl	8000e18 <__udivmoddi4>
 8000e0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e14:	b004      	add	sp, #16
 8000e16:	4770      	bx	lr

08000e18 <__udivmoddi4>:
 8000e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e1c:	9d08      	ldr	r5, [sp, #32]
 8000e1e:	460c      	mov	r4, r1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d14e      	bne.n	8000ec2 <__udivmoddi4+0xaa>
 8000e24:	4694      	mov	ip, r2
 8000e26:	458c      	cmp	ip, r1
 8000e28:	4686      	mov	lr, r0
 8000e2a:	fab2 f282 	clz	r2, r2
 8000e2e:	d962      	bls.n	8000ef6 <__udivmoddi4+0xde>
 8000e30:	b14a      	cbz	r2, 8000e46 <__udivmoddi4+0x2e>
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	4091      	lsls	r1, r2
 8000e38:	fa20 f303 	lsr.w	r3, r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	4319      	orrs	r1, r3
 8000e42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f f68c 	uxth.w	r6, ip
 8000e4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e56:	fb07 1114 	mls	r1, r7, r4, r1
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb04 f106 	mul.w	r1, r4, r6
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d90a      	bls.n	8000e7c <__udivmoddi4+0x64>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e6e:	f080 8112 	bcs.w	8001096 <__udivmoddi4+0x27e>
 8000e72:	4299      	cmp	r1, r3
 8000e74:	f240 810f 	bls.w	8001096 <__udivmoddi4+0x27e>
 8000e78:	3c02      	subs	r4, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1a59      	subs	r1, r3, r1
 8000e7e:	fa1f f38e 	uxth.w	r3, lr
 8000e82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e86:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e8e:	fb00 f606 	mul.w	r6, r0, r6
 8000e92:	429e      	cmp	r6, r3
 8000e94:	d90a      	bls.n	8000eac <__udivmoddi4+0x94>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e9e:	f080 80fc 	bcs.w	800109a <__udivmoddi4+0x282>
 8000ea2:	429e      	cmp	r6, r3
 8000ea4:	f240 80f9 	bls.w	800109a <__udivmoddi4+0x282>
 8000ea8:	4463      	add	r3, ip
 8000eaa:	3802      	subs	r0, #2
 8000eac:	1b9b      	subs	r3, r3, r6
 8000eae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa6>
 8000eb6:	40d3      	lsrs	r3, r2
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e9c5 3200 	strd	r3, r2, [r5]
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xba>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb4>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d146      	bne.n	8000f68 <__udivmoddi4+0x150>
 8000eda:	42a3      	cmp	r3, r4
 8000edc:	d302      	bcc.n	8000ee4 <__udivmoddi4+0xcc>
 8000ede:	4290      	cmp	r0, r2
 8000ee0:	f0c0 80f0 	bcc.w	80010c4 <__udivmoddi4+0x2ac>
 8000ee4:	1a86      	subs	r6, r0, r2
 8000ee6:	eb64 0303 	sbc.w	r3, r4, r3
 8000eea:	2001      	movs	r0, #1
 8000eec:	2d00      	cmp	r5, #0
 8000eee:	d0e6      	beq.n	8000ebe <__udivmoddi4+0xa6>
 8000ef0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ef4:	e7e3      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ef6:	2a00      	cmp	r2, #0
 8000ef8:	f040 8090 	bne.w	800101c <__udivmoddi4+0x204>
 8000efc:	eba1 040c 	sub.w	r4, r1, ip
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa1f f78c 	uxth.w	r7, ip
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f12:	fb08 4416 	mls	r4, r8, r6, r4
 8000f16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f1a:	fb07 f006 	mul.w	r0, r7, r6
 8000f1e:	4298      	cmp	r0, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x11c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x11a>
 8000f2c:	4298      	cmp	r0, r3
 8000f2e:	f200 80cd 	bhi.w	80010cc <__udivmoddi4+0x2b4>
 8000f32:	4626      	mov	r6, r4
 8000f34:	1a1c      	subs	r4, r3, r0
 8000f36:	fa1f f38e 	uxth.w	r3, lr
 8000f3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000f42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f46:	fb00 f707 	mul.w	r7, r0, r7
 8000f4a:	429f      	cmp	r7, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x148>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f56:	d202      	bcs.n	8000f5e <__udivmoddi4+0x146>
 8000f58:	429f      	cmp	r7, r3
 8000f5a:	f200 80b0 	bhi.w	80010be <__udivmoddi4+0x2a6>
 8000f5e:	4620      	mov	r0, r4
 8000f60:	1bdb      	subs	r3, r3, r7
 8000f62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f66:	e7a5      	b.n	8000eb4 <__udivmoddi4+0x9c>
 8000f68:	f1c1 0620 	rsb	r6, r1, #32
 8000f6c:	408b      	lsls	r3, r1
 8000f6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f72:	431f      	orrs	r7, r3
 8000f74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f78:	fa04 f301 	lsl.w	r3, r4, r1
 8000f7c:	ea43 030c 	orr.w	r3, r3, ip
 8000f80:	40f4      	lsrs	r4, r6
 8000f82:	fa00 f801 	lsl.w	r8, r0, r1
 8000f86:	0c38      	lsrs	r0, r7, #16
 8000f88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000f90:	fa1f fc87 	uxth.w	ip, r7
 8000f94:	fb00 441e 	mls	r4, r0, lr, r4
 8000f98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000fa0:	45a1      	cmp	r9, r4
 8000fa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fa6:	d90a      	bls.n	8000fbe <__udivmoddi4+0x1a6>
 8000fa8:	193c      	adds	r4, r7, r4
 8000faa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fae:	f080 8084 	bcs.w	80010ba <__udivmoddi4+0x2a2>
 8000fb2:	45a1      	cmp	r9, r4
 8000fb4:	f240 8081 	bls.w	80010ba <__udivmoddi4+0x2a2>
 8000fb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	eba4 0409 	sub.w	r4, r4, r9
 8000fc2:	fa1f f983 	uxth.w	r9, r3
 8000fc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fca:	fb00 4413 	mls	r4, r0, r3, r4
 8000fce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fd6:	45a4      	cmp	ip, r4
 8000fd8:	d907      	bls.n	8000fea <__udivmoddi4+0x1d2>
 8000fda:	193c      	adds	r4, r7, r4
 8000fdc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fe0:	d267      	bcs.n	80010b2 <__udivmoddi4+0x29a>
 8000fe2:	45a4      	cmp	ip, r4
 8000fe4:	d965      	bls.n	80010b2 <__udivmoddi4+0x29a>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff2:	eba4 040c 	sub.w	r4, r4, ip
 8000ff6:	429c      	cmp	r4, r3
 8000ff8:	46ce      	mov	lr, r9
 8000ffa:	469c      	mov	ip, r3
 8000ffc:	d351      	bcc.n	80010a2 <__udivmoddi4+0x28a>
 8000ffe:	d04e      	beq.n	800109e <__udivmoddi4+0x286>
 8001000:	b155      	cbz	r5, 8001018 <__udivmoddi4+0x200>
 8001002:	ebb8 030e 	subs.w	r3, r8, lr
 8001006:	eb64 040c 	sbc.w	r4, r4, ip
 800100a:	fa04 f606 	lsl.w	r6, r4, r6
 800100e:	40cb      	lsrs	r3, r1
 8001010:	431e      	orrs	r6, r3
 8001012:	40cc      	lsrs	r4, r1
 8001014:	e9c5 6400 	strd	r6, r4, [r5]
 8001018:	2100      	movs	r1, #0
 800101a:	e750      	b.n	8000ebe <__udivmoddi4+0xa6>
 800101c:	f1c2 0320 	rsb	r3, r2, #32
 8001020:	fa20 f103 	lsr.w	r1, r0, r3
 8001024:	fa0c fc02 	lsl.w	ip, ip, r2
 8001028:	fa24 f303 	lsr.w	r3, r4, r3
 800102c:	4094      	lsls	r4, r2
 800102e:	430c      	orrs	r4, r1
 8001030:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001034:	fa00 fe02 	lsl.w	lr, r0, r2
 8001038:	fa1f f78c 	uxth.w	r7, ip
 800103c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001040:	fb08 3110 	mls	r1, r8, r0, r3
 8001044:	0c23      	lsrs	r3, r4, #16
 8001046:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800104a:	fb00 f107 	mul.w	r1, r0, r7
 800104e:	4299      	cmp	r1, r3
 8001050:	d908      	bls.n	8001064 <__udivmoddi4+0x24c>
 8001052:	eb1c 0303 	adds.w	r3, ip, r3
 8001056:	f100 36ff 	add.w	r6, r0, #4294967295
 800105a:	d22c      	bcs.n	80010b6 <__udivmoddi4+0x29e>
 800105c:	4299      	cmp	r1, r3
 800105e:	d92a      	bls.n	80010b6 <__udivmoddi4+0x29e>
 8001060:	3802      	subs	r0, #2
 8001062:	4463      	add	r3, ip
 8001064:	1a5b      	subs	r3, r3, r1
 8001066:	b2a4      	uxth	r4, r4
 8001068:	fbb3 f1f8 	udiv	r1, r3, r8
 800106c:	fb08 3311 	mls	r3, r8, r1, r3
 8001070:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001074:	fb01 f307 	mul.w	r3, r1, r7
 8001078:	42a3      	cmp	r3, r4
 800107a:	d908      	bls.n	800108e <__udivmoddi4+0x276>
 800107c:	eb1c 0404 	adds.w	r4, ip, r4
 8001080:	f101 36ff 	add.w	r6, r1, #4294967295
 8001084:	d213      	bcs.n	80010ae <__udivmoddi4+0x296>
 8001086:	42a3      	cmp	r3, r4
 8001088:	d911      	bls.n	80010ae <__udivmoddi4+0x296>
 800108a:	3902      	subs	r1, #2
 800108c:	4464      	add	r4, ip
 800108e:	1ae4      	subs	r4, r4, r3
 8001090:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001094:	e739      	b.n	8000f0a <__udivmoddi4+0xf2>
 8001096:	4604      	mov	r4, r0
 8001098:	e6f0      	b.n	8000e7c <__udivmoddi4+0x64>
 800109a:	4608      	mov	r0, r1
 800109c:	e706      	b.n	8000eac <__udivmoddi4+0x94>
 800109e:	45c8      	cmp	r8, r9
 80010a0:	d2ae      	bcs.n	8001000 <__udivmoddi4+0x1e8>
 80010a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80010a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80010aa:	3801      	subs	r0, #1
 80010ac:	e7a8      	b.n	8001000 <__udivmoddi4+0x1e8>
 80010ae:	4631      	mov	r1, r6
 80010b0:	e7ed      	b.n	800108e <__udivmoddi4+0x276>
 80010b2:	4603      	mov	r3, r0
 80010b4:	e799      	b.n	8000fea <__udivmoddi4+0x1d2>
 80010b6:	4630      	mov	r0, r6
 80010b8:	e7d4      	b.n	8001064 <__udivmoddi4+0x24c>
 80010ba:	46d6      	mov	lr, sl
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1a6>
 80010be:	4463      	add	r3, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e74d      	b.n	8000f60 <__udivmoddi4+0x148>
 80010c4:	4606      	mov	r6, r0
 80010c6:	4623      	mov	r3, r4
 80010c8:	4608      	mov	r0, r1
 80010ca:	e70f      	b.n	8000eec <__udivmoddi4+0xd4>
 80010cc:	3e02      	subs	r6, #2
 80010ce:	4463      	add	r3, ip
 80010d0:	e730      	b.n	8000f34 <__udivmoddi4+0x11c>
 80010d2:	bf00      	nop

080010d4 <__aeabi_idiv0>:
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <toggle_pins>:

#ifndef INC_TOGGLE_PINS_H_
#define INC_TOGGLE_PINS_H_

//przeczanie pomidzy pinami
void toggle_pins(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    static uint8_t state = 0;

    switch (state) {
 80010dc:	4b3d      	ldr	r3, [pc, #244]	@ (80011d4 <toggle_pins+0xfc>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d863      	bhi.n	80011ac <toggle_pins+0xd4>
 80010e4:	a201      	add	r2, pc, #4	@ (adr r2, 80010ec <toggle_pins+0x14>)
 80010e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ea:	bf00      	nop
 80010ec:	080010fd 	.word	0x080010fd
 80010f0:	08001129 	.word	0x08001129
 80010f4:	08001155 	.word	0x08001155
 80010f8:	08001181 	.word	0x08001181
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 80010fc:	2201      	movs	r2, #1
 80010fe:	2101      	movs	r1, #1
 8001100:	4835      	ldr	r0, [pc, #212]	@ (80011d8 <toggle_pins+0x100>)
 8001102:	f003 f919 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);  // PB1 HIGH
 8001106:	2201      	movs	r2, #1
 8001108:	2102      	movs	r1, #2
 800110a:	4833      	ldr	r0, [pc, #204]	@ (80011d8 <toggle_pins+0x100>)
 800110c:	f003 f914 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 8001110:	2200      	movs	r2, #0
 8001112:	2104      	movs	r1, #4
 8001114:	4830      	ldr	r0, [pc, #192]	@ (80011d8 <toggle_pins+0x100>)
 8001116:	f003 f90f 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001120:	482d      	ldr	r0, [pc, #180]	@ (80011d8 <toggle_pins+0x100>)
 8001122:	f003 f909 	bl	8004338 <HAL_GPIO_WritePin>

            break;
 8001126:	e041      	b.n	80011ac <toggle_pins+0xd4>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 8001128:	2200      	movs	r2, #0
 800112a:	2101      	movs	r1, #1
 800112c:	482a      	ldr	r0, [pc, #168]	@ (80011d8 <toggle_pins+0x100>)
 800112e:	f003 f903 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);    // PB1 HIGH
 8001132:	2201      	movs	r2, #1
 8001134:	2102      	movs	r1, #2
 8001136:	4828      	ldr	r0, [pc, #160]	@ (80011d8 <toggle_pins+0x100>)
 8001138:	f003 f8fe 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);  // PB2 HIGH
 800113c:	2201      	movs	r2, #1
 800113e:	2104      	movs	r1, #4
 8001140:	4825      	ldr	r0, [pc, #148]	@ (80011d8 <toggle_pins+0x100>)
 8001142:	f003 f8f9 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 8001146:	2200      	movs	r2, #0
 8001148:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800114c:	4822      	ldr	r0, [pc, #136]	@ (80011d8 <toggle_pins+0x100>)
 800114e:	f003 f8f3 	bl	8004338 <HAL_GPIO_WritePin>
            break;
 8001152:	e02b      	b.n	80011ac <toggle_pins+0xd4>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 8001154:	2200      	movs	r2, #0
 8001156:	2101      	movs	r1, #1
 8001158:	481f      	ldr	r0, [pc, #124]	@ (80011d8 <toggle_pins+0x100>)
 800115a:	f003 f8ed 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 800115e:	2200      	movs	r2, #0
 8001160:	2102      	movs	r1, #2
 8001162:	481d      	ldr	r0, [pc, #116]	@ (80011d8 <toggle_pins+0x100>)
 8001164:	f003 f8e8 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);    // PB2 HIGH
 8001168:	2201      	movs	r2, #1
 800116a:	2104      	movs	r1, #4
 800116c:	481a      	ldr	r0, [pc, #104]	@ (80011d8 <toggle_pins+0x100>)
 800116e:	f003 f8e3 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); // PB10 HIGH
 8001172:	2201      	movs	r2, #1
 8001174:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001178:	4817      	ldr	r0, [pc, #92]	@ (80011d8 <toggle_pins+0x100>)
 800117a:	f003 f8dd 	bl	8004338 <HAL_GPIO_WritePin>
            break;
 800117e:	e015      	b.n	80011ac <toggle_pins+0xd4>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 8001180:	2201      	movs	r2, #1
 8001182:	2101      	movs	r1, #1
 8001184:	4814      	ldr	r0, [pc, #80]	@ (80011d8 <toggle_pins+0x100>)
 8001186:	f003 f8d7 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 800118a:	2200      	movs	r2, #0
 800118c:	2102      	movs	r1, #2
 800118e:	4812      	ldr	r0, [pc, #72]	@ (80011d8 <toggle_pins+0x100>)
 8001190:	f003 f8d2 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 8001194:	2200      	movs	r2, #0
 8001196:	2104      	movs	r1, #4
 8001198:	480f      	ldr	r0, [pc, #60]	@ (80011d8 <toggle_pins+0x100>)
 800119a:	f003 f8cd 	bl	8004338 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // PB10 HIGH
 800119e:	2201      	movs	r2, #1
 80011a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a4:	480c      	ldr	r0, [pc, #48]	@ (80011d8 <toggle_pins+0x100>)
 80011a6:	f003 f8c7 	bl	8004338 <HAL_GPIO_WritePin>
            break;
 80011aa:	bf00      	nop
    }

    state = (state + 1) % 4;
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <toggle_pins+0xfc>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	425a      	negs	r2, r3
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	f002 0203 	and.w	r2, r2, #3
 80011bc:	bf58      	it	pl
 80011be:	4253      	negpl	r3, r2
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <toggle_pins+0xfc>)
 80011c4:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ca:	f001 fba5 	bl	8002918 <HAL_Delay>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2000213c 	.word	0x2000213c
 80011d8:	40020400 	.word	0x40020400

080011dc <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	68b9      	ldr	r1, [r7, #8]
 80011f2:	4807      	ldr	r0, [pc, #28]	@ (8001210 <_write+0x34>)
 80011f4:	f004 fadc 	bl	80057b0 <HAL_UART_Transmit>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d002      	beq.n	8001204 <_write+0x28>
    {
        // Optionally handle error, but do *not* call printf here!
        return -1;  // Indicate error
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001202:	e000      	b.n	8001206 <_write+0x2a>
    }
    return len;
 8001204:	687b      	ldr	r3, [r7, #4]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200020f4 	.word	0x200020f4
 8001214:	00000000 	.word	0x00000000

08001218 <read_voltage>:
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	60bb      	str	r3, [r7, #8]

    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001234:	2300      	movs	r3, #0
 8001236:	613b      	str	r3, [r7, #16]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f001 fe9e 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <read_voltage+0x36>
        Error_Handler();
 800124a:	f000 ff87 	bl	800215c <Error_Handler>
    }


    HAL_ADC_Start(hadc);
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f001 fbca 	bl	80029e8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK) {
 8001254:	f04f 31ff 	mov.w	r1, #4294967295
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f001 fcca 	bl	8002bf2 <HAL_ADC_PollForConversion>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d11e      	bne.n	80012a2 <read_voltage+0x8a>
        uint32_t adcValue = HAL_ADC_GetValue(hadc);
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f001 fe5f 	bl	8002f28 <HAL_ADC_GetValue>
 800126a:	61f8      	str	r0, [r7, #28]
        float voltage = (adcValue * 3.3) / 4096;
 800126c:	69f8      	ldr	r0, [r7, #28]
 800126e:	f7ff f9c9 	bl	8000604 <__aeabi_ui2d>
 8001272:	a314      	add	r3, pc, #80	@ (adr r3, 80012c4 <read_voltage+0xac>)
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7ff fa3e 	bl	80006f8 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <read_voltage+0xa8>)
 800128a:	f7ff fb5f 	bl	800094c <__aeabi_ddiv>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fd07 	bl	8000ca8 <__aeabi_d2f>
 800129a:	4603      	mov	r3, r0
 800129c:	61bb      	str	r3, [r7, #24]
        return voltage;
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	e004      	b.n	80012ac <read_voltage+0x94>
    }
    HAL_ADC_Stop(hadc);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f001 fc72 	bl	8002b8c <HAL_ADC_Stop>

    return 0;
 80012a8:	f04f 0300 	mov.w	r3, #0
}
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eeb0 0a67 	vmov.f32	s0, s15
 80012b4:	3720      	adds	r7, #32
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	f3af 8000 	nop.w
 80012c0:	40b00000 	.word	0x40b00000
 80012c4:	66666666 	.word	0x66666666
 80012c8:	400a6666 	.word	0x400a6666

080012cc <perform_fft>:
    HAL_ADC_Stop(hadc);

    return results;
}

void perform_fft(void) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08c      	sub	sp, #48	@ 0x30
 80012d0:	af00      	add	r7, sp, #0
    // Initialize RFFT instance
    arm_rfft_fast_instance_f32 S;
    if (arm_rfft_fast_init_f32(&S, FFT_SIZE) != ARM_MATH_SUCCESS) {
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012d8:	4618      	mov	r0, r3
 80012da:	f004 fe63 	bl	8005fa4 <arm_rfft_fast_init_f32>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <perform_fft+0x20>
        printf("FFT Initialization Error!\n\r");
 80012e4:	4841      	ldr	r0, [pc, #260]	@ (80013ec <perform_fft+0x120>)
 80012e6:	f006 fc33 	bl	8007b50 <iprintf>
 80012ea:	e07b      	b.n	80013e4 <perform_fft+0x118>
        return;
    }

    for (int i = 3;i<FFT_SIZE -3;i++){
 80012ec:	2303      	movs	r3, #3
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012f0:	e036      	b.n	8001360 <perform_fft+0x94>
    	tab_ADC[i]=(tab_ADC[i-2]+tab_ADC[i-1]+tab_ADC[i]+tab_ADC[i+1]+tab_ADC[i+2])/5;
 80012f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f4:	3b02      	subs	r3, #2
 80012f6:	4a3e      	ldr	r2, [pc, #248]	@ (80013f0 <perform_fft+0x124>)
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	4413      	add	r3, r2
 80012fc:	ed93 7a00 	vldr	s14, [r3]
 8001300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001302:	3b01      	subs	r3, #1
 8001304:	4a3a      	ldr	r2, [pc, #232]	@ (80013f0 <perform_fft+0x124>)
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001312:	4a37      	ldr	r2, [pc, #220]	@ (80013f0 <perform_fft+0x124>)
 8001314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001324:	3301      	adds	r3, #1
 8001326:	4a32      	ldr	r2, [pc, #200]	@ (80013f0 <perform_fft+0x124>)
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001336:	3302      	adds	r3, #2
 8001338:	4a2d      	ldr	r2, [pc, #180]	@ (80013f0 <perform_fft+0x124>)
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	edd3 7a00 	vldr	s15, [r3]
 8001342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001346:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800134a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134e:	4a28      	ldr	r2, [pc, #160]	@ (80013f0 <perform_fft+0x124>)
 8001350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 3;i<FFT_SIZE -3;i++){
 800135a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800135c:	3301      	adds	r3, #1
 800135e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001362:	f5b3 7ffe 	cmp.w	r3, #508	@ 0x1fc
 8001366:	ddc4      	ble.n	80012f2 <perform_fft+0x26>
    }

    arm_rfft_fast_f32(&S, tab_ADC, fft_output, 0);
 8001368:	1d38      	adds	r0, r7, #4
 800136a:	2300      	movs	r3, #0
 800136c:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <perform_fft+0x128>)
 800136e:	4920      	ldr	r1, [pc, #128]	@ (80013f0 <perform_fft+0x124>)
 8001370:	f004 fe9c 	bl	80060ac <arm_rfft_fast_f32>


    arm_cmplx_mag_f32(fft_output, fft_amplitude, FFT_SIZE / 2);
 8001374:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001378:	491f      	ldr	r1, [pc, #124]	@ (80013f8 <perform_fft+0x12c>)
 800137a:	481e      	ldr	r0, [pc, #120]	@ (80013f4 <perform_fft+0x128>)
 800137c:	f005 fb04 	bl	8006988 <arm_cmplx_mag_f32>

    // Find the dominant frequency
    float max_amplitude = 0.0f;
 8001380:	f04f 0300 	mov.w	r3, #0
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t max_index = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 800138a:	2302      	movs	r3, #2
 800138c:	623b      	str	r3, [r7, #32]
 800138e:	e017      	b.n	80013c0 <perform_fft+0xf4>
        if (fft_amplitude[i] > max_amplitude) {
 8001390:	4a19      	ldr	r2, [pc, #100]	@ (80013f8 <perform_fft+0x12c>)
 8001392:	6a3b      	ldr	r3, [r7, #32]
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80013a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a8:	d507      	bpl.n	80013ba <perform_fft+0xee>
            max_amplitude = fft_amplitude[i];
 80013aa:	4a13      	ldr	r2, [pc, #76]	@ (80013f8 <perform_fft+0x12c>)
 80013ac:	6a3b      	ldr	r3, [r7, #32]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
            max_index = i;
 80013b6:	6a3b      	ldr	r3, [r7, #32]
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 80013ba:	6a3b      	ldr	r3, [r7, #32]
 80013bc:	3301      	adds	r3, #1
 80013be:	623b      	str	r3, [r7, #32]
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	2bff      	cmp	r3, #255	@ 0xff
 80013c4:	dde4      	ble.n	8001390 <perform_fft+0xc4>
        }
    }

    // Compute the dominant frequency
    float dominant_frequency = (float)max_index * SAMPLE_RATE / FFT_SIZE;
 80013c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80013fc <perform_fft+0x130>
 80013d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013d8:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001400 <perform_fft+0x134>
 80013dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e0:	edc7 7a07 	vstr	s15, [r7, #28]

    // Print results
    //printf("Dominant Frequency: %.2f Hz, Amplitude: %.3f\n\r", dominant_frequency, max_amplitude);
}
 80013e4:	3730      	adds	r7, #48	@ 0x30
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	08009ea0 	.word	0x08009ea0
 80013f0:	20000af8 	.word	0x20000af8
 80013f4:	200012f8 	.word	0x200012f8
 80013f8:	20001af8 	.word	0x20001af8
 80013fc:	47fa0000 	.word	0x47fa0000
 8001400:	44000000 	.word	0x44000000

08001404 <analyze_fft_results>:


void analyze_fft_results(void) {
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b08b      	sub	sp, #44	@ 0x2c
 8001408:	af00      	add	r7, sp, #0
    int idx_1khz = (1000 * FFT_SIZE) / SAMPLE_RATE;  // Indeks skadowej 1 kHz
 800140a:	2304      	movs	r3, #4
 800140c:	60fb      	str	r3, [r7, #12]

    // Oblicz redni amplitud skadowych
    float mean_amp = 0.0f;
 800140e:	f04f 0300 	mov.w	r3, #0
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 8001414:	2301      	movs	r3, #1
 8001416:	623b      	str	r3, [r7, #32]
 8001418:	e00e      	b.n	8001438 <analyze_fft_results+0x34>
        mean_amp += fft_amplitude[i];
 800141a:	4a92      	ldr	r2, [pc, #584]	@ (8001664 <analyze_fft_results+0x260>)
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800142a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 8001432:	6a3b      	ldr	r3, [r7, #32]
 8001434:	3301      	adds	r3, #1
 8001436:	623b      	str	r3, [r7, #32]
 8001438:	6a3b      	ldr	r3, [r7, #32]
 800143a:	2bff      	cmp	r3, #255	@ 0xff
 800143c:	dded      	ble.n	800141a <analyze_fft_results+0x16>
    }
    mean_amp /= (FFT_SIZE / 2 - 1);  // rednia amplitud skadowych
 800143e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001442:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8001668 <analyze_fft_results+0x264>
 8001446:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800144a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float amp_1khz = fft_amplitude[idx_1khz];  // Pobierz amplitud 1 kHz
 800144e:	4a85      	ldr	r2, [pc, #532]	@ (8001664 <analyze_fft_results+0x260>)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	60bb      	str	r3, [r7, #8]
    float ratio = amp_1khz / mean_amp;  // Oblicz stosunek amplitudy 1 kHz do redniej
 800145a:	edd7 6a02 	vldr	s13, [r7, #8]
 800145e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001466:	edc7 7a01 	vstr	s15, [r7, #4]

    // Sprawd, czy mamy mniej ni 10 kandydatw
    if (candidate_count < MAX_CANDIDATES) {
 800146a:	4b80      	ldr	r3, [pc, #512]	@ (800166c <analyze_fft_results+0x268>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2b09      	cmp	r3, #9
 8001470:	dc5f      	bgt.n	8001532 <analyze_fft_results+0x12e>
        // Dodaj nowego kandydata
        candidate_list[candidate_count].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147c:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001670 <analyze_fft_results+0x26c>
 8001480:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001484:	4b79      	ldr	r3, [pc, #484]	@ (800166c <analyze_fft_results+0x268>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001674 <analyze_fft_results+0x270>
 800148c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001490:	4979      	ldr	r1, [pc, #484]	@ (8001678 <analyze_fft_results+0x274>)
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	440b      	add	r3, r1
 800149c:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 80014a0:	2100      	movs	r1, #0
 80014a2:	4876      	ldr	r0, [pc, #472]	@ (800167c <analyze_fft_results+0x278>)
 80014a4:	f002 f9d0 	bl	8003848 <HAL_DAC_GetValue>
 80014a8:	4601      	mov	r1, r0
 80014aa:	4b70      	ldr	r3, [pc, #448]	@ (800166c <analyze_fft_results+0x268>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	b288      	uxth	r0, r1
 80014b0:	4971      	ldr	r1, [pc, #452]	@ (8001678 <analyze_fft_results+0x274>)
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	440b      	add	r3, r1
 80014bc:	3304      	adds	r3, #4
 80014be:	4602      	mov	r2, r0
 80014c0:	801a      	strh	r2, [r3, #0]
        candidate_list[candidate_count].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 80014c2:	4b6a      	ldr	r3, [pc, #424]	@ (800166c <analyze_fft_results+0x268>)
 80014c4:	681c      	ldr	r4, [r3, #0]
 80014c6:	2101      	movs	r1, #1
 80014c8:	486d      	ldr	r0, [pc, #436]	@ (8001680 <analyze_fft_results+0x27c>)
 80014ca:	f7ff fea5 	bl	8001218 <read_voltage>
 80014ce:	eef0 7a40 	vmov.f32	s15, s0
 80014d2:	4a69      	ldr	r2, [pc, #420]	@ (8001678 <analyze_fft_results+0x274>)
 80014d4:	4623      	mov	r3, r4
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	4423      	add	r3, r4
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4413      	add	r3, r2
 80014de:	3308      	adds	r3, #8
 80014e0:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].amp_1khz = amp_1khz;
 80014e4:	4b61      	ldr	r3, [pc, #388]	@ (800166c <analyze_fft_results+0x268>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4963      	ldr	r1, [pc, #396]	@ (8001678 <analyze_fft_results+0x274>)
 80014ea:	4613      	mov	r3, r2
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	4413      	add	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	440b      	add	r3, r1
 80014f4:	330c      	adds	r3, #12
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].mean_amp = mean_amp;
 80014fa:	4b5c      	ldr	r3, [pc, #368]	@ (800166c <analyze_fft_results+0x268>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	495e      	ldr	r1, [pc, #376]	@ (8001678 <analyze_fft_results+0x274>)
 8001500:	4613      	mov	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	4413      	add	r3, r2
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	440b      	add	r3, r1
 800150a:	3310      	adds	r3, #16
 800150c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800150e:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].ratio = ratio;
 8001510:	4b56      	ldr	r3, [pc, #344]	@ (800166c <analyze_fft_results+0x268>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4958      	ldr	r1, [pc, #352]	@ (8001678 <analyze_fft_results+0x274>)
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	440b      	add	r3, r1
 8001520:	3314      	adds	r3, #20
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	601a      	str	r2, [r3, #0]
        candidate_count++;
 8001526:	4b51      	ldr	r3, [pc, #324]	@ (800166c <analyze_fft_results+0x268>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	3301      	adds	r3, #1
 800152c:	4a4f      	ldr	r2, [pc, #316]	@ (800166c <analyze_fft_results+0x268>)
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	e087      	b.n	8001642 <analyze_fft_results+0x23e>
    } else {
        // Szukamy najsabszego kandydata (najmniejszy stosunek R)
        int worst_index = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
        float min_ratio = candidate_list[0].ratio;
 8001536:	4b50      	ldr	r3, [pc, #320]	@ (8001678 <analyze_fft_results+0x274>)
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	61bb      	str	r3, [r7, #24]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 800153c:	2301      	movs	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	e01f      	b.n	8001582 <analyze_fft_results+0x17e>
            if (candidate_list[i].ratio < min_ratio) {
 8001542:	494d      	ldr	r1, [pc, #308]	@ (8001678 <analyze_fft_results+0x274>)
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	4613      	mov	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4413      	add	r3, r2
 800154c:	00db      	lsls	r3, r3, #3
 800154e:	440b      	add	r3, r1
 8001550:	3314      	adds	r3, #20
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	ed97 7a06 	vldr	s14, [r7, #24]
 800155a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800155e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001562:	dd0b      	ble.n	800157c <analyze_fft_results+0x178>
                min_ratio = candidate_list[i].ratio;
 8001564:	4944      	ldr	r1, [pc, #272]	@ (8001678 <analyze_fft_results+0x274>)
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	3314      	adds	r3, #20
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	61bb      	str	r3, [r7, #24]
                worst_index = i;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	61fb      	str	r3, [r7, #28]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3301      	adds	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	2b09      	cmp	r3, #9
 8001586:	dddc      	ble.n	8001542 <analyze_fft_results+0x13e>
            }
        }

        // Jeli nowy kandydat ma lepszy stosunek R, zastpujemy najgorszy
        if (ratio > min_ratio) {
 8001588:	ed97 7a01 	vldr	s14, [r7, #4]
 800158c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001590:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001598:	dd53      	ble.n	8001642 <analyze_fft_results+0x23e>
            candidate_list[worst_index].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001670 <analyze_fft_results+0x26c>
 80015a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015ac:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8001674 <analyze_fft_results+0x270>
 80015b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b4:	4930      	ldr	r1, [pc, #192]	@ (8001678 <analyze_fft_results+0x274>)
 80015b6:	69fa      	ldr	r2, [r7, #28]
 80015b8:	4613      	mov	r3, r2
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	4413      	add	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	440b      	add	r3, r1
 80015c2:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 80015c6:	2100      	movs	r1, #0
 80015c8:	482c      	ldr	r0, [pc, #176]	@ (800167c <analyze_fft_results+0x278>)
 80015ca:	f002 f93d 	bl	8003848 <HAL_DAC_GetValue>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b298      	uxth	r0, r3
 80015d2:	4929      	ldr	r1, [pc, #164]	@ (8001678 <analyze_fft_results+0x274>)
 80015d4:	69fa      	ldr	r2, [r7, #28]
 80015d6:	4613      	mov	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	4413      	add	r3, r2
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	440b      	add	r3, r1
 80015e0:	3304      	adds	r3, #4
 80015e2:	4602      	mov	r2, r0
 80015e4:	801a      	strh	r2, [r3, #0]
            candidate_list[worst_index].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 80015e6:	2101      	movs	r1, #1
 80015e8:	4825      	ldr	r0, [pc, #148]	@ (8001680 <analyze_fft_results+0x27c>)
 80015ea:	f7ff fe15 	bl	8001218 <read_voltage>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	4921      	ldr	r1, [pc, #132]	@ (8001678 <analyze_fft_results+0x274>)
 80015f4:	69fa      	ldr	r2, [r7, #28]
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	440b      	add	r3, r1
 8001600:	3308      	adds	r3, #8
 8001602:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].amp_1khz = amp_1khz;
 8001606:	491c      	ldr	r1, [pc, #112]	@ (8001678 <analyze_fft_results+0x274>)
 8001608:	69fa      	ldr	r2, [r7, #28]
 800160a:	4613      	mov	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	440b      	add	r3, r1
 8001614:	330c      	adds	r3, #12
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].mean_amp = mean_amp;
 800161a:	4917      	ldr	r1, [pc, #92]	@ (8001678 <analyze_fft_results+0x274>)
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	440b      	add	r3, r1
 8001628:	3310      	adds	r3, #16
 800162a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800162c:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].ratio = ratio;
 800162e:	4912      	ldr	r1, [pc, #72]	@ (8001678 <analyze_fft_results+0x274>)
 8001630:	69fa      	ldr	r2, [r7, #28]
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	3314      	adds	r3, #20
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	601a      	str	r2, [r3, #0]
        }
    }

    // Debug: wypisz list kandydatw
    //printf("Lista najlepszych kandydatw:\n\r");
    for (int i = 0; i < candidate_count; i++) {
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	e002      	b.n	800164e <analyze_fft_results+0x24a>
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	3301      	adds	r3, #1
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <analyze_fft_results+0x268>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	429a      	cmp	r2, r3
 8001656:	dbf7      	blt.n	8001648 <analyze_fft_results+0x244>
               candidate_list[i].vco_temp,
               candidate_list[i].amp_1khz,
               candidate_list[i].mean_amp,
               candidate_list[i].ratio);*/
    }
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	372c      	adds	r7, #44	@ 0x2c
 800165e:	46bd      	mov	sp, r7
 8001660:	bd90      	pop	{r4, r7, pc}
 8001662:	bf00      	nop
 8001664:	20001af8 	.word	0x20001af8
 8001668:	437f0000 	.word	0x437f0000
 800166c:	200002e0 	.word	0x200002e0
 8001670:	47fa0000 	.word	0x47fa0000
 8001674:	44000000 	.word	0x44000000
 8001678:	200001f0 	.word	0x200001f0
 800167c:	20002098 	.word	0x20002098
 8001680:	20001f90 	.word	0x20001f90

08001684 <Read_CPU_Temperature_DMA>:
void Read_CPU_Temperature_DMA(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
    uint32_t rawValue = AD_RES_BUFFER[3];
 800168a:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <Read_CPU_Temperature_DMA+0x84>)
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	60fb      	str	r3, [r7, #12]
    printf("%lu\n\r",AD_RES_BUFFER[3]);
 8001690:	4b1d      	ldr	r3, [pc, #116]	@ (8001708 <Read_CPU_Temperature_DMA+0x84>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4619      	mov	r1, r3
 8001696:	481d      	ldr	r0, [pc, #116]	@ (800170c <Read_CPU_Temperature_DMA+0x88>)
 8001698:	f006 fa5a 	bl	8007b50 <iprintf>
    float v_sense = ((float)rawValue * 3.3f) / 4095.0f;  // Przeliczenie ADC na napicie
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	ee07 3a90 	vmov	s15, r3
 80016a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001710 <Read_CPU_Temperature_DMA+0x8c>
 80016aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ae:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001714 <Read_CPU_Temperature_DMA+0x90>
 80016b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b6:	edc7 7a02 	vstr	s15, [r7, #8]
    printf("v_sense %f.......",v_sense);
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f7fe ffc4 	bl	8000648 <__aeabi_f2d>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4814      	ldr	r0, [pc, #80]	@ (8001718 <Read_CPU_Temperature_DMA+0x94>)
 80016c6:	f006 fa43 	bl	8007b50 <iprintf>
    float temperature = ((v_sense - V25) / AVG_SLOPE) + 25.0f;
 80016ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80016ce:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800171c <Read_CPU_Temperature_DMA+0x98>
 80016d2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80016d6:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001720 <Read_CPU_Temperature_DMA+0x9c>
 80016da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016de:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80016e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016e6:	edc7 7a01 	vstr	s15, [r7, #4]

    printf("CPU Temp: %.2fC\n\r", temperature);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7fe ffac 	bl	8000648 <__aeabi_f2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	480b      	ldr	r0, [pc, #44]	@ (8001724 <Read_CPU_Temperature_DMA+0xa0>)
 80016f6:	f006 fa2b 	bl	8007b50 <iprintf>
    temper=temperature;
 80016fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001728 <Read_CPU_Temperature_DMA+0xa4>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200002e4 	.word	0x200002e4
 800170c:	08009ebc 	.word	0x08009ebc
 8001710:	40533333 	.word	0x40533333
 8001714:	457ff000 	.word	0x457ff000
 8001718:	08009ec4 	.word	0x08009ec4
 800171c:	3f428f5c 	.word	0x3f428f5c
 8001720:	3b23d70a 	.word	0x3b23d70a
 8001724:	08009ed8 	.word	0x08009ed8
 8001728:	20001ef8 	.word	0x20001ef8

0800172c <Heater_On>:

void Heater_On(void) {
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    printf("Grzaka ON\n\r");
 8001730:	4805      	ldr	r0, [pc, #20]	@ (8001748 <Heater_On+0x1c>)
 8001732:	f006 fa0d 	bl	8007b50 <iprintf>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);  // Wcz grzak
 8001736:	2201      	movs	r2, #1
 8001738:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800173c:	4803      	ldr	r0, [pc, #12]	@ (800174c <Heater_On+0x20>)
 800173e:	f002 fdfb 	bl	8004338 <HAL_GPIO_WritePin>
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	08009eec 	.word	0x08009eec
 800174c:	40020800 	.word	0x40020800

08001750 <Heater_Off>:

void Heater_Off(void) {
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
    printf("Grzaka OFF\n\r");
 8001754:	4805      	ldr	r0, [pc, #20]	@ (800176c <Heater_Off+0x1c>)
 8001756:	f006 f9fb 	bl	8007b50 <iprintf>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);  // Wycz grzak
 800175a:	2200      	movs	r2, #0
 800175c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001760:	4803      	ldr	r0, [pc, #12]	@ (8001770 <Heater_Off+0x20>)
 8001762:	f002 fde9 	bl	8004338 <HAL_GPIO_WritePin>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	08009efc 	.word	0x08009efc
 8001770:	40020800 	.word	0x40020800

08001774 <Get_Thermistor_Resistance>:

float Get_Thermistor_Resistance(float v_out) {
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	ed87 0a01 	vstr	s0, [r7, #4]
    return R_FIXED * (v_out / (VCC - v_out));
 800177e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80017a8 <Get_Thermistor_Resistance+0x34>
 8001782:	edd7 7a01 	vldr	s15, [r7, #4]
 8001786:	ee37 7a67 	vsub.f32	s14, s14, s15
 800178a:	edd7 6a01 	vldr	s13, [r7, #4]
 800178e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001792:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80017ac <Get_Thermistor_Resistance+0x38>
 8001796:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800179a:	eeb0 0a67 	vmov.f32	s0, s15
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40533333 	.word	0x40533333
 80017ac:	461c4000 	.word	0x461c4000

080017b0 <Convert_Resistance_To_Temperature>:

float Convert_Resistance_To_Temperature(float r_therm) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	ed87 0a01 	vstr	s0, [r7, #4]
    float temperature_kelvin = B_COEFFICIENT /
        (log(r_therm / R25) + (B_COEFFICIENT / T25));
 80017ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80017be:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001830 <Convert_Resistance_To_Temperature+0x80>
 80017c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017c6:	ee16 0a90 	vmov	r0, s13
 80017ca:	f7fe ff3d 	bl	8000648 <__aeabi_f2d>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	ec43 2b10 	vmov	d0, r2, r3
 80017d6:	f008 f937 	bl	8009a48 <log>
 80017da:	ec51 0b10 	vmov	r0, r1, d0
 80017de:	a310      	add	r3, pc, #64	@ (adr r3, 8001820 <Convert_Resistance_To_Temperature+0x70>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	f7fe fdd2 	bl	800038c <__adddf3>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
    float temperature_kelvin = B_COEFFICIENT /
 80017ec:	a10e      	add	r1, pc, #56	@ (adr r1, 8001828 <Convert_Resistance_To_Temperature+0x78>)
 80017ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017f2:	f7ff f8ab 	bl	800094c <__aeabi_ddiv>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f7ff fa53 	bl	8000ca8 <__aeabi_d2f>
 8001802:	4603      	mov	r3, r0
 8001804:	60fb      	str	r3, [r7, #12]
    return temperature_kelvin - 273.15f;  // Konwersja do C
 8001806:	edd7 7a03 	vldr	s15, [r7, #12]
 800180a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001834 <Convert_Resistance_To_Temperature+0x84>
 800180e:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001812:	eeb0 0a67 	vmov.f32	s0, s15
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	f3af 8000 	nop.w
 8001820:	c0000000 	.word	0xc0000000
 8001824:	402aa339 	.word	0x402aa339
 8001828:	00000000 	.word	0x00000000
 800182c:	40af0600 	.word	0x40af0600
 8001830:	461c4000 	.word	0x461c4000
 8001834:	43889333 	.word	0x43889333

08001838 <Read_Thermistor_Temperature>:

float Read_Thermistor_Temperature(void) {
 8001838:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800183c:	b088      	sub	sp, #32
 800183e:	af04      	add	r7, sp, #16
    float v_out = AD_RES_BUFFER[1] ;
 8001840:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <Read_Thermistor_Temperature+0x74>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800184c:	edc7 7a03 	vstr	s15, [r7, #12]
    float r_therm = Get_Thermistor_Resistance(v_out);
 8001850:	ed97 0a03 	vldr	s0, [r7, #12]
 8001854:	f7ff ff8e 	bl	8001774 <Get_Thermistor_Resistance>
 8001858:	ed87 0a02 	vstr	s0, [r7, #8]
    float temp_celsius = Convert_Resistance_To_Temperature(r_therm);  // Oblicz temperatur
 800185c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001860:	f7ff ffa6 	bl	80017b0 <Convert_Resistance_To_Temperature>
 8001864:	ed87 0a01 	vstr	s0, [r7, #4]

    printf("Vout: %.3fV, Rtherm: %.1f, Temp: %.2fC\n\r", v_out, r_therm, temp_celsius);
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f7fe feed 	bl	8000648 <__aeabi_f2d>
 800186e:	4680      	mov	r8, r0
 8001870:	4689      	mov	r9, r1
 8001872:	68b8      	ldr	r0, [r7, #8]
 8001874:	f7fe fee8 	bl	8000648 <__aeabi_f2d>
 8001878:	4604      	mov	r4, r0
 800187a:	460d      	mov	r5, r1
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7fe fee3 	bl	8000648 <__aeabi_f2d>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800188a:	e9cd 4500 	strd	r4, r5, [sp]
 800188e:	4642      	mov	r2, r8
 8001890:	464b      	mov	r3, r9
 8001892:	4807      	ldr	r0, [pc, #28]	@ (80018b0 <Read_Thermistor_Temperature+0x78>)
 8001894:	f006 f95c 	bl	8007b50 <iprintf>

    return temp_celsius;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	ee07 3a90 	vmov	s15, r3
}
 800189e:	eeb0 0a67 	vmov.f32	s0, s15
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018aa:	bf00      	nop
 80018ac:	200002e4 	.word	0x200002e4
 80018b0:	08009f0c 	.word	0x08009f0c

080018b4 <Control_Heater>:



void Control_Heater(void) {
 80018b4:	b5b0      	push	{r4, r5, r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af02      	add	r7, sp, #8
    float current_temp = Read_Thermistor_Temperature();
 80018ba:	f7ff ffbd 	bl	8001838 <Read_Thermistor_Temperature>
 80018be:	ed87 0a01 	vstr	s0, [r7, #4]
    float target_temp = temper+2.0f;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001934 <Control_Heater+0x80>)
 80018c4:	edd3 7a00 	vldr	s15, [r3]
 80018c8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80018cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018d0:	edc7 7a00 	vstr	s15, [r7]
    printf("Current temp: %.2fC, Target: %.2fC\n\r", current_temp, target_temp);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7fe feb7 	bl	8000648 <__aeabi_f2d>
 80018da:	4604      	mov	r4, r0
 80018dc:	460d      	mov	r5, r1
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f7fe feb2 	bl	8000648 <__aeabi_f2d>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	e9cd 2300 	strd	r2, r3, [sp]
 80018ec:	4622      	mov	r2, r4
 80018ee:	462b      	mov	r3, r5
 80018f0:	4811      	ldr	r0, [pc, #68]	@ (8001938 <Control_Heater+0x84>)
 80018f2:	f006 f92d 	bl	8007b50 <iprintf>

    if (current_temp < target_temp) {
 80018f6:	ed97 7a01 	vldr	s14, [r7, #4]
 80018fa:	edd7 7a00 	vldr	s15, [r7]
 80018fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	d502      	bpl.n	800190e <Control_Heater+0x5a>
        Heater_On();
 8001908:	f7ff ff10 	bl	800172c <Heater_On>
 800190c:	e001      	b.n	8001912 <Control_Heater+0x5e>
    } else {
        Heater_Off();
 800190e:	f7ff ff1f 	bl	8001750 <Heater_Off>
    }
    dac_value++;
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <Control_Heater+0x88>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	3301      	adds	r3, #1
 8001918:	4a08      	ldr	r2, [pc, #32]	@ (800193c <Control_Heater+0x88>)
 800191a:	6013      	str	r3, [r2, #0]
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 800191c:	4b07      	ldr	r3, [pc, #28]	@ (800193c <Control_Heater+0x88>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2200      	movs	r2, #0
 8001922:	2100      	movs	r1, #0
 8001924:	4806      	ldr	r0, [pc, #24]	@ (8001940 <Control_Heater+0x8c>)
 8001926:	f001 ff65 	bl	80037f4 <HAL_DAC_SetValue>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bdb0      	pop	{r4, r5, r7, pc}
 8001932:	bf00      	nop
 8001934:	20001ef8 	.word	0x20001ef8
 8001938:	08009f3c 	.word	0x08009f3c
 800193c:	20001efc 	.word	0x20001efc
 8001940:	20002098 	.word	0x20002098

08001944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001948:	b094      	sub	sp, #80	@ 0x50
 800194a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800194c:	f000 ff72 	bl	8002834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001950:	f000 f908 	bl	8001b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001954:	f000 fb94 	bl	8002080 <MX_GPIO_Init>
  MX_DMA_Init();
 8001958:	f000 fb6a 	bl	8002030 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800195c:	f000 fb3e 	bl	8001fdc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001960:	f000 f96e 	bl	8001c40 <MX_ADC1_Init>
  MX_DAC_Init();
 8001964:	f000 faa2 	bl	8001eac <MX_DAC_Init>
  MX_TIM2_Init();
 8001968:	f000 faca 	bl	8001f00 <MX_TIM2_Init>
  MX_ADC2_Init();
 800196c:	f000 f9fa 	bl	8001d64 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001970:	f000 fa4a 	bl	8001e08 <MX_ADC3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int32_t test_array[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8001974:	4b6f      	ldr	r3, [pc, #444]	@ (8001b34 <main+0x1f0>)
 8001976:	1d3c      	adds	r4, r7, #4
 8001978:	461d      	mov	r5, r3
 800197a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800197c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001982:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001986:	e884 0003 	stmia.w	r4, {r0, r1}
  int32_t result = 0.0;
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
  arm_mean_q31(test_array, 10, &result);
 800198e:	463a      	mov	r2, r7
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	210a      	movs	r1, #10
 8001994:	4618      	mov	r0, r3
 8001996:	f004 fac7 	bl	8005f28 <arm_mean_q31>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
*/

  dac_value = 1;
 800199a:	4b67      	ldr	r3, [pc, #412]	@ (8001b38 <main+0x1f4>)
 800199c:	2201      	movs	r2, #1
 800199e:	601a      	str	r2, [r3, #0]

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // Wczenie DAC
 80019a0:	2100      	movs	r1, #0
 80019a2:	4866      	ldr	r0, [pc, #408]	@ (8001b3c <main+0x1f8>)
 80019a4:	f001 fecf 	bl	8003746 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241);  // Ustawienie 1V
 80019a8:	f240 43d9 	movw	r3, #1241	@ 0x4d9
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	4862      	ldr	r0, [pc, #392]	@ (8001b3c <main+0x1f8>)
 80019b2:	f001 ff1f 	bl	80037f4 <HAL_DAC_SetValue>
  HAL_ADC_Start(&hadc1);
 80019b6:	4862      	ldr	r0, [pc, #392]	@ (8001b40 <main+0x1fc>)
 80019b8:	f001 f816 	bl	80029e8 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, tab, 512);
 80019bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019c0:	4960      	ldr	r1, [pc, #384]	@ (8001b44 <main+0x200>)
 80019c2:	4861      	ldr	r0, [pc, #388]	@ (8001b48 <main+0x204>)
 80019c4:	f001 f9a0 	bl	8002d08 <HAL_ADC_Start_DMA>
  if (HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5) != HAL_OK) {
 80019c8:	2205      	movs	r2, #5
 80019ca:	4960      	ldr	r1, [pc, #384]	@ (8001b4c <main+0x208>)
 80019cc:	485c      	ldr	r0, [pc, #368]	@ (8001b40 <main+0x1fc>)
 80019ce:	f001 f99b 	bl	8002d08 <HAL_ADC_Start_DMA>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d002      	beq.n	80019de <main+0x9a>
      printf("Bd startu ADC z DMA!\n\r");
 80019d8:	485d      	ldr	r0, [pc, #372]	@ (8001b50 <main+0x20c>)
 80019da:	f006 f8b9 	bl	8007b50 <iprintf>
  }
  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 80019de:	2205      	movs	r2, #5
 80019e0:	495a      	ldr	r1, [pc, #360]	@ (8001b4c <main+0x208>)
 80019e2:	4857      	ldr	r0, [pc, #348]	@ (8001b40 <main+0x1fc>)
 80019e4:	f001 f990 	bl	8002d08 <HAL_ADC_Start_DMA>
  Read_CPU_Temperature_DMA();
 80019e8:	f7ff fe4c 	bl	8001684 <Read_CPU_Temperature_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for (int i =1;i<4;i++){
 80019ec:	2301      	movs	r3, #1
 80019ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80019f0:	e08a      	b.n	8001b08 <main+0x1c4>
		  toggle_pins();
 80019f2:	f7ff fb71 	bl	80010d8 <toggle_pins>
		  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 80019f6:	2205      	movs	r2, #5
 80019f8:	4954      	ldr	r1, [pc, #336]	@ (8001b4c <main+0x208>)
 80019fa:	4851      	ldr	r0, [pc, #324]	@ (8001b40 <main+0x1fc>)
 80019fc:	f001 f984 	bl	8002d08 <HAL_ADC_Start_DMA>
		  Read_CPU_Temperature_DMA();
 8001a00:	f7ff fe40 	bl	8001684 <Read_CPU_Temperature_DMA>
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
		  	  	  	                           (AD_RES_BUFFER[0] * 3.3f) / 4095.0f,
 8001a04:	4b51      	ldr	r3, [pc, #324]	@ (8001b4c <main+0x208>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	ee07 3a90 	vmov	s15, r3
 8001a0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a10:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001b54 <main+0x210>
 8001a14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a18:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001b58 <main+0x214>
 8001a1c:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001a20:	ee16 0a90 	vmov	r0, s13
 8001a24:	f7fe fe10 	bl	8000648 <__aeabi_f2d>
 8001a28:	4682      	mov	sl, r0
 8001a2a:	468b      	mov	fp, r1
		  	  	  	                           (AD_RES_BUFFER[1] * 3.3f) / 4095.0f,
 8001a2c:	4b47      	ldr	r3, [pc, #284]	@ (8001b4c <main+0x208>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a38:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001b54 <main+0x210>
 8001a3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a40:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001b58 <main+0x214>
 8001a44:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001a48:	ee16 0a90 	vmov	r0, s13
 8001a4c:	f7fe fdfc 	bl	8000648 <__aeabi_f2d>
 8001a50:	4604      	mov	r4, r0
 8001a52:	460d      	mov	r5, r1
		  	  	  	                           (AD_RES_BUFFER[2] * 3.3f) / 4095.0f,
 8001a54:	4b3d      	ldr	r3, [pc, #244]	@ (8001b4c <main+0x208>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a60:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001b54 <main+0x210>
 8001a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a68:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001b58 <main+0x214>
 8001a6c:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001a70:	ee16 0a90 	vmov	r0, s13
 8001a74:	f7fe fde8 	bl	8000648 <__aeabi_f2d>
 8001a78:	4680      	mov	r8, r0
 8001a7a:	4689      	mov	r9, r1
		  	  	  	                           (AD_RES_BUFFER[4] * 3.3f) / 4095.0f);
 8001a7c:	4b33      	ldr	r3, [pc, #204]	@ (8001b4c <main+0x208>)
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	ee07 3a90 	vmov	s15, r3
 8001a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a88:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001b54 <main+0x210>
 8001a8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a90:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001b58 <main+0x214>
 8001a94:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001a98:	ee16 0a90 	vmov	r0, s13
 8001a9c:	f7fe fdd4 	bl	8000648 <__aeabi_f2d>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001aa8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001aac:	e9cd 4500 	strd	r4, r5, [sp]
 8001ab0:	4652      	mov	r2, sl
 8001ab2:	465b      	mov	r3, fp
 8001ab4:	4829      	ldr	r0, [pc, #164]	@ (8001b5c <main+0x218>)
 8001ab6:	f006 f84b 	bl	8007b50 <iprintf>
		  for (int i = 0;i<512;i++){
 8001aba:	2300      	movs	r3, #0
 8001abc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001abe:	e018      	b.n	8001af2 <main+0x1ae>
		  	  		tab_ADC[i]=((tab[i] * 3.3f) / 4095.0f);
 8001ac0:	4a20      	ldr	r2, [pc, #128]	@ (8001b44 <main+0x200>)
 8001ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac8:	ee07 3a90 	vmov	s15, r3
 8001acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ad0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001b54 <main+0x210>
 8001ad4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ad8:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001b58 <main+0x214>
 8001adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b60 <main+0x21c>)
 8001ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	edc3 7a00 	vstr	s15, [r3]
		  for (int i = 0;i<512;i++){
 8001aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aee:	3301      	adds	r3, #1
 8001af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8001af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001af8:	dbe2      	blt.n	8001ac0 <main+0x17c>
		  	  		//printf("%.2f  %.2f\n\r",tab_ADC[i], (tab[1] * 3.3f) / 4095.0f);
		  	  	}

		  perform_fft();
 8001afa:	f7ff fbe7 	bl	80012cc <perform_fft>
		  analyze_fft_results();
 8001afe:	f7ff fc81 	bl	8001404 <analyze_fft_results>
	  for (int i =1;i<4;i++){
 8001b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b04:	3301      	adds	r3, #1
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b0a:	2b03      	cmp	r3, #3
 8001b0c:	f77f af71 	ble.w	80019f2 <main+0xae>

	  }

	  	for (int i = 0;i<512	;i++){
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b14:	e002      	b.n	8001b1c <main+0x1d8>
 8001b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b18:	3301      	adds	r3, #1
 8001b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b22:	dbf8      	blt.n	8001b16 <main+0x1d2>
	  		//tab_ADC[i]=((tab[1] * 3.3f) / 4095.0f);
	  		//printf("%.2f  \n\r",tab_ADC[i]);
	  	}


	  	Control_Heater();
 8001b24:	f7ff fec6 	bl	80018b4 <Control_Heater>
	  	HAL_Delay(1000);
 8001b28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b2c:	f000 fef4 	bl	8002918 <HAL_Delay>
	  for (int i =1;i<4;i++){
 8001b30:	e75c      	b.n	80019ec <main+0xa8>
 8001b32:	bf00      	nop
 8001b34:	08009fbc 	.word	0x08009fbc
 8001b38:	20001efc 	.word	0x20001efc
 8001b3c:	20002098 	.word	0x20002098
 8001b40:	20001f00 	.word	0x20001f00
 8001b44:	200002f8 	.word	0x200002f8
 8001b48:	20001f48 	.word	0x20001f48
 8001b4c:	200002e4 	.word	0x200002e4
 8001b50:	08009f68 	.word	0x08009f68
 8001b54:	40533333 	.word	0x40533333
 8001b58:	457ff000 	.word	0x457ff000
 8001b5c:	08009f84 	.word	0x08009f84
 8001b60:	20000af8 	.word	0x20000af8

08001b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b094      	sub	sp, #80	@ 0x50
 8001b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6a:	f107 031c 	add.w	r3, r7, #28
 8001b6e:	2234      	movs	r2, #52	@ 0x34
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f006 f841 	bl	8007bfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b78:	f107 0308 	add.w	r3, r7, #8
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b88:	2300      	movs	r3, #0
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c38 <SystemClock_Config+0xd4>)
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b90:	4a29      	ldr	r2, [pc, #164]	@ (8001c38 <SystemClock_Config+0xd4>)
 8001b92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b98:	4b27      	ldr	r3, [pc, #156]	@ (8001c38 <SystemClock_Config+0xd4>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	4b24      	ldr	r3, [pc, #144]	@ (8001c3c <SystemClock_Config+0xd8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001bb0:	4a22      	ldr	r2, [pc, #136]	@ (8001c3c <SystemClock_Config+0xd8>)
 8001bb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b20      	ldr	r3, [pc, #128]	@ (8001c3c <SystemClock_Config+0xd8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bc0:	603b      	str	r3, [r7, #0]
 8001bc2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bcc:	2310      	movs	r3, #16
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001bd8:	2310      	movs	r3, #16
 8001bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001bdc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001be0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001be2:	2304      	movs	r3, #4
 8001be4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001be6:	2302      	movs	r3, #2
 8001be8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bea:	2302      	movs	r3, #2
 8001bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bee:	f107 031c 	add.w	r3, r7, #28
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f002 ff04 	bl	8004a00 <HAL_RCC_OscConfig>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001bfe:	f000 faad 	bl	800215c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c02:	230f      	movs	r3, #15
 8001c04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c06:	2302      	movs	r3, #2
 8001c08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001c14:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c1a:	f107 0308 	add.w	r3, r7, #8
 8001c1e:	2102      	movs	r1, #2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f002 fba3 	bl	800436c <HAL_RCC_ClockConfig>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001c2c:	f000 fa96 	bl	800215c <Error_Handler>
  }
}
 8001c30:	bf00      	nop
 8001c32:	3750      	adds	r7, #80	@ 0x50
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40007000 	.word	0x40007000

08001c40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c46:	463b      	mov	r3, r7
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c52:	4b40      	ldr	r3, [pc, #256]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c54:	4a40      	ldr	r2, [pc, #256]	@ (8001d58 <MX_ADC1_Init+0x118>)
 8001c56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c58:	4b3e      	ldr	r3, [pc, #248]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c5e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001c64:	4b3b      	ldr	r3, [pc, #236]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c66:	2201      	movs	r2, #1
 8001c68:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001c70:	4b38      	ldr	r3, [pc, #224]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001c78:	4b36      	ldr	r3, [pc, #216]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c7e:	4b35      	ldr	r3, [pc, #212]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c84:	4b33      	ldr	r3, [pc, #204]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c86:	4a35      	ldr	r2, [pc, #212]	@ (8001d5c <MX_ADC1_Init+0x11c>)
 8001c88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c8a:	4b32      	ldr	r3, [pc, #200]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8001c90:	4b30      	ldr	r3, [pc, #192]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c92:	2205      	movs	r2, #5
 8001c94:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c96:	4b2f      	ldr	r3, [pc, #188]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ca4:	482b      	ldr	r0, [pc, #172]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001ca6:	f000 fe5b 	bl	8002960 <HAL_ADC_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001cb0:	f000 fa54 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001cb4:	230a      	movs	r3, #10
 8001cb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001cbc:	2306      	movs	r3, #6
 8001cbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cc0:	463b      	mov	r3, r7
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4823      	ldr	r0, [pc, #140]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001cc6:	f001 f95b 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001cd0:	f000 fa44 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001cd4:	230b      	movs	r3, #11
 8001cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	4619      	mov	r1, r3
 8001ce0:	481c      	ldr	r0, [pc, #112]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001ce2:	f001 f94d 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001cec:	f000 fa36 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4814      	ldr	r0, [pc, #80]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001d02:	f001 f93d 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001d0c:	f000 fa26 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001d10:	230d      	movs	r3, #13
 8001d12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001d14:	2304      	movs	r3, #4
 8001d16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001d1e:	f001 f92f 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001d28:	f000 fa18 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <MX_ADC1_Init+0x120>)
 8001d2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001d30:	2305      	movs	r3, #5
 8001d32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d34:	2307      	movs	r3, #7
 8001d36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d38:	463b      	mov	r3, r7
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <MX_ADC1_Init+0x114>)
 8001d3e:	f001 f91f 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001d48:	f000 fa08 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d4c:	bf00      	nop
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20001f00 	.word	0x20001f00
 8001d58:	40012000 	.word	0x40012000
 8001d5c:	0f000001 	.word	0x0f000001
 8001d60:	10000012 	.word	0x10000012

08001d64 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001d76:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d78:	4a21      	ldr	r2, [pc, #132]	@ (8001e00 <MX_ADC2_Init+0x9c>)
 8001d7a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001d88:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001da2:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001da4:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <MX_ADC2_Init+0xa0>)
 8001da6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001da8:	4b14      	ldr	r3, [pc, #80]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001dae:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001db0:	2201      	movs	r2, #1
 8001db2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001db4:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001dc2:	480e      	ldr	r0, [pc, #56]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001dc4:	f000 fdcc 	bl	8002960 <HAL_ADC_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001dce:	f000 f9c5 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001dde:	463b      	mov	r3, r7
 8001de0:	4619      	mov	r1, r3
 8001de2:	4806      	ldr	r0, [pc, #24]	@ (8001dfc <MX_ADC2_Init+0x98>)
 8001de4:	f001 f8cc 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001dee:	f000 f9b5 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20001f48 	.word	0x20001f48
 8001e00:	40012100 	.word	0x40012100
 8001e04:	0f000001 	.word	0x0f000001

08001e08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e0e:	463b      	mov	r3, r7
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001e1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e1c:	4a21      	ldr	r2, [pc, #132]	@ (8001ea4 <MX_ADC3_Init+0x9c>)
 8001e1e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001e26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001e32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e40:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e46:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e48:	4a17      	ldr	r2, [pc, #92]	@ (8001ea8 <MX_ADC3_Init+0xa0>)
 8001e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001e52:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001e66:	480e      	ldr	r0, [pc, #56]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e68:	f000 fd7a 	bl	8002960 <HAL_ADC_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8001e72:	f000 f973 	bl	800215c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e76:	2301      	movs	r3, #1
 8001e78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001e82:	463b      	mov	r3, r7
 8001e84:	4619      	mov	r1, r3
 8001e86:	4806      	ldr	r0, [pc, #24]	@ (8001ea0 <MX_ADC3_Init+0x98>)
 8001e88:	f001 f87a 	bl	8002f80 <HAL_ADC_ConfigChannel>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8001e92:	f000 f963 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20001f90 	.word	0x20001f90
 8001ea4:	40012200 	.word	0x40012200
 8001ea8:	0f000001 	.word	0x0f000001

08001eac <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001eb2:	463b      	mov	r3, r7
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <MX_DAC_Init+0x4c>)
 8001ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8001efc <MX_DAC_Init+0x50>)
 8001ebe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001ec0:	480d      	ldr	r0, [pc, #52]	@ (8001ef8 <MX_DAC_Init+0x4c>)
 8001ec2:	f001 fc1e 	bl	8003702 <HAL_DAC_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001ecc:	f000 f946 	bl	800215c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ed8:	463b      	mov	r3, r7
 8001eda:	2200      	movs	r2, #0
 8001edc:	4619      	mov	r1, r3
 8001ede:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <MX_DAC_Init+0x4c>)
 8001ee0:	f001 fccc 	bl	800387c <HAL_DAC_ConfigChannel>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001eea:	f000 f937 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20002098 	.word	0x20002098
 8001efc:	40007400 	.word	0x40007400

08001f00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f06:	f107 0320 	add.w	r3, r7, #32
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]
 8001f1e:	615a      	str	r2, [r3, #20]
 8001f20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f22:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f30:	4b29      	ldr	r3, [pc, #164]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f36:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f3e:	4b26      	ldr	r3, [pc, #152]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f44:	4b24      	ldr	r3, [pc, #144]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f46:	2280      	movs	r2, #128	@ 0x80
 8001f48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f4a:	4823      	ldr	r0, [pc, #140]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f4c:	f002 fff6 	bl	8004f3c <HAL_TIM_PWM_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001f56:	f000 f901 	bl	800215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f62:	f107 0320 	add.w	r3, r7, #32
 8001f66:	4619      	mov	r1, r3
 8001f68:	481b      	ldr	r0, [pc, #108]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f6a:	f003 fb55 	bl	8005618 <HAL_TIMEx_MasterConfigSynchronization>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001f74:	f000 f8f2 	bl	800215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f78:	2360      	movs	r3, #96	@ 0x60
 8001f7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4812      	ldr	r0, [pc, #72]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001f90:	f003 f824 	bl	8004fdc <HAL_TIM_PWM_ConfigChannel>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001f9a:	f000 f8df 	bl	800215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001fa6:	f003 f819 	bl	8004fdc <HAL_TIM_PWM_ConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001fb0:	f000 f8d4 	bl	800215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4807      	ldr	r0, [pc, #28]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001fbc:	f003 f80e 	bl	8004fdc <HAL_TIM_PWM_ConfigChannel>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001fc6:	f000 f8c9 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fca:	4803      	ldr	r0, [pc, #12]	@ (8001fd8 <MX_TIM2_Init+0xd8>)
 8001fcc:	f000 fa66 	bl	800249c <HAL_TIM_MspPostInit>

}
 8001fd0:	bf00      	nop
 8001fd2:	3728      	adds	r7, #40	@ 0x28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	200020ac 	.word	0x200020ac

08001fdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	@ (800202c <MX_USART2_UART_Init+0x50>)
 8001fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fe6:	4b10      	ldr	r3, [pc, #64]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fee:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002000:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8002002:	220c      	movs	r2, #12
 8002004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002006:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8002008:	2200      	movs	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800200c:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002012:	4805      	ldr	r0, [pc, #20]	@ (8002028 <MX_USART2_UART_Init+0x4c>)
 8002014:	f003 fb7c 	bl	8005710 <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800201e:	f000 f89d 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200020f4 	.word	0x200020f4
 800202c:	40004400 	.word	0x40004400

08002030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	4b10      	ldr	r3, [pc, #64]	@ (800207c <MX_DMA_Init+0x4c>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a0f      	ldr	r2, [pc, #60]	@ (800207c <MX_DMA_Init+0x4c>)
 8002040:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b0d      	ldr	r3, [pc, #52]	@ (800207c <MX_DMA_Init+0x4c>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002052:	2200      	movs	r2, #0
 8002054:	2100      	movs	r1, #0
 8002056:	2038      	movs	r0, #56	@ 0x38
 8002058:	f001 fb1d 	bl	8003696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800205c:	2038      	movs	r0, #56	@ 0x38
 800205e:	f001 fb36 	bl	80036ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	203a      	movs	r0, #58	@ 0x3a
 8002068:	f001 fb15 	bl	8003696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800206c:	203a      	movs	r0, #58	@ 0x3a
 800206e:	f001 fb2e 	bl	80036ce <HAL_NVIC_EnableIRQ>

}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40023800 	.word	0x40023800

08002080 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	@ 0x28
 8002084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
 8002094:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	4b2d      	ldr	r3, [pc, #180]	@ (8002150 <MX_GPIO_Init+0xd0>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	4a2c      	ldr	r2, [pc, #176]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	4b26      	ldr	r3, [pc, #152]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	4a25      	ldr	r2, [pc, #148]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c2:	4b23      	ldr	r3, [pc, #140]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	4a17      	ldr	r2, [pc, #92]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fa:	4b15      	ldr	r3, [pc, #84]	@ (8002150 <MX_GPIO_Init+0xd0>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002106:	2200      	movs	r2, #0
 8002108:	2120      	movs	r1, #32
 800210a:	4812      	ldr	r0, [pc, #72]	@ (8002154 <MX_GPIO_Init+0xd4>)
 800210c:	f002 f914 	bl	8004338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002110:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002116:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800211a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	480c      	ldr	r0, [pc, #48]	@ (8002158 <MX_GPIO_Init+0xd8>)
 8002128:	f001 ff72 	bl	8004010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800212c:	2320      	movs	r3, #32
 800212e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002130:	2301      	movs	r3, #1
 8002132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002138:	2300      	movs	r3, #0
 800213a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	4619      	mov	r1, r3
 8002142:	4804      	ldr	r0, [pc, #16]	@ (8002154 <MX_GPIO_Init+0xd4>)
 8002144:	f001 ff64 	bl	8004010 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002148:	bf00      	nop
 800214a:	3728      	adds	r7, #40	@ 0x28
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40023800 	.word	0x40023800
 8002154:	40020000 	.word	0x40020000
 8002158:	40020800 	.word	0x40020800

0800215c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002160:	b672      	cpsid	i
}
 8002162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <Error_Handler+0x8>

08002168 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	607b      	str	r3, [r7, #4]
 8002172:	4b10      	ldr	r3, [pc, #64]	@ (80021b4 <HAL_MspInit+0x4c>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002176:	4a0f      	ldr	r2, [pc, #60]	@ (80021b4 <HAL_MspInit+0x4c>)
 8002178:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800217c:	6453      	str	r3, [r2, #68]	@ 0x44
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <HAL_MspInit+0x4c>)
 8002180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	603b      	str	r3, [r7, #0]
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_MspInit+0x4c>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	4a08      	ldr	r2, [pc, #32]	@ (80021b4 <HAL_MspInit+0x4c>)
 8002194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002198:	6413      	str	r3, [r2, #64]	@ 0x40
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_MspInit+0x4c>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a2:	603b      	str	r3, [r7, #0]
 80021a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021a6:	2007      	movs	r0, #7
 80021a8:	f001 fa6a 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40023800 	.word	0x40023800

080021b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08e      	sub	sp, #56	@ 0x38
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a75      	ldr	r2, [pc, #468]	@ (80023ac <HAL_ADC_MspInit+0x1f4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d158      	bne.n	800228c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	623b      	str	r3, [r7, #32]
 80021de:	4b74      	ldr	r3, [pc, #464]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80021e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e2:	4a73      	ldr	r2, [pc, #460]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80021e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ea:	4b71      	ldr	r3, [pc, #452]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80021ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f2:	623b      	str	r3, [r7, #32]
 80021f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	61fb      	str	r3, [r7, #28]
 80021fa:	4b6d      	ldr	r3, [pc, #436]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	4a6c      	ldr	r2, [pc, #432]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 8002200:	f043 0304 	orr.w	r3, r3, #4
 8002204:	6313      	str	r3, [r2, #48]	@ 0x30
 8002206:	4b6a      	ldr	r3, [pc, #424]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	61fb      	str	r3, [r7, #28]
 8002210:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002212:	230f      	movs	r3, #15
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002216:	2303      	movs	r3, #3
 8002218:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002222:	4619      	mov	r1, r3
 8002224:	4863      	ldr	r0, [pc, #396]	@ (80023b4 <HAL_ADC_MspInit+0x1fc>)
 8002226:	f001 fef3 	bl	8004010 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800222a:	4b63      	ldr	r3, [pc, #396]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 800222c:	4a63      	ldr	r2, [pc, #396]	@ (80023bc <HAL_ADC_MspInit+0x204>)
 800222e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002230:	4b61      	ldr	r3, [pc, #388]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002232:	2200      	movs	r2, #0
 8002234:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002236:	4b60      	ldr	r3, [pc, #384]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002238:	2200      	movs	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800223c:	4b5e      	ldr	r3, [pc, #376]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002242:	4b5d      	ldr	r3, [pc, #372]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002244:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002248:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800224a:	4b5b      	ldr	r3, [pc, #364]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 800224c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002250:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002252:	4b59      	ldr	r3, [pc, #356]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002254:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002258:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800225a:	4b57      	ldr	r3, [pc, #348]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 800225c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002260:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002262:	4b55      	ldr	r3, [pc, #340]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002268:	4b53      	ldr	r3, [pc, #332]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800226e:	4852      	ldr	r0, [pc, #328]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002270:	f001 fb5e 	bl	8003930 <HAL_DMA_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800227a:	f7ff ff6f 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a4d      	ldr	r2, [pc, #308]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002282:	639a      	str	r2, [r3, #56]	@ 0x38
 8002284:	4a4c      	ldr	r2, [pc, #304]	@ (80023b8 <HAL_ADC_MspInit+0x200>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800228a:	e08b      	b.n	80023a4 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a4b      	ldr	r2, [pc, #300]	@ (80023c0 <HAL_ADC_MspInit+0x208>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d159      	bne.n	800234a <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	4b45      	ldr	r3, [pc, #276]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	4a44      	ldr	r2, [pc, #272]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80022a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022a6:	4b42      	ldr	r3, [pc, #264]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a3d      	ldr	r2, [pc, #244]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022ce:	2301      	movs	r3, #1
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022d2:	2303      	movs	r3, #3
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022de:	4619      	mov	r1, r3
 80022e0:	4838      	ldr	r0, [pc, #224]	@ (80023c4 <HAL_ADC_MspInit+0x20c>)
 80022e2:	f001 fe95 	bl	8004010 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80022e6:	4b38      	ldr	r3, [pc, #224]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 80022e8:	4a38      	ldr	r2, [pc, #224]	@ (80023cc <HAL_ADC_MspInit+0x214>)
 80022ea:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80022ec:	4b36      	ldr	r3, [pc, #216]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 80022ee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022f2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022f4:	4b34      	ldr	r3, [pc, #208]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80022fa:	4b33      	ldr	r3, [pc, #204]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002300:	4b31      	ldr	r3, [pc, #196]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002302:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002306:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002308:	4b2f      	ldr	r3, [pc, #188]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 800230a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800230e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002310:	4b2d      	ldr	r3, [pc, #180]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002312:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002316:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002318:	4b2b      	ldr	r3, [pc, #172]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 800231a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800231e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002320:	4b29      	ldr	r3, [pc, #164]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002322:	2200      	movs	r2, #0
 8002324:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002326:	4b28      	ldr	r3, [pc, #160]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002328:	2200      	movs	r2, #0
 800232a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800232c:	4826      	ldr	r0, [pc, #152]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 800232e:	f001 faff 	bl	8003930 <HAL_DMA_Init>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8002338:	f7ff ff10 	bl	800215c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a22      	ldr	r2, [pc, #136]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002340:	639a      	str	r2, [r3, #56]	@ 0x38
 8002342:	4a21      	ldr	r2, [pc, #132]	@ (80023c8 <HAL_ADC_MspInit+0x210>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002348:	e02c      	b.n	80023a4 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC3)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a20      	ldr	r2, [pc, #128]	@ (80023d0 <HAL_ADC_MspInit+0x218>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d127      	bne.n	80023a4 <HAL_ADC_MspInit+0x1ec>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002354:	2300      	movs	r3, #0
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 800235a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235c:	4a14      	ldr	r2, [pc, #80]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 800235e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002362:	6453      	str	r3, [r2, #68]	@ 0x44
 8002364:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 8002366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 8002376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_ADC_MspInit+0x1f8>)
 8002382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800238c:	2302      	movs	r3, #2
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002390:	2303      	movs	r3, #3
 8002392:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002398:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239c:	4619      	mov	r1, r3
 800239e:	4809      	ldr	r0, [pc, #36]	@ (80023c4 <HAL_ADC_MspInit+0x20c>)
 80023a0:	f001 fe36 	bl	8004010 <HAL_GPIO_Init>
}
 80023a4:	bf00      	nop
 80023a6:	3738      	adds	r7, #56	@ 0x38
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40012000 	.word	0x40012000
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020800 	.word	0x40020800
 80023b8:	20001fd8 	.word	0x20001fd8
 80023bc:	40026410 	.word	0x40026410
 80023c0:	40012100 	.word	0x40012100
 80023c4:	40020000 	.word	0x40020000
 80023c8:	20002038 	.word	0x20002038
 80023cc:	40026440 	.word	0x40026440
 80023d0:	40012200 	.word	0x40012200

080023d4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08a      	sub	sp, #40	@ 0x28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a17      	ldr	r2, [pc, #92]	@ (8002450 <HAL_DAC_MspInit+0x7c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d127      	bne.n	8002446 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	4b16      	ldr	r3, [pc, #88]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	4a15      	ldr	r2, [pc, #84]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 8002400:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002404:	6413      	str	r3, [r2, #64]	@ 0x40
 8002406:	4b13      	ldr	r3, [pc, #76]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	4a0e      	ldr	r2, [pc, #56]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6313      	str	r3, [r2, #48]	@ 0x30
 8002422:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <HAL_DAC_MspInit+0x80>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800242e:	2310      	movs	r3, #16
 8002430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002432:	2303      	movs	r3, #3
 8002434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243a:	f107 0314 	add.w	r3, r7, #20
 800243e:	4619      	mov	r1, r3
 8002440:	4805      	ldr	r0, [pc, #20]	@ (8002458 <HAL_DAC_MspInit+0x84>)
 8002442:	f001 fde5 	bl	8004010 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8002446:	bf00      	nop
 8002448:	3728      	adds	r7, #40	@ 0x28
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40007400 	.word	0x40007400
 8002454:	40023800 	.word	0x40023800
 8002458:	40020000 	.word	0x40020000

0800245c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800246c:	d10d      	bne.n	800248a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <HAL_TIM_PWM_MspInit+0x3c>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	4a08      	ldr	r2, [pc, #32]	@ (8002498 <HAL_TIM_PWM_MspInit+0x3c>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6413      	str	r3, [r2, #64]	@ 0x40
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <HAL_TIM_PWM_MspInit+0x3c>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40023800 	.word	0x40023800

0800249c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	@ 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024bc:	d13d      	bne.n	800253a <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	4b20      	ldr	r3, [pc, #128]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	4a18      	ldr	r2, [pc, #96]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ea:	4b16      	ldr	r3, [pc, #88]	@ (8002544 <HAL_TIM_MspPostInit+0xa8>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80024f6:	f240 4304 	movw	r3, #1028	@ 0x404
 80024fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fc:	2302      	movs	r3, #2
 80024fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002504:	2300      	movs	r3, #0
 8002506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002508:	2301      	movs	r3, #1
 800250a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	4619      	mov	r1, r3
 8002512:	480d      	ldr	r0, [pc, #52]	@ (8002548 <HAL_TIM_MspPostInit+0xac>)
 8002514:	f001 fd7c 	bl	8004010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002518:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251e:	2302      	movs	r3, #2
 8002520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002526:	2300      	movs	r3, #0
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800252a:	2301      	movs	r3, #1
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252e:	f107 0314 	add.w	r3, r7, #20
 8002532:	4619      	mov	r1, r3
 8002534:	4805      	ldr	r0, [pc, #20]	@ (800254c <HAL_TIM_MspPostInit+0xb0>)
 8002536:	f001 fd6b 	bl	8004010 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800253a:	bf00      	nop
 800253c:	3728      	adds	r7, #40	@ 0x28
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800
 8002548:	40020400 	.word	0x40020400
 800254c:	40020000 	.word	0x40020000

08002550 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	@ 0x28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a19      	ldr	r2, [pc, #100]	@ (80025d4 <HAL_UART_MspInit+0x84>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d12b      	bne.n	80025ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	4a17      	ldr	r2, [pc, #92]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 800257c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002580:	6413      	str	r3, [r2, #64]	@ 0x40
 8002582:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	4b11      	ldr	r3, [pc, #68]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	4a10      	ldr	r2, [pc, #64]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	6313      	str	r3, [r2, #48]	@ 0x30
 800259e:	4b0e      	ldr	r3, [pc, #56]	@ (80025d8 <HAL_UART_MspInit+0x88>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025aa:	230c      	movs	r3, #12
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ae:	2302      	movs	r3, #2
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b6:	2303      	movs	r3, #3
 80025b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025ba:	2307      	movs	r3, #7
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	4805      	ldr	r0, [pc, #20]	@ (80025dc <HAL_UART_MspInit+0x8c>)
 80025c6:	f001 fd23 	bl	8004010 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80025ca:	bf00      	nop
 80025cc:	3728      	adds	r7, #40	@ 0x28
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40004400 	.word	0x40004400
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40020000 	.word	0x40020000

080025e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <NMI_Handler+0x4>

080025e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <HardFault_Handler+0x4>

080025f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <MemManage_Handler+0x4>

080025f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fc:	bf00      	nop
 80025fe:	e7fd      	b.n	80025fc <BusFault_Handler+0x4>

08002600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002604:	bf00      	nop
 8002606:	e7fd      	b.n	8002604 <UsageFault_Handler+0x4>

08002608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002636:	f000 f94f 	bl	80028d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002644:	4802      	ldr	r0, [pc, #8]	@ (8002650 <DMA2_Stream0_IRQHandler+0x10>)
 8002646:	f001 fa79 	bl	8003b3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20001fd8 	.word	0x20001fd8

08002654 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002658:	4802      	ldr	r0, [pc, #8]	@ (8002664 <DMA2_Stream2_IRQHandler+0x10>)
 800265a:	f001 fa6f 	bl	8003b3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20002038 	.word	0x20002038

08002668 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return 1;
 800266c:	2301      	movs	r3, #1
}
 800266e:	4618      	mov	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <_kill>:

int _kill(int pid, int sig)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002682:	f005 fb0d 	bl	8007ca0 <__errno>
 8002686:	4603      	mov	r3, r0
 8002688:	2216      	movs	r2, #22
 800268a:	601a      	str	r2, [r3, #0]
  return -1;
 800268c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <_exit>:

void _exit (int status)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026a0:	f04f 31ff 	mov.w	r1, #4294967295
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff ffe7 	bl	8002678 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026aa:	bf00      	nop
 80026ac:	e7fd      	b.n	80026aa <_exit+0x12>

080026ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b086      	sub	sp, #24
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	60f8      	str	r0, [r7, #12]
 80026b6:	60b9      	str	r1, [r7, #8]
 80026b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	e00a      	b.n	80026d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c0:	f3af 8000 	nop.w
 80026c4:	4601      	mov	r1, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	60ba      	str	r2, [r7, #8]
 80026cc:	b2ca      	uxtb	r2, r1
 80026ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	3301      	adds	r3, #1
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	429a      	cmp	r2, r3
 80026dc:	dbf0      	blt.n	80026c0 <_read+0x12>
  }

  return len;
 80026de:	687b      	ldr	r3, [r7, #4]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002710:	605a      	str	r2, [r3, #4]
  return 0;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_isatty>:

int _isatty(int file)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002728:	2301      	movs	r3, #1
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002736:	b480      	push	{r7}
 8002738:	b085      	sub	sp, #20
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002758:	4a14      	ldr	r2, [pc, #80]	@ (80027ac <_sbrk+0x5c>)
 800275a:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <_sbrk+0x60>)
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <_sbrk+0x64>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800276c:	4b11      	ldr	r3, [pc, #68]	@ (80027b4 <_sbrk+0x64>)
 800276e:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <_sbrk+0x68>)
 8002770:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002772:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <_sbrk+0x64>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4413      	add	r3, r2
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	429a      	cmp	r2, r3
 800277e:	d207      	bcs.n	8002790 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002780:	f005 fa8e 	bl	8007ca0 <__errno>
 8002784:	4603      	mov	r3, r0
 8002786:	220c      	movs	r2, #12
 8002788:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295
 800278e:	e009      	b.n	80027a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002790:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <_sbrk+0x64>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002796:	4b07      	ldr	r3, [pc, #28]	@ (80027b4 <_sbrk+0x64>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4413      	add	r3, r2
 800279e:	4a05      	ldr	r2, [pc, #20]	@ (80027b4 <_sbrk+0x64>)
 80027a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027a2:	68fb      	ldr	r3, [r7, #12]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20020000 	.word	0x20020000
 80027b0:	00000400 	.word	0x00000400
 80027b4:	20002140 	.word	0x20002140
 80027b8:	20002298 	.word	0x20002298

080027bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027c0:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <SystemInit+0x20>)
 80027c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c6:	4a05      	ldr	r2, [pc, #20]	@ (80027dc <SystemInit+0x20>)
 80027c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002818 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027e4:	f7ff ffea 	bl	80027bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027e8:	480c      	ldr	r0, [pc, #48]	@ (800281c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ea:	490d      	ldr	r1, [pc, #52]	@ (8002820 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f0:	e002      	b.n	80027f8 <LoopCopyDataInit>

080027f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027f6:	3304      	adds	r3, #4

080027f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027fc:	d3f9      	bcc.n	80027f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002800:	4c0a      	ldr	r4, [pc, #40]	@ (800282c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002804:	e001      	b.n	800280a <LoopFillZerobss>

08002806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002808:	3204      	adds	r2, #4

0800280a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800280a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800280c:	d3fb      	bcc.n	8002806 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800280e:	f005 fa4d 	bl	8007cac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002812:	f7ff f897 	bl	8001944 <main>
  bx  lr    
 8002816:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002818:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800281c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002820:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002824:	0801d7e0 	.word	0x0801d7e0
  ldr r2, =_sbss
 8002828:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800282c:	20002294 	.word	0x20002294

08002830 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002830:	e7fe      	b.n	8002830 <ADC_IRQHandler>
	...

08002834 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002838:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <HAL_Init+0x40>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a0d      	ldr	r2, [pc, #52]	@ (8002874 <HAL_Init+0x40>)
 800283e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002842:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <HAL_Init+0x40>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_Init+0x40>)
 800284a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800284e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002850:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <HAL_Init+0x40>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <HAL_Init+0x40>)
 8002856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800285a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800285c:	2003      	movs	r0, #3
 800285e:	f000 ff0f 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002862:	2000      	movs	r0, #0
 8002864:	f000 f808 	bl	8002878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002868:	f7ff fc7e 	bl	8002168 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40023c00 	.word	0x40023c00

08002878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002880:	4b12      	ldr	r3, [pc, #72]	@ (80028cc <HAL_InitTick+0x54>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <HAL_InitTick+0x58>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800288e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002892:	fbb2 f3f3 	udiv	r3, r2, r3
 8002896:	4618      	mov	r0, r3
 8002898:	f000 ff27 	bl	80036ea <HAL_SYSTICK_Config>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e00e      	b.n	80028c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b0f      	cmp	r3, #15
 80028aa:	d80a      	bhi.n	80028c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028ac:	2200      	movs	r2, #0
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	f04f 30ff 	mov.w	r0, #4294967295
 80028b4:	f000 feef 	bl	8003696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028b8:	4a06      	ldr	r2, [pc, #24]	@ (80028d4 <HAL_InitTick+0x5c>)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	e000      	b.n	80028c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	20000000 	.word	0x20000000
 80028d0:	20000008 	.word	0x20000008
 80028d4:	20000004 	.word	0x20000004

080028d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028dc:	4b06      	ldr	r3, [pc, #24]	@ (80028f8 <HAL_IncTick+0x20>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <HAL_IncTick+0x24>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4413      	add	r3, r2
 80028e8:	4a04      	ldr	r2, [pc, #16]	@ (80028fc <HAL_IncTick+0x24>)
 80028ea:	6013      	str	r3, [r2, #0]
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	20000008 	.word	0x20000008
 80028fc:	20002144 	.word	0x20002144

08002900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  return uwTick;
 8002904:	4b03      	ldr	r3, [pc, #12]	@ (8002914 <HAL_GetTick+0x14>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20002144 	.word	0x20002144

08002918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002920:	f7ff ffee 	bl	8002900 <HAL_GetTick>
 8002924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002930:	d005      	beq.n	800293e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002932:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <HAL_Delay+0x44>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4413      	add	r3, r2
 800293c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800293e:	bf00      	nop
 8002940:	f7ff ffde 	bl	8002900 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	429a      	cmp	r2, r3
 800294e:	d8f7      	bhi.n	8002940 <HAL_Delay+0x28>
  {
  }
}
 8002950:	bf00      	nop
 8002952:	bf00      	nop
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20000008 	.word	0x20000008

08002960 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002968:	2300      	movs	r3, #0
 800296a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e033      	b.n	80029de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff fc1a 	bl	80021b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	f003 0310 	and.w	r3, r3, #16
 800299a:	2b00      	cmp	r3, #0
 800299c:	d118      	bne.n	80029d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029a6:	f023 0302 	bic.w	r3, r3, #2
 80029aa:	f043 0202 	orr.w	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 fc16 	bl	80031e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f023 0303 	bic.w	r3, r3, #3
 80029c6:	f043 0201 	orr.w	r2, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80029ce:	e001      	b.n	80029d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_Start+0x1a>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e0b2      	b.n	8002b68 <HAL_ADC_Start+0x180>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d018      	beq.n	8002a4a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a28:	4b52      	ldr	r3, [pc, #328]	@ (8002b74 <HAL_ADC_Start+0x18c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a52      	ldr	r2, [pc, #328]	@ (8002b78 <HAL_ADC_Start+0x190>)
 8002a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a32:	0c9a      	lsrs	r2, r3, #18
 8002a34:	4613      	mov	r3, r2
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4413      	add	r3, r2
 8002a3a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a3c:	e002      	b.n	8002a44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	3b01      	subs	r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f9      	bne.n	8002a3e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d17a      	bne.n	8002b4e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a82:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a96:	d106      	bne.n	8002aa6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9c:	f023 0206 	bic.w	r2, r3, #6
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	645a      	str	r2, [r3, #68]	@ 0x44
 8002aa4:	e002      	b.n	8002aac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ab4:	4b31      	ldr	r3, [pc, #196]	@ (8002b7c <HAL_ADC_Start+0x194>)
 8002ab6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ac0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d12a      	bne.n	8002b24 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2b      	ldr	r2, [pc, #172]	@ (8002b80 <HAL_ADC_Start+0x198>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d015      	beq.n	8002b04 <HAL_ADC_Start+0x11c>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a29      	ldr	r2, [pc, #164]	@ (8002b84 <HAL_ADC_Start+0x19c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d105      	bne.n	8002aee <HAL_ADC_Start+0x106>
 8002ae2:	4b26      	ldr	r3, [pc, #152]	@ (8002b7c <HAL_ADC_Start+0x194>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f003 031f 	and.w	r3, r3, #31
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00a      	beq.n	8002b04 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a25      	ldr	r2, [pc, #148]	@ (8002b88 <HAL_ADC_Start+0x1a0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d136      	bne.n	8002b66 <HAL_ADC_Start+0x17e>
 8002af8:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <HAL_ADC_Start+0x194>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 0310 	and.w	r3, r3, #16
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d130      	bne.n	8002b66 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d129      	bne.n	8002b66 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b20:	609a      	str	r2, [r3, #8]
 8002b22:	e020      	b.n	8002b66 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a15      	ldr	r2, [pc, #84]	@ (8002b80 <HAL_ADC_Start+0x198>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d11b      	bne.n	8002b66 <HAL_ADC_Start+0x17e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d114      	bne.n	8002b66 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	e00b      	b.n	8002b66 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	f043 0210 	orr.w	r2, r3, #16
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	f043 0201 	orr.w	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	20000000 	.word	0x20000000
 8002b78:	431bde83 	.word	0x431bde83
 8002b7c:	40012300 	.word	0x40012300
 8002b80:	40012000 	.word	0x40012000
 8002b84:	40012100 	.word	0x40012100
 8002b88:	40012200 	.word	0x40012200

08002b8c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d101      	bne.n	8002ba2 <HAL_ADC_Stop+0x16>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e021      	b.n	8002be6 <HAL_ADC_Stop+0x5a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0201 	bic.w	r2, r2, #1
 8002bb8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d109      	bne.n	8002bdc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b084      	sub	sp, #16
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c0e:	d113      	bne.n	8002c38 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c1e:	d10b      	bne.n	8002c38 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c24:	f043 0220 	orr.w	r2, r3, #32
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e063      	b.n	8002d00 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c38:	f7ff fe62 	bl	8002900 <HAL_GetTick>
 8002c3c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c3e:	e021      	b.n	8002c84 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c46:	d01d      	beq.n	8002c84 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d007      	beq.n	8002c5e <HAL_ADC_PollForConversion+0x6c>
 8002c4e:	f7ff fe57 	bl	8002900 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d212      	bcs.n	8002c84 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d00b      	beq.n	8002c84 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	f043 0204 	orr.w	r2, r3, #4
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e03d      	b.n	8002d00 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d1d6      	bne.n	8002c40 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f06f 0212 	mvn.w	r2, #18
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d123      	bne.n	8002cfe <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d11f      	bne.n	8002cfe <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d006      	beq.n	8002cda <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d111      	bne.n	8002cfe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d105      	bne.n	8002cfe <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	f043 0201 	orr.w	r2, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_Start_DMA+0x1e>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e0e9      	b.n	8002efa <HAL_ADC_Start_DMA+0x1f2>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d018      	beq.n	8002d6e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d4c:	4b6d      	ldr	r3, [pc, #436]	@ (8002f04 <HAL_ADC_Start_DMA+0x1fc>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a6d      	ldr	r2, [pc, #436]	@ (8002f08 <HAL_ADC_Start_DMA+0x200>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0c9a      	lsrs	r2, r3, #18
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002d60:	e002      	b.n	8002d68 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	3b01      	subs	r3, #1
 8002d66:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f9      	bne.n	8002d62 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d7c:	d107      	bne.n	8002d8e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d8c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	f040 80a1 	bne.w	8002ee0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002da6:	f023 0301 	bic.w	r3, r3, #1
 8002daa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d007      	beq.n	8002dd0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dc8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ddc:	d106      	bne.n	8002dec <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	f023 0206 	bic.w	r2, r3, #6
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	645a      	str	r2, [r3, #68]	@ 0x44
 8002dea:	e002      	b.n	8002df2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dfa:	4b44      	ldr	r3, [pc, #272]	@ (8002f0c <HAL_ADC_Start_DMA+0x204>)
 8002dfc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e02:	4a43      	ldr	r2, [pc, #268]	@ (8002f10 <HAL_ADC_Start_DMA+0x208>)
 8002e04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e0a:	4a42      	ldr	r2, [pc, #264]	@ (8002f14 <HAL_ADC_Start_DMA+0x20c>)
 8002e0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e12:	4a41      	ldr	r2, [pc, #260]	@ (8002f18 <HAL_ADC_Start_DMA+0x210>)
 8002e14:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e1e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002e2e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e3e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	334c      	adds	r3, #76	@ 0x4c
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f000 fe1c 	bl	8003a8c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d12a      	bne.n	8002eb6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a2d      	ldr	r2, [pc, #180]	@ (8002f1c <HAL_ADC_Start_DMA+0x214>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d015      	beq.n	8002e96 <HAL_ADC_Start_DMA+0x18e>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f20 <HAL_ADC_Start_DMA+0x218>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d105      	bne.n	8002e80 <HAL_ADC_Start_DMA+0x178>
 8002e74:	4b25      	ldr	r3, [pc, #148]	@ (8002f0c <HAL_ADC_Start_DMA+0x204>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00a      	beq.n	8002e96 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a27      	ldr	r2, [pc, #156]	@ (8002f24 <HAL_ADC_Start_DMA+0x21c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d136      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
 8002e8a:	4b20      	ldr	r3, [pc, #128]	@ (8002f0c <HAL_ADC_Start_DMA+0x204>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 0310 	and.w	r3, r3, #16
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d130      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d129      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e020      	b.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a18      	ldr	r2, [pc, #96]	@ (8002f1c <HAL_ADC_Start_DMA+0x214>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d11b      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d114      	bne.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002edc:	609a      	str	r2, [r3, #8]
 8002ede:	e00b      	b.n	8002ef8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	f043 0210 	orr.w	r2, r3, #16
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	20000000 	.word	0x20000000
 8002f08:	431bde83 	.word	0x431bde83
 8002f0c:	40012300 	.word	0x40012300
 8002f10:	080033dd 	.word	0x080033dd
 8002f14:	08003497 	.word	0x08003497
 8002f18:	080034b3 	.word	0x080034b3
 8002f1c:	40012000 	.word	0x40012000
 8002f20:	40012100 	.word	0x40012100
 8002f24:	40012200 	.word	0x40012200

08002f28 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
	...

08002f80 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d101      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x1c>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	e113      	b.n	80031c4 <HAL_ADC_ConfigChannel+0x244>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2b09      	cmp	r3, #9
 8002faa:	d925      	bls.n	8002ff8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68d9      	ldr	r1, [r3, #12]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4613      	mov	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4413      	add	r3, r2
 8002fc0:	3b1e      	subs	r3, #30
 8002fc2:	2207      	movs	r2, #7
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43da      	mvns	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	400a      	ands	r2, r1
 8002fd0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68d9      	ldr	r1, [r3, #12]
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4403      	add	r3, r0
 8002fea:	3b1e      	subs	r3, #30
 8002fec:	409a      	lsls	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	e022      	b.n	800303e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6919      	ldr	r1, [r3, #16]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	b29b      	uxth	r3, r3
 8003004:	461a      	mov	r2, r3
 8003006:	4613      	mov	r3, r2
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	4413      	add	r3, r2
 800300c:	2207      	movs	r2, #7
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	400a      	ands	r2, r1
 800301a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6919      	ldr	r1, [r3, #16]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	689a      	ldr	r2, [r3, #8]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	b29b      	uxth	r3, r3
 800302c:	4618      	mov	r0, r3
 800302e:	4603      	mov	r3, r0
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	4403      	add	r3, r0
 8003034:	409a      	lsls	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b06      	cmp	r3, #6
 8003044:	d824      	bhi.n	8003090 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	3b05      	subs	r3, #5
 8003058:	221f      	movs	r2, #31
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	43da      	mvns	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	400a      	ands	r2, r1
 8003066:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	b29b      	uxth	r3, r3
 8003074:	4618      	mov	r0, r3
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	3b05      	subs	r3, #5
 8003082:	fa00 f203 	lsl.w	r2, r0, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	635a      	str	r2, [r3, #52]	@ 0x34
 800308e:	e04c      	b.n	800312a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	2b0c      	cmp	r3, #12
 8003096:	d824      	bhi.n	80030e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	4613      	mov	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	3b23      	subs	r3, #35	@ 0x23
 80030aa:	221f      	movs	r2, #31
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43da      	mvns	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	400a      	ands	r2, r1
 80030b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	4618      	mov	r0, r3
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	3b23      	subs	r3, #35	@ 0x23
 80030d4:	fa00 f203 	lsl.w	r2, r0, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	631a      	str	r2, [r3, #48]	@ 0x30
 80030e0:	e023      	b.n	800312a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	3b41      	subs	r3, #65	@ 0x41
 80030f4:	221f      	movs	r2, #31
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	400a      	ands	r2, r1
 8003102:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	b29b      	uxth	r3, r3
 8003110:	4618      	mov	r0, r3
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	3b41      	subs	r3, #65	@ 0x41
 800311e:	fa00 f203 	lsl.w	r2, r0, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800312a:	4b29      	ldr	r3, [pc, #164]	@ (80031d0 <HAL_ADC_ConfigChannel+0x250>)
 800312c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a28      	ldr	r2, [pc, #160]	@ (80031d4 <HAL_ADC_ConfigChannel+0x254>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d10f      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x1d8>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b12      	cmp	r3, #18
 800313e:	d10b      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1d      	ldr	r2, [pc, #116]	@ (80031d4 <HAL_ADC_ConfigChannel+0x254>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d12b      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x23a>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a1c      	ldr	r2, [pc, #112]	@ (80031d8 <HAL_ADC_ConfigChannel+0x258>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d003      	beq.n	8003174 <HAL_ADC_ConfigChannel+0x1f4>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b11      	cmp	r3, #17
 8003172:	d122      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a11      	ldr	r2, [pc, #68]	@ (80031d8 <HAL_ADC_ConfigChannel+0x258>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d111      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003196:	4b11      	ldr	r3, [pc, #68]	@ (80031dc <HAL_ADC_ConfigChannel+0x25c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a11      	ldr	r2, [pc, #68]	@ (80031e0 <HAL_ADC_ConfigChannel+0x260>)
 800319c:	fba2 2303 	umull	r2, r3, r2, r3
 80031a0:	0c9a      	lsrs	r2, r3, #18
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80031ac:	e002      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f9      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40012300 	.word	0x40012300
 80031d4:	40012000 	.word	0x40012000
 80031d8:	10000012 	.word	0x10000012
 80031dc:	20000000 	.word	0x20000000
 80031e0:	431bde83 	.word	0x431bde83

080031e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031ec:	4b79      	ldr	r3, [pc, #484]	@ (80033d4 <ADC_Init+0x1f0>)
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	431a      	orrs	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003218:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	021a      	lsls	r2, r3, #8
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800323c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6859      	ldr	r1, [r3, #4]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800325e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6899      	ldr	r1, [r3, #8]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003276:	4a58      	ldr	r2, [pc, #352]	@ (80033d8 <ADC_Init+0x1f4>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d022      	beq.n	80032c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800328a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6899      	ldr	r1, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80032ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6899      	ldr	r1, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	430a      	orrs	r2, r1
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	e00f      	b.n	80032e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80032e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0202 	bic.w	r2, r2, #2
 80032f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6899      	ldr	r1, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	7e1b      	ldrb	r3, [r3, #24]
 80032fc:	005a      	lsls	r2, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f893 3020 	ldrb.w	r3, [r3, #32]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d01b      	beq.n	8003348 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800331e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800332e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6859      	ldr	r1, [r3, #4]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	3b01      	subs	r3, #1
 800333c:	035a      	lsls	r2, r3, #13
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	430a      	orrs	r2, r1
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	e007      	b.n	8003358 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003356:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003366:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	3b01      	subs	r3, #1
 8003374:	051a      	lsls	r2, r3, #20
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800338c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6899      	ldr	r1, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800339a:	025a      	lsls	r2, r3, #9
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6899      	ldr	r1, [r3, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	029a      	lsls	r2, r3, #10
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	609a      	str	r2, [r3, #8]
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	40012300 	.word	0x40012300
 80033d8:	0f000001 	.word	0x0f000001

080033dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d13c      	bne.n	8003470 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d12b      	bne.n	8003468 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003414:	2b00      	cmp	r3, #0
 8003416:	d127      	bne.n	8003468 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003422:	2b00      	cmp	r3, #0
 8003424:	d006      	beq.n	8003434 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003430:	2b00      	cmp	r3, #0
 8003432:	d119      	bne.n	8003468 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0220 	bic.w	r2, r2, #32
 8003442:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d105      	bne.n	8003468 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003460:	f043 0201 	orr.w	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f7ff fd6a 	bl	8002f42 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800346e:	e00e      	b.n	800348e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f7ff fd74 	bl	8002f6a <HAL_ADC_ErrorCallback>
}
 8003482:	e004      	b.n	800348e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	4798      	blx	r3
}
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b084      	sub	sp, #16
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f7ff fd56 	bl	8002f56 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b084      	sub	sp, #16
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034be:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2240      	movs	r2, #64	@ 0x40
 80034c4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ca:	f043 0204 	orr.w	r2, r3, #4
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f7ff fd49 	bl	8002f6a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034fc:	4013      	ands	r3, r2
 80034fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800350c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003512:	4a04      	ldr	r2, [pc, #16]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	60d3      	str	r3, [r2, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800352c:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <__NVIC_GetPriorityGrouping+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	0a1b      	lsrs	r3, r3, #8
 8003532:	f003 0307 	and.w	r3, r3, #7
}
 8003536:	4618      	mov	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	2b00      	cmp	r3, #0
 8003554:	db0b      	blt.n	800356e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	f003 021f 	and.w	r2, r3, #31
 800355c:	4907      	ldr	r1, [pc, #28]	@ (800357c <__NVIC_EnableIRQ+0x38>)
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	2001      	movs	r0, #1
 8003566:	fa00 f202 	lsl.w	r2, r0, r2
 800356a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000e100 	.word	0xe000e100

08003580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	6039      	str	r1, [r7, #0]
 800358a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	2b00      	cmp	r3, #0
 8003592:	db0a      	blt.n	80035aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	b2da      	uxtb	r2, r3
 8003598:	490c      	ldr	r1, [pc, #48]	@ (80035cc <__NVIC_SetPriority+0x4c>)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	0112      	lsls	r2, r2, #4
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	440b      	add	r3, r1
 80035a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a8:	e00a      	b.n	80035c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	4908      	ldr	r1, [pc, #32]	@ (80035d0 <__NVIC_SetPriority+0x50>)
 80035b0:	79fb      	ldrb	r3, [r7, #7]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	3b04      	subs	r3, #4
 80035b8:	0112      	lsls	r2, r2, #4
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	440b      	add	r3, r1
 80035be:	761a      	strb	r2, [r3, #24]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b089      	sub	sp, #36	@ 0x24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f1c3 0307 	rsb	r3, r3, #7
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	bf28      	it	cs
 80035f2:	2304      	movcs	r3, #4
 80035f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3304      	adds	r3, #4
 80035fa:	2b06      	cmp	r3, #6
 80035fc:	d902      	bls.n	8003604 <NVIC_EncodePriority+0x30>
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3b03      	subs	r3, #3
 8003602:	e000      	b.n	8003606 <NVIC_EncodePriority+0x32>
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003608:	f04f 32ff 	mov.w	r2, #4294967295
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43da      	mvns	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800361c:	f04f 31ff 	mov.w	r1, #4294967295
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa01 f303 	lsl.w	r3, r1, r3
 8003626:	43d9      	mvns	r1, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	4313      	orrs	r3, r2
         );
}
 800362e:	4618      	mov	r0, r3
 8003630:	3724      	adds	r7, #36	@ 0x24
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800364c:	d301      	bcc.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e00f      	b.n	8003672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4a0a      	ldr	r2, [pc, #40]	@ (800367c <SysTick_Config+0x40>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3b01      	subs	r3, #1
 8003658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	210f      	movs	r1, #15
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f7ff ff8e 	bl	8003580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <SysTick_Config+0x40>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366a:	4b04      	ldr	r3, [pc, #16]	@ (800367c <SysTick_Config+0x40>)
 800366c:	2207      	movs	r2, #7
 800366e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ff29 	bl	80034e0 <__NVIC_SetPriorityGrouping>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036a8:	f7ff ff3e 	bl	8003528 <__NVIC_GetPriorityGrouping>
 80036ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6978      	ldr	r0, [r7, #20]
 80036b4:	f7ff ff8e 	bl	80035d4 <NVIC_EncodePriority>
 80036b8:	4602      	mov	r2, r0
 80036ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff ff5d 	bl	8003580 <__NVIC_SetPriority>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	4603      	mov	r3, r0
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff31 	bl	8003544 <__NVIC_EnableIRQ>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ffa2 	bl	800363c <SysTick_Config>
 80036f8:	4603      	mov	r3, r0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e014      	b.n	800373e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	791b      	ldrb	r3, [r3, #4]
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d105      	bne.n	800372a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7fe fe55 	bl	80023d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
 800374e:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e046      	b.n	80037e8 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	795b      	ldrb	r3, [r3, #5]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_DAC_Start+0x20>
 8003762:	2302      	movs	r3, #2
 8003764:	e040      	b.n	80037e8 <HAL_DAC_Start+0xa2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6819      	ldr	r1, [r3, #0]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	2201      	movs	r2, #1
 8003780:	409a      	lsls	r2, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10f      	bne.n	80037b0 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800379a:	2b3c      	cmp	r3, #60	@ 0x3c
 800379c:	d11d      	bne.n	80037da <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0201 	orr.w	r2, r2, #1
 80037ac:	605a      	str	r2, [r3, #4]
 80037ae:	e014      	b.n	80037da <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	f003 0310 	and.w	r3, r3, #16
 80037c0:	213c      	movs	r1, #60	@ 0x3c
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d107      	bne.n	80037da <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 0202 	orr.w	r2, r2, #2
 80037d8:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
 8003800:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e015      	b.n	800383c <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d105      	bne.n	8003828 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4413      	add	r3, r2
 8003822:	3308      	adds	r3, #8
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	e004      	b.n	8003832 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	3314      	adds	r3, #20
 8003830:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	461a      	mov	r2, r3
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(const DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
  assert_param(hdac != NULL);

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d104      	bne.n	8003866 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	e003      	b.n	800386e <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386c:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 800386e:	68fb      	ldr	r3, [r7, #12]
}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800387c:	b480      	push	{r7}
 800387e:	b089      	sub	sp, #36	@ 0x24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003888:	2300      	movs	r3, #0
 800388a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <HAL_DAC_ConfigChannel+0x1c>
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e042      	b.n	8003922 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	795b      	ldrb	r3, [r3, #5]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_DAC_ConfigChannel+0x2c>
 80038a4:	2302      	movs	r3, #2
 80038a6:	e03c      	b.n	8003922 <HAL_DAC_ConfigChannel+0xa6>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2201      	movs	r2, #1
 80038ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2202      	movs	r2, #2
 80038b2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 0310 	and.w	r3, r3, #16
 80038c2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80038ca:	43db      	mvns	r3, r3
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	4013      	ands	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4313      	orrs	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f003 0310 	and.w	r3, r3, #16
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6819      	ldr	r1, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f003 0310 	and.w	r3, r3, #16
 8003904:	22c0      	movs	r2, #192	@ 0xc0
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43da      	mvns	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	400a      	ands	r2, r1
 8003912:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2201      	movs	r2, #1
 8003918:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003920:	7ffb      	ldrb	r3, [r7, #31]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3724      	adds	r7, #36	@ 0x24
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800393c:	f7fe ffe0 	bl	8002900 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e099      	b.n	8003a80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0201 	bic.w	r2, r2, #1
 800396a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800396c:	e00f      	b.n	800398e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800396e:	f7fe ffc7 	bl	8002900 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b05      	cmp	r3, #5
 800397a:	d908      	bls.n	800398e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2220      	movs	r2, #32
 8003980:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2203      	movs	r2, #3
 8003986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e078      	b.n	8003a80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1e8      	bne.n	800396e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	4b38      	ldr	r3, [pc, #224]	@ (8003a88 <HAL_DMA_Init+0x158>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d107      	bne.n	80039f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f0:	4313      	orrs	r3, r2
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f023 0307 	bic.w	r3, r3, #7
 8003a0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d117      	bne.n	8003a52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00e      	beq.n	8003a52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 fa6f 	bl	8003f18 <DMA_CheckFifoParam>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2240      	movs	r2, #64	@ 0x40
 8003a44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e016      	b.n	8003a80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fa26 	bl	8003eac <DMA_CalcBaseAndBitshift>
 8003a60:	4603      	mov	r3, r0
 8003a62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	223f      	movs	r2, #63	@ 0x3f
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	f010803f 	.word	0xf010803f

08003a8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_DMA_Start_IT+0x26>
 8003aae:	2302      	movs	r3, #2
 8003ab0:	e040      	b.n	8003b34 <HAL_DMA_Start_IT+0xa8>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d12f      	bne.n	8003b26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	68b9      	ldr	r1, [r7, #8]
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f9b8 	bl	8003e50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae4:	223f      	movs	r2, #63	@ 0x3f
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0216 	orr.w	r2, r2, #22
 8003afa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d007      	beq.n	8003b14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0208 	orr.w	r2, r2, #8
 8003b12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0201 	orr.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	e005      	b.n	8003b32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b48:	4b8e      	ldr	r3, [pc, #568]	@ (8003d84 <HAL_DMA_IRQHandler+0x248>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a8e      	ldr	r2, [pc, #568]	@ (8003d88 <HAL_DMA_IRQHandler+0x24c>)
 8003b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b52:	0a9b      	lsrs	r3, r3, #10
 8003b54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b66:	2208      	movs	r2, #8
 8003b68:	409a      	lsls	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d01a      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0304 	and.w	r3, r3, #4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d013      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0204 	bic.w	r2, r2, #4
 8003b8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	2208      	movs	r2, #8
 8003b96:	409a      	lsls	r2, r3
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba0:	f043 0201 	orr.w	r2, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	2201      	movs	r2, #1
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d012      	beq.n	8003bde <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	2201      	movs	r2, #1
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd6:	f043 0202 	orr.w	r2, r3, #2
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be2:	2204      	movs	r2, #4
 8003be4:	409a      	lsls	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d012      	beq.n	8003c14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00b      	beq.n	8003c14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c00:	2204      	movs	r2, #4
 8003c02:	409a      	lsls	r2, r3
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0c:	f043 0204 	orr.w	r2, r3, #4
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c18:	2210      	movs	r2, #16
 8003c1a:	409a      	lsls	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d043      	beq.n	8003cac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d03c      	beq.n	8003cac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c36:	2210      	movs	r2, #16
 8003c38:	409a      	lsls	r2, r3
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d018      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d108      	bne.n	8003c6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d024      	beq.n	8003cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	4798      	blx	r3
 8003c6a:	e01f      	b.n	8003cac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01b      	beq.n	8003cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4798      	blx	r3
 8003c7c:	e016      	b.n	8003cac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d107      	bne.n	8003c9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0208 	bic.w	r2, r2, #8
 8003c9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 808f 	beq.w	8003ddc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0310 	and.w	r3, r3, #16
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 8087 	beq.w	8003ddc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d136      	bne.n	8003d54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 0216 	bic.w	r2, r2, #22
 8003cf4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695a      	ldr	r2, [r3, #20]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d103      	bne.n	8003d16 <HAL_DMA_IRQHandler+0x1da>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 0208 	bic.w	r2, r2, #8
 8003d24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2a:	223f      	movs	r2, #63	@ 0x3f
 8003d2c:	409a      	lsls	r2, r3
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d07e      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	4798      	blx	r3
        }
        return;
 8003d52:	e079      	b.n	8003e48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d01d      	beq.n	8003d9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10d      	bne.n	8003d8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d031      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	4798      	blx	r3
 8003d80:	e02c      	b.n	8003ddc <HAL_DMA_IRQHandler+0x2a0>
 8003d82:	bf00      	nop
 8003d84:	20000000 	.word	0x20000000
 8003d88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d023      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	4798      	blx	r3
 8003d9c:	e01e      	b.n	8003ddc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d10f      	bne.n	8003dcc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0210 	bic.w	r2, r2, #16
 8003dba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d032      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d022      	beq.n	8003e36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2205      	movs	r2, #5
 8003df4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0201 	bic.w	r2, r2, #1
 8003e06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d307      	bcc.n	8003e24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f2      	bne.n	8003e08 <HAL_DMA_IRQHandler+0x2cc>
 8003e22:	e000      	b.n	8003e26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	4798      	blx	r3
 8003e46:	e000      	b.n	8003e4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e48:	bf00      	nop
    }
  }
}
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b40      	cmp	r3, #64	@ 0x40
 8003e7c:	d108      	bne.n	8003e90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68ba      	ldr	r2, [r7, #8]
 8003e8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e8e:	e007      	b.n	8003ea0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	60da      	str	r2, [r3, #12]
}
 8003ea0:	bf00      	nop
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	3b10      	subs	r3, #16
 8003ebc:	4a14      	ldr	r2, [pc, #80]	@ (8003f10 <DMA_CalcBaseAndBitshift+0x64>)
 8003ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec2:	091b      	lsrs	r3, r3, #4
 8003ec4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ec6:	4a13      	ldr	r2, [pc, #76]	@ (8003f14 <DMA_CalcBaseAndBitshift+0x68>)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d909      	bls.n	8003eee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ee2:	f023 0303 	bic.w	r3, r3, #3
 8003ee6:	1d1a      	adds	r2, r3, #4
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	659a      	str	r2, [r3, #88]	@ 0x58
 8003eec:	e007      	b.n	8003efe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ef6:	f023 0303 	bic.w	r3, r3, #3
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	aaaaaaab 	.word	0xaaaaaaab
 8003f14:	08009ffc 	.word	0x08009ffc

08003f18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d11f      	bne.n	8003f72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	2b03      	cmp	r3, #3
 8003f36:	d856      	bhi.n	8003fe6 <DMA_CheckFifoParam+0xce>
 8003f38:	a201      	add	r2, pc, #4	@ (adr r2, 8003f40 <DMA_CheckFifoParam+0x28>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f51 	.word	0x08003f51
 8003f44:	08003f63 	.word	0x08003f63
 8003f48:	08003f51 	.word	0x08003f51
 8003f4c:	08003fe7 	.word	0x08003fe7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d046      	beq.n	8003fea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f60:	e043      	b.n	8003fea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f6a:	d140      	bne.n	8003fee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f70:	e03d      	b.n	8003fee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f7a:	d121      	bne.n	8003fc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d837      	bhi.n	8003ff2 <DMA_CheckFifoParam+0xda>
 8003f82:	a201      	add	r2, pc, #4	@ (adr r2, 8003f88 <DMA_CheckFifoParam+0x70>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003f99 	.word	0x08003f99
 8003f8c:	08003f9f 	.word	0x08003f9f
 8003f90:	08003f99 	.word	0x08003f99
 8003f94:	08003fb1 	.word	0x08003fb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f9c:	e030      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d025      	beq.n	8003ff6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fae:	e022      	b.n	8003ff6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003fb8:	d11f      	bne.n	8003ffa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fbe:	e01c      	b.n	8003ffa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d903      	bls.n	8003fce <DMA_CheckFifoParam+0xb6>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d003      	beq.n	8003fd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fcc:	e018      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fd2:	e015      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00e      	beq.n	8003ffe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fe4:	e00b      	b.n	8003ffe <DMA_CheckFifoParam+0xe6>
      break;
 8003fe6:	bf00      	nop
 8003fe8:	e00a      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;
 8003fea:	bf00      	nop
 8003fec:	e008      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;
 8003fee:	bf00      	nop
 8003ff0:	e006      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;
 8003ff2:	bf00      	nop
 8003ff4:	e004      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;
 8003ff6:	bf00      	nop
 8003ff8:	e002      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ffa:	bf00      	nop
 8003ffc:	e000      	b.n	8004000 <DMA_CheckFifoParam+0xe8>
      break;
 8003ffe:	bf00      	nop
    }
  } 
  
  return status; 
 8004000:	7bfb      	ldrb	r3, [r7, #15]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop

08004010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004010:	b480      	push	{r7}
 8004012:	b089      	sub	sp, #36	@ 0x24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800401e:	2300      	movs	r3, #0
 8004020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004022:	2300      	movs	r3, #0
 8004024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004026:	2300      	movs	r3, #0
 8004028:	61fb      	str	r3, [r7, #28]
 800402a:	e165      	b.n	80042f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800402c:	2201      	movs	r2, #1
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4013      	ands	r3, r2
 800403e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	429a      	cmp	r2, r3
 8004046:	f040 8154 	bne.w	80042f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b01      	cmp	r3, #1
 8004054:	d005      	beq.n	8004062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800405e:	2b02      	cmp	r3, #2
 8004060:	d130      	bne.n	80040c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	2203      	movs	r2, #3
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43db      	mvns	r3, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004098:	2201      	movs	r2, #1
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	091b      	lsrs	r3, r3, #4
 80040ae:	f003 0201 	and.w	r2, r3, #1
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d017      	beq.n	8004100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	2203      	movs	r2, #3
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	43db      	mvns	r3, r3
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	4013      	ands	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 0303 	and.w	r3, r3, #3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d123      	bne.n	8004154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	08da      	lsrs	r2, r3, #3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3208      	adds	r2, #8
 8004114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	220f      	movs	r2, #15
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	43db      	mvns	r3, r3
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	4013      	ands	r3, r2
 800412e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	691a      	ldr	r2, [r3, #16]
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	4313      	orrs	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	08da      	lsrs	r2, r3, #3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3208      	adds	r2, #8
 800414e:	69b9      	ldr	r1, [r7, #24]
 8004150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	2203      	movs	r2, #3
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43db      	mvns	r3, r3
 8004166:	69ba      	ldr	r2, [r7, #24]
 8004168:	4013      	ands	r3, r2
 800416a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 0203 	and.w	r2, r3, #3
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	fa02 f303 	lsl.w	r3, r2, r3
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	4313      	orrs	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80ae 	beq.w	80042f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004196:	2300      	movs	r3, #0
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	4b5d      	ldr	r3, [pc, #372]	@ (8004310 <HAL_GPIO_Init+0x300>)
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	4a5c      	ldr	r2, [pc, #368]	@ (8004310 <HAL_GPIO_Init+0x300>)
 80041a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80041a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004310 <HAL_GPIO_Init+0x300>)
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041b2:	4a58      	ldr	r2, [pc, #352]	@ (8004314 <HAL_GPIO_Init+0x304>)
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	089b      	lsrs	r3, r3, #2
 80041b8:	3302      	adds	r3, #2
 80041ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	220f      	movs	r2, #15
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43db      	mvns	r3, r3
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4013      	ands	r3, r2
 80041d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a4f      	ldr	r2, [pc, #316]	@ (8004318 <HAL_GPIO_Init+0x308>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d025      	beq.n	800422a <HAL_GPIO_Init+0x21a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a4e      	ldr	r2, [pc, #312]	@ (800431c <HAL_GPIO_Init+0x30c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d01f      	beq.n	8004226 <HAL_GPIO_Init+0x216>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a4d      	ldr	r2, [pc, #308]	@ (8004320 <HAL_GPIO_Init+0x310>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d019      	beq.n	8004222 <HAL_GPIO_Init+0x212>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a4c      	ldr	r2, [pc, #304]	@ (8004324 <HAL_GPIO_Init+0x314>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d013      	beq.n	800421e <HAL_GPIO_Init+0x20e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004328 <HAL_GPIO_Init+0x318>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d00d      	beq.n	800421a <HAL_GPIO_Init+0x20a>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a4a      	ldr	r2, [pc, #296]	@ (800432c <HAL_GPIO_Init+0x31c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d007      	beq.n	8004216 <HAL_GPIO_Init+0x206>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a49      	ldr	r2, [pc, #292]	@ (8004330 <HAL_GPIO_Init+0x320>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d101      	bne.n	8004212 <HAL_GPIO_Init+0x202>
 800420e:	2306      	movs	r3, #6
 8004210:	e00c      	b.n	800422c <HAL_GPIO_Init+0x21c>
 8004212:	2307      	movs	r3, #7
 8004214:	e00a      	b.n	800422c <HAL_GPIO_Init+0x21c>
 8004216:	2305      	movs	r3, #5
 8004218:	e008      	b.n	800422c <HAL_GPIO_Init+0x21c>
 800421a:	2304      	movs	r3, #4
 800421c:	e006      	b.n	800422c <HAL_GPIO_Init+0x21c>
 800421e:	2303      	movs	r3, #3
 8004220:	e004      	b.n	800422c <HAL_GPIO_Init+0x21c>
 8004222:	2302      	movs	r3, #2
 8004224:	e002      	b.n	800422c <HAL_GPIO_Init+0x21c>
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <HAL_GPIO_Init+0x21c>
 800422a:	2300      	movs	r3, #0
 800422c:	69fa      	ldr	r2, [r7, #28]
 800422e:	f002 0203 	and.w	r2, r2, #3
 8004232:	0092      	lsls	r2, r2, #2
 8004234:	4093      	lsls	r3, r2
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4313      	orrs	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800423c:	4935      	ldr	r1, [pc, #212]	@ (8004314 <HAL_GPIO_Init+0x304>)
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	089b      	lsrs	r3, r3, #2
 8004242:	3302      	adds	r3, #2
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800424a:	4b3a      	ldr	r3, [pc, #232]	@ (8004334 <HAL_GPIO_Init+0x324>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	43db      	mvns	r3, r3
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	4013      	ands	r3, r2
 8004258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	4313      	orrs	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800426e:	4a31      	ldr	r2, [pc, #196]	@ (8004334 <HAL_GPIO_Init+0x324>)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004274:	4b2f      	ldr	r3, [pc, #188]	@ (8004334 <HAL_GPIO_Init+0x324>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004298:	4a26      	ldr	r2, [pc, #152]	@ (8004334 <HAL_GPIO_Init+0x324>)
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800429e:	4b25      	ldr	r3, [pc, #148]	@ (8004334 <HAL_GPIO_Init+0x324>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	4013      	ands	r3, r2
 80042ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	4313      	orrs	r3, r2
 80042c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004334 <HAL_GPIO_Init+0x324>)
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <HAL_GPIO_Init+0x324>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	43db      	mvns	r3, r3
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	4013      	ands	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042ec:	4a11      	ldr	r2, [pc, #68]	@ (8004334 <HAL_GPIO_Init+0x324>)
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	3301      	adds	r3, #1
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	2b0f      	cmp	r3, #15
 80042fc:	f67f ae96 	bls.w	800402c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004300:	bf00      	nop
 8004302:	bf00      	nop
 8004304:	3724      	adds	r7, #36	@ 0x24
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	40013800 	.word	0x40013800
 8004318:	40020000 	.word	0x40020000
 800431c:	40020400 	.word	0x40020400
 8004320:	40020800 	.word	0x40020800
 8004324:	40020c00 	.word	0x40020c00
 8004328:	40021000 	.word	0x40021000
 800432c:	40021400 	.word	0x40021400
 8004330:	40021800 	.word	0x40021800
 8004334:	40013c00 	.word	0x40013c00

08004338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	460b      	mov	r3, r1
 8004342:	807b      	strh	r3, [r7, #2]
 8004344:	4613      	mov	r3, r2
 8004346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004348:	787b      	ldrb	r3, [r7, #1]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800434e:	887a      	ldrh	r2, [r7, #2]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004354:	e003      	b.n	800435e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004356:	887b      	ldrh	r3, [r7, #2]
 8004358:	041a      	lsls	r2, r3, #16
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	619a      	str	r2, [r3, #24]
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
	...

0800436c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0cc      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004380:	4b68      	ldr	r3, [pc, #416]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d90c      	bls.n	80043a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	4b65      	ldr	r3, [pc, #404]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	b2d2      	uxtb	r2, r2
 8004394:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004396:	4b63      	ldr	r3, [pc, #396]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 030f 	and.w	r3, r3, #15
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d001      	beq.n	80043a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0b8      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d020      	beq.n	80043f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0304 	and.w	r3, r3, #4
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043c0:	4b59      	ldr	r3, [pc, #356]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	4a58      	ldr	r2, [pc, #352]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80043ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043d8:	4b53      	ldr	r3, [pc, #332]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	4a52      	ldr	r2, [pc, #328]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80043e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043e4:	4b50      	ldr	r3, [pc, #320]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	494d      	ldr	r1, [pc, #308]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d044      	beq.n	800448c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d107      	bne.n	800441a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440a:	4b47      	ldr	r3, [pc, #284]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d119      	bne.n	800444a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e07f      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d003      	beq.n	800442a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004426:	2b03      	cmp	r3, #3
 8004428:	d107      	bne.n	800443a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442a:	4b3f      	ldr	r3, [pc, #252]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d109      	bne.n	800444a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e06f      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443a:	4b3b      	ldr	r3, [pc, #236]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e067      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800444a:	4b37      	ldr	r3, [pc, #220]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f023 0203 	bic.w	r2, r3, #3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4934      	ldr	r1, [pc, #208]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 8004458:	4313      	orrs	r3, r2
 800445a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800445c:	f7fe fa50 	bl	8002900 <HAL_GetTick>
 8004460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004462:	e00a      	b.n	800447a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004464:	f7fe fa4c 	bl	8002900 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e04f      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447a:	4b2b      	ldr	r3, [pc, #172]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 020c 	and.w	r2, r3, #12
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	429a      	cmp	r2, r3
 800448a:	d1eb      	bne.n	8004464 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800448c:	4b25      	ldr	r3, [pc, #148]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 030f 	and.w	r3, r3, #15
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	429a      	cmp	r2, r3
 8004498:	d20c      	bcs.n	80044b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449a:	4b22      	ldr	r3, [pc, #136]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a2:	4b20      	ldr	r3, [pc, #128]	@ (8004524 <HAL_RCC_ClockConfig+0x1b8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d001      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e032      	b.n	800451a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d008      	beq.n	80044d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044c0:	4b19      	ldr	r3, [pc, #100]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	4916      	ldr	r1, [pc, #88]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d009      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044de:	4b12      	ldr	r3, [pc, #72]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	490e      	ldr	r1, [pc, #56]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044f2:	f000 f855 	bl	80045a0 <HAL_RCC_GetSysClockFreq>
 80044f6:	4602      	mov	r2, r0
 80044f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <HAL_RCC_ClockConfig+0x1bc>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	091b      	lsrs	r3, r3, #4
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	490a      	ldr	r1, [pc, #40]	@ (800452c <HAL_RCC_ClockConfig+0x1c0>)
 8004504:	5ccb      	ldrb	r3, [r1, r3]
 8004506:	fa22 f303 	lsr.w	r3, r2, r3
 800450a:	4a09      	ldr	r2, [pc, #36]	@ (8004530 <HAL_RCC_ClockConfig+0x1c4>)
 800450c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800450e:	4b09      	ldr	r3, [pc, #36]	@ (8004534 <HAL_RCC_ClockConfig+0x1c8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe f9b0 	bl	8002878 <HAL_InitTick>

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	40023c00 	.word	0x40023c00
 8004528:	40023800 	.word	0x40023800
 800452c:	08009fe4 	.word	0x08009fe4
 8004530:	20000000 	.word	0x20000000
 8004534:	20000004 	.word	0x20000004

08004538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800453c:	4b03      	ldr	r3, [pc, #12]	@ (800454c <HAL_RCC_GetHCLKFreq+0x14>)
 800453e:	681b      	ldr	r3, [r3, #0]
}
 8004540:	4618      	mov	r0, r3
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	20000000 	.word	0x20000000

08004550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004554:	f7ff fff0 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b05      	ldr	r3, [pc, #20]	@ (8004570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	0a9b      	lsrs	r3, r3, #10
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	4903      	ldr	r1, [pc, #12]	@ (8004574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800456c:	4618      	mov	r0, r3
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40023800 	.word	0x40023800
 8004574:	08009ff4 	.word	0x08009ff4

08004578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800457c:	f7ff ffdc 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004580:	4602      	mov	r2, r0
 8004582:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	0b5b      	lsrs	r3, r3, #13
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	4903      	ldr	r1, [pc, #12]	@ (800459c <HAL_RCC_GetPCLK2Freq+0x24>)
 800458e:	5ccb      	ldrb	r3, [r1, r3]
 8004590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004594:	4618      	mov	r0, r3
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40023800 	.word	0x40023800
 800459c:	08009ff4 	.word	0x08009ff4

080045a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a4:	b0ae      	sub	sp, #184	@ 0xb8
 80045a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045c6:	4bcb      	ldr	r3, [pc, #812]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b0c      	cmp	r3, #12
 80045d0:	f200 8206 	bhi.w	80049e0 <HAL_RCC_GetSysClockFreq+0x440>
 80045d4:	a201      	add	r2, pc, #4	@ (adr r2, 80045dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80045d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045da:	bf00      	nop
 80045dc:	08004611 	.word	0x08004611
 80045e0:	080049e1 	.word	0x080049e1
 80045e4:	080049e1 	.word	0x080049e1
 80045e8:	080049e1 	.word	0x080049e1
 80045ec:	08004619 	.word	0x08004619
 80045f0:	080049e1 	.word	0x080049e1
 80045f4:	080049e1 	.word	0x080049e1
 80045f8:	080049e1 	.word	0x080049e1
 80045fc:	08004621 	.word	0x08004621
 8004600:	080049e1 	.word	0x080049e1
 8004604:	080049e1 	.word	0x080049e1
 8004608:	080049e1 	.word	0x080049e1
 800460c:	08004811 	.word	0x08004811
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004610:	4bb9      	ldr	r3, [pc, #740]	@ (80048f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004612:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004616:	e1e7      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004618:	4bb8      	ldr	r3, [pc, #736]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x35c>)
 800461a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800461e:	e1e3      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004620:	4bb4      	ldr	r3, [pc, #720]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004628:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800462c:	4bb1      	ldr	r3, [pc, #708]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d071      	beq.n	800471c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004638:	4bae      	ldr	r3, [pc, #696]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	2200      	movs	r2, #0
 8004640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004644:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004648:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800464c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004650:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004654:	2300      	movs	r3, #0
 8004656:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800465a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800465e:	4622      	mov	r2, r4
 8004660:	462b      	mov	r3, r5
 8004662:	f04f 0000 	mov.w	r0, #0
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	0159      	lsls	r1, r3, #5
 800466c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004670:	0150      	lsls	r0, r2, #5
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	4621      	mov	r1, r4
 8004678:	1a51      	subs	r1, r2, r1
 800467a:	6439      	str	r1, [r7, #64]	@ 0x40
 800467c:	4629      	mov	r1, r5
 800467e:	eb63 0301 	sbc.w	r3, r3, r1
 8004682:	647b      	str	r3, [r7, #68]	@ 0x44
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004690:	4649      	mov	r1, r9
 8004692:	018b      	lsls	r3, r1, #6
 8004694:	4641      	mov	r1, r8
 8004696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800469a:	4641      	mov	r1, r8
 800469c:	018a      	lsls	r2, r1, #6
 800469e:	4641      	mov	r1, r8
 80046a0:	1a51      	subs	r1, r2, r1
 80046a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80046a4:	4649      	mov	r1, r9
 80046a6:	eb63 0301 	sbc.w	r3, r3, r1
 80046aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80046b8:	4649      	mov	r1, r9
 80046ba:	00cb      	lsls	r3, r1, #3
 80046bc:	4641      	mov	r1, r8
 80046be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046c2:	4641      	mov	r1, r8
 80046c4:	00ca      	lsls	r2, r1, #3
 80046c6:	4610      	mov	r0, r2
 80046c8:	4619      	mov	r1, r3
 80046ca:	4603      	mov	r3, r0
 80046cc:	4622      	mov	r2, r4
 80046ce:	189b      	adds	r3, r3, r2
 80046d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80046d2:	462b      	mov	r3, r5
 80046d4:	460a      	mov	r2, r1
 80046d6:	eb42 0303 	adc.w	r3, r2, r3
 80046da:	637b      	str	r3, [r7, #52]	@ 0x34
 80046dc:	f04f 0200 	mov.w	r2, #0
 80046e0:	f04f 0300 	mov.w	r3, #0
 80046e4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046e8:	4629      	mov	r1, r5
 80046ea:	024b      	lsls	r3, r1, #9
 80046ec:	4621      	mov	r1, r4
 80046ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046f2:	4621      	mov	r1, r4
 80046f4:	024a      	lsls	r2, r1, #9
 80046f6:	4610      	mov	r0, r2
 80046f8:	4619      	mov	r1, r3
 80046fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046fe:	2200      	movs	r2, #0
 8004700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004704:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004708:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800470c:	f7fc fb6c 	bl	8000de8 <__aeabi_uldivmod>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4613      	mov	r3, r2
 8004716:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800471a:	e067      	b.n	80047ec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800471c:	4b75      	ldr	r3, [pc, #468]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	099b      	lsrs	r3, r3, #6
 8004722:	2200      	movs	r2, #0
 8004724:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004728:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800472c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004734:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004736:	2300      	movs	r3, #0
 8004738:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800473a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	f04f 0000 	mov.w	r0, #0
 8004746:	f04f 0100 	mov.w	r1, #0
 800474a:	0159      	lsls	r1, r3, #5
 800474c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004750:	0150      	lsls	r0, r2, #5
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	4621      	mov	r1, r4
 8004758:	1a51      	subs	r1, r2, r1
 800475a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800475c:	4629      	mov	r1, r5
 800475e:	eb63 0301 	sbc.w	r3, r3, r1
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004770:	4649      	mov	r1, r9
 8004772:	018b      	lsls	r3, r1, #6
 8004774:	4641      	mov	r1, r8
 8004776:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800477a:	4641      	mov	r1, r8
 800477c:	018a      	lsls	r2, r1, #6
 800477e:	4641      	mov	r1, r8
 8004780:	ebb2 0a01 	subs.w	sl, r2, r1
 8004784:	4649      	mov	r1, r9
 8004786:	eb63 0b01 	sbc.w	fp, r3, r1
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004796:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800479a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800479e:	4692      	mov	sl, r2
 80047a0:	469b      	mov	fp, r3
 80047a2:	4623      	mov	r3, r4
 80047a4:	eb1a 0303 	adds.w	r3, sl, r3
 80047a8:	623b      	str	r3, [r7, #32]
 80047aa:	462b      	mov	r3, r5
 80047ac:	eb4b 0303 	adc.w	r3, fp, r3
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80047be:	4629      	mov	r1, r5
 80047c0:	028b      	lsls	r3, r1, #10
 80047c2:	4621      	mov	r1, r4
 80047c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c8:	4621      	mov	r1, r4
 80047ca:	028a      	lsls	r2, r1, #10
 80047cc:	4610      	mov	r0, r2
 80047ce:	4619      	mov	r1, r3
 80047d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047d4:	2200      	movs	r2, #0
 80047d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80047d8:	677a      	str	r2, [r7, #116]	@ 0x74
 80047da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80047de:	f7fc fb03 	bl	8000de8 <__aeabi_uldivmod>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4613      	mov	r3, r2
 80047e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047ec:	4b41      	ldr	r3, [pc, #260]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	0c1b      	lsrs	r3, r3, #16
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	3301      	adds	r3, #1
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80047fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004802:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004806:	fbb2 f3f3 	udiv	r3, r2, r3
 800480a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800480e:	e0eb      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004810:	4b38      	ldr	r3, [pc, #224]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004818:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800481c:	4b35      	ldr	r3, [pc, #212]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d06b      	beq.n	8004900 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004828:	4b32      	ldr	r3, [pc, #200]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	099b      	lsrs	r3, r3, #6
 800482e:	2200      	movs	r2, #0
 8004830:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004832:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004834:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483a:	663b      	str	r3, [r7, #96]	@ 0x60
 800483c:	2300      	movs	r3, #0
 800483e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004840:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004844:	4622      	mov	r2, r4
 8004846:	462b      	mov	r3, r5
 8004848:	f04f 0000 	mov.w	r0, #0
 800484c:	f04f 0100 	mov.w	r1, #0
 8004850:	0159      	lsls	r1, r3, #5
 8004852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004856:	0150      	lsls	r0, r2, #5
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4621      	mov	r1, r4
 800485e:	1a51      	subs	r1, r2, r1
 8004860:	61b9      	str	r1, [r7, #24]
 8004862:	4629      	mov	r1, r5
 8004864:	eb63 0301 	sbc.w	r3, r3, r1
 8004868:	61fb      	str	r3, [r7, #28]
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004876:	4659      	mov	r1, fp
 8004878:	018b      	lsls	r3, r1, #6
 800487a:	4651      	mov	r1, sl
 800487c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004880:	4651      	mov	r1, sl
 8004882:	018a      	lsls	r2, r1, #6
 8004884:	4651      	mov	r1, sl
 8004886:	ebb2 0801 	subs.w	r8, r2, r1
 800488a:	4659      	mov	r1, fp
 800488c:	eb63 0901 	sbc.w	r9, r3, r1
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	f04f 0300 	mov.w	r3, #0
 8004898:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800489c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048a4:	4690      	mov	r8, r2
 80048a6:	4699      	mov	r9, r3
 80048a8:	4623      	mov	r3, r4
 80048aa:	eb18 0303 	adds.w	r3, r8, r3
 80048ae:	613b      	str	r3, [r7, #16]
 80048b0:	462b      	mov	r3, r5
 80048b2:	eb49 0303 	adc.w	r3, r9, r3
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f04f 0300 	mov.w	r3, #0
 80048c0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80048c4:	4629      	mov	r1, r5
 80048c6:	024b      	lsls	r3, r1, #9
 80048c8:	4621      	mov	r1, r4
 80048ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80048ce:	4621      	mov	r1, r4
 80048d0:	024a      	lsls	r2, r1, #9
 80048d2:	4610      	mov	r0, r2
 80048d4:	4619      	mov	r1, r3
 80048d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048da:	2200      	movs	r2, #0
 80048dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048de:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80048e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048e4:	f7fc fa80 	bl	8000de8 <__aeabi_uldivmod>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4613      	mov	r3, r2
 80048ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048f2:	e065      	b.n	80049c0 <HAL_RCC_GetSysClockFreq+0x420>
 80048f4:	40023800 	.word	0x40023800
 80048f8:	00f42400 	.word	0x00f42400
 80048fc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004900:	4b3d      	ldr	r3, [pc, #244]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	099b      	lsrs	r3, r3, #6
 8004906:	2200      	movs	r2, #0
 8004908:	4618      	mov	r0, r3
 800490a:	4611      	mov	r1, r2
 800490c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004910:	653b      	str	r3, [r7, #80]	@ 0x50
 8004912:	2300      	movs	r3, #0
 8004914:	657b      	str	r3, [r7, #84]	@ 0x54
 8004916:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800491a:	4642      	mov	r2, r8
 800491c:	464b      	mov	r3, r9
 800491e:	f04f 0000 	mov.w	r0, #0
 8004922:	f04f 0100 	mov.w	r1, #0
 8004926:	0159      	lsls	r1, r3, #5
 8004928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800492c:	0150      	lsls	r0, r2, #5
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4641      	mov	r1, r8
 8004934:	1a51      	subs	r1, r2, r1
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	4649      	mov	r1, r9
 800493a:	eb63 0301 	sbc.w	r3, r3, r1
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	f04f 0200 	mov.w	r2, #0
 8004944:	f04f 0300 	mov.w	r3, #0
 8004948:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800494c:	4659      	mov	r1, fp
 800494e:	018b      	lsls	r3, r1, #6
 8004950:	4651      	mov	r1, sl
 8004952:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004956:	4651      	mov	r1, sl
 8004958:	018a      	lsls	r2, r1, #6
 800495a:	4651      	mov	r1, sl
 800495c:	1a54      	subs	r4, r2, r1
 800495e:	4659      	mov	r1, fp
 8004960:	eb63 0501 	sbc.w	r5, r3, r1
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	f04f 0300 	mov.w	r3, #0
 800496c:	00eb      	lsls	r3, r5, #3
 800496e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004972:	00e2      	lsls	r2, r4, #3
 8004974:	4614      	mov	r4, r2
 8004976:	461d      	mov	r5, r3
 8004978:	4643      	mov	r3, r8
 800497a:	18e3      	adds	r3, r4, r3
 800497c:	603b      	str	r3, [r7, #0]
 800497e:	464b      	mov	r3, r9
 8004980:	eb45 0303 	adc.w	r3, r5, r3
 8004984:	607b      	str	r3, [r7, #4]
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004992:	4629      	mov	r1, r5
 8004994:	028b      	lsls	r3, r1, #10
 8004996:	4621      	mov	r1, r4
 8004998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800499c:	4621      	mov	r1, r4
 800499e:	028a      	lsls	r2, r1, #10
 80049a0:	4610      	mov	r0, r2
 80049a2:	4619      	mov	r1, r3
 80049a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049a8:	2200      	movs	r2, #0
 80049aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049ac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80049ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80049b2:	f7fc fa19 	bl	8000de8 <__aeabi_uldivmod>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4613      	mov	r3, r2
 80049bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80049c0:	4b0d      	ldr	r3, [pc, #52]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x458>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	0f1b      	lsrs	r3, r3, #28
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80049ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80049d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80049d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049de:	e003      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049e0:	4b06      	ldr	r3, [pc, #24]	@ (80049fc <HAL_RCC_GetSysClockFreq+0x45c>)
 80049e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80049e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	37b8      	adds	r7, #184	@ 0xb8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049f6:	bf00      	nop
 80049f8:	40023800 	.word	0x40023800
 80049fc:	00f42400 	.word	0x00f42400

08004a00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e28d      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 8083 	beq.w	8004b26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a20:	4b94      	ldr	r3, [pc, #592]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 030c 	and.w	r3, r3, #12
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d019      	beq.n	8004a60 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004a2c:	4b91      	ldr	r3, [pc, #580]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d106      	bne.n	8004a46 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004a38:	4b8e      	ldr	r3, [pc, #568]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a44:	d00c      	beq.n	8004a60 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a46:	4b8b      	ldr	r3, [pc, #556]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004a4e:	2b0c      	cmp	r3, #12
 8004a50:	d112      	bne.n	8004a78 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a52:	4b88      	ldr	r3, [pc, #544]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a5e:	d10b      	bne.n	8004a78 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a60:	4b84      	ldr	r3, [pc, #528]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x124>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d157      	bne.n	8004b24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e25a      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a80:	d106      	bne.n	8004a90 <HAL_RCC_OscConfig+0x90>
 8004a82:	4b7c      	ldr	r3, [pc, #496]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a7b      	ldr	r2, [pc, #492]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	e01d      	b.n	8004acc <HAL_RCC_OscConfig+0xcc>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a98:	d10c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0xb4>
 8004a9a:	4b76      	ldr	r3, [pc, #472]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a75      	ldr	r2, [pc, #468]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b73      	ldr	r3, [pc, #460]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a72      	ldr	r2, [pc, #456]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0xcc>
 8004ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a6e      	ldr	r2, [pc, #440]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	4b6c      	ldr	r3, [pc, #432]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a6b      	ldr	r2, [pc, #428]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d013      	beq.n	8004afc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fd ff14 	bl	8002900 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004adc:	f7fd ff10 	bl	8002900 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b64      	cmp	r3, #100	@ 0x64
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e21f      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b61      	ldr	r3, [pc, #388]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0xdc>
 8004afa:	e014      	b.n	8004b26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afc:	f7fd ff00 	bl	8002900 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fd fefc 	bl	8002900 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	@ 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e20b      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b16:	4b57      	ldr	r3, [pc, #348]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0x104>
 8004b22:	e000      	b.n	8004b26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d06f      	beq.n	8004c12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b32:	4b50      	ldr	r3, [pc, #320]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d017      	beq.n	8004b6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b3e:	4b4d      	ldr	r3, [pc, #308]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
        || \
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d105      	bne.n	8004b56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00b      	beq.n	8004b6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b56:	4b47      	ldr	r3, [pc, #284]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b5e:	2b0c      	cmp	r3, #12
 8004b60:	d11c      	bne.n	8004b9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b62:	4b44      	ldr	r3, [pc, #272]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d116      	bne.n	8004b9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6e:	4b41      	ldr	r3, [pc, #260]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_RCC_OscConfig+0x186>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d001      	beq.n	8004b86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e1d3      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b86:	4b3b      	ldr	r3, [pc, #236]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	00db      	lsls	r3, r3, #3
 8004b94:	4937      	ldr	r1, [pc, #220]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b9a:	e03a      	b.n	8004c12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d020      	beq.n	8004be6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ba4:	4b34      	ldr	r3, [pc, #208]	@ (8004c78 <HAL_RCC_OscConfig+0x278>)
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004baa:	f7fd fea9 	bl	8002900 <HAL_GetTick>
 8004bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb0:	e008      	b.n	8004bc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb2:	f7fd fea5 	bl	8002900 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e1b4      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0f0      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd0:	4b28      	ldr	r3, [pc, #160]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	00db      	lsls	r3, r3, #3
 8004bde:	4925      	ldr	r1, [pc, #148]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	600b      	str	r3, [r1, #0]
 8004be4:	e015      	b.n	8004c12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be6:	4b24      	ldr	r3, [pc, #144]	@ (8004c78 <HAL_RCC_OscConfig+0x278>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bec:	f7fd fe88 	bl	8002900 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf4:	f7fd fe84 	bl	8002900 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e193      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c06:	4b1b      	ldr	r3, [pc, #108]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f0      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d036      	beq.n	8004c8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d016      	beq.n	8004c54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c26:	4b15      	ldr	r3, [pc, #84]	@ (8004c7c <HAL_RCC_OscConfig+0x27c>)
 8004c28:	2201      	movs	r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2c:	f7fd fe68 	bl	8002900 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c34:	f7fd fe64 	bl	8002900 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e173      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c46:	4b0b      	ldr	r3, [pc, #44]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0x234>
 8004c52:	e01b      	b.n	8004c8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c54:	4b09      	ldr	r3, [pc, #36]	@ (8004c7c <HAL_RCC_OscConfig+0x27c>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5a:	f7fd fe51 	bl	8002900 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c60:	e00e      	b.n	8004c80 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c62:	f7fd fe4d 	bl	8002900 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d907      	bls.n	8004c80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e15c      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
 8004c74:	40023800 	.word	0x40023800
 8004c78:	42470000 	.word	0x42470000
 8004c7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c80:	4b8a      	ldr	r3, [pc, #552]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1ea      	bne.n	8004c62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 8097 	beq.w	8004dc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c9e:	4b83      	ldr	r3, [pc, #524]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10f      	bne.n	8004cca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	4b7f      	ldr	r3, [pc, #508]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	4a7e      	ldr	r2, [pc, #504]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cba:	4b7c      	ldr	r3, [pc, #496]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cca:	4b79      	ldr	r3, [pc, #484]	@ (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d118      	bne.n	8004d08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd6:	4b76      	ldr	r3, [pc, #472]	@ (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a75      	ldr	r2, [pc, #468]	@ (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce2:	f7fd fe0d 	bl	8002900 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cea:	f7fd fe09 	bl	8002900 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e118      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfc:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb0 <HAL_RCC_OscConfig+0x4b0>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x31e>
 8004d10:	4b66      	ldr	r3, [pc, #408]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d14:	4a65      	ldr	r2, [pc, #404]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1c:	e01c      	b.n	8004d58 <HAL_RCC_OscConfig+0x358>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b05      	cmp	r3, #5
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0x340>
 8004d26:	4b61      	ldr	r3, [pc, #388]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2a:	4a60      	ldr	r2, [pc, #384]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d2c:	f043 0304 	orr.w	r3, r3, #4
 8004d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d32:	4b5e      	ldr	r3, [pc, #376]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d36:	4a5d      	ldr	r2, [pc, #372]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d3e:	e00b      	b.n	8004d58 <HAL_RCC_OscConfig+0x358>
 8004d40:	4b5a      	ldr	r3, [pc, #360]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d44:	4a59      	ldr	r2, [pc, #356]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d46:	f023 0301 	bic.w	r3, r3, #1
 8004d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d4c:	4b57      	ldr	r3, [pc, #348]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d50:	4a56      	ldr	r2, [pc, #344]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d52:	f023 0304 	bic.w	r3, r3, #4
 8004d56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d015      	beq.n	8004d8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d60:	f7fd fdce 	bl	8002900 <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d66:	e00a      	b.n	8004d7e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d68:	f7fd fdca 	bl	8002900 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e0d7      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d7e:	4b4b      	ldr	r3, [pc, #300]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d0ee      	beq.n	8004d68 <HAL_RCC_OscConfig+0x368>
 8004d8a:	e014      	b.n	8004db6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8c:	f7fd fdb8 	bl	8002900 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d92:	e00a      	b.n	8004daa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d94:	f7fd fdb4 	bl	8002900 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e0c1      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004daa:	4b40      	ldr	r3, [pc, #256]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1ee      	bne.n	8004d94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004db6:	7dfb      	ldrb	r3, [r7, #23]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbc:	4b3b      	ldr	r3, [pc, #236]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc0:	4a3a      	ldr	r2, [pc, #232]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 80ad 	beq.w	8004f2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dd2:	4b36      	ldr	r3, [pc, #216]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	2b08      	cmp	r3, #8
 8004ddc:	d060      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d145      	bne.n	8004e72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004de6:	4b33      	ldr	r3, [pc, #204]	@ (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dec:	f7fd fd88 	bl	8002900 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df4:	f7fd fd84 	bl	8002900 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e093      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e06:	4b29      	ldr	r3, [pc, #164]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f0      	bne.n	8004df4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69da      	ldr	r2, [r3, #28]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	019b      	lsls	r3, r3, #6
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	041b      	lsls	r3, r3, #16
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e34:	061b      	lsls	r3, r3, #24
 8004e36:	431a      	orrs	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3c:	071b      	lsls	r3, r3, #28
 8004e3e:	491b      	ldr	r1, [pc, #108]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e44:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004e46:	2201      	movs	r2, #1
 8004e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4a:	f7fd fd59 	bl	8002900 <HAL_GetTick>
 8004e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e50:	e008      	b.n	8004e64 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e52:	f7fd fd55 	bl	8002900 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e064      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e64:	4b11      	ldr	r3, [pc, #68]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0f0      	beq.n	8004e52 <HAL_RCC_OscConfig+0x452>
 8004e70:	e05c      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e72:	4b10      	ldr	r3, [pc, #64]	@ (8004eb4 <HAL_RCC_OscConfig+0x4b4>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e78:	f7fd fd42 	bl	8002900 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7e:	e008      	b.n	8004e92 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e80:	f7fd fd3e 	bl	8002900 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e04d      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e92:	4b06      	ldr	r3, [pc, #24]	@ (8004eac <HAL_RCC_OscConfig+0x4ac>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1f0      	bne.n	8004e80 <HAL_RCC_OscConfig+0x480>
 8004e9e:	e045      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	699b      	ldr	r3, [r3, #24]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d107      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e040      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	40007000 	.word	0x40007000
 8004eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f38 <HAL_RCC_OscConfig+0x538>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d030      	beq.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d129      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d122      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ee8:	4013      	ands	r3, r2
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d119      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004efe:	085b      	lsrs	r3, r3, #1
 8004f00:	3b01      	subs	r3, #1
 8004f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d10f      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d107      	bne.n	8004f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d001      	beq.n	8004f2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40023800 	.word	0x40023800

08004f3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e041      	b.n	8004fd2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d106      	bne.n	8004f68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fd fa7a 	bl	800245c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3304      	adds	r3, #4
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4610      	mov	r0, r2
 8004f7c:	f000 f8f0 	bl	8005160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
	...

08004fdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b086      	sub	sp, #24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d101      	bne.n	8004ffa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e0ae      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b0c      	cmp	r3, #12
 8005006:	f200 809f 	bhi.w	8005148 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800500a:	a201      	add	r2, pc, #4	@ (adr r2, 8005010 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800500c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005010:	08005045 	.word	0x08005045
 8005014:	08005149 	.word	0x08005149
 8005018:	08005149 	.word	0x08005149
 800501c:	08005149 	.word	0x08005149
 8005020:	08005085 	.word	0x08005085
 8005024:	08005149 	.word	0x08005149
 8005028:	08005149 	.word	0x08005149
 800502c:	08005149 	.word	0x08005149
 8005030:	080050c7 	.word	0x080050c7
 8005034:	08005149 	.word	0x08005149
 8005038:	08005149 	.word	0x08005149
 800503c:	08005149 	.word	0x08005149
 8005040:	08005107 	.word	0x08005107
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68b9      	ldr	r1, [r7, #8]
 800504a:	4618      	mov	r0, r3
 800504c:	f000 f934 	bl	80052b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699a      	ldr	r2, [r3, #24]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0208 	orr.w	r2, r2, #8
 800505e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699a      	ldr	r2, [r3, #24]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 0204 	bic.w	r2, r2, #4
 800506e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6999      	ldr	r1, [r3, #24]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	619a      	str	r2, [r3, #24]
      break;
 8005082:	e064      	b.n	800514e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 f984 	bl	8005398 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800509e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6999      	ldr	r1, [r3, #24]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	021a      	lsls	r2, r3, #8
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	619a      	str	r2, [r3, #24]
      break;
 80050c4:	e043      	b.n	800514e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68b9      	ldr	r1, [r7, #8]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 f9d9 	bl	8005484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	69da      	ldr	r2, [r3, #28]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f042 0208 	orr.w	r2, r2, #8
 80050e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69da      	ldr	r2, [r3, #28]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f022 0204 	bic.w	r2, r2, #4
 80050f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69d9      	ldr	r1, [r3, #28]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	61da      	str	r2, [r3, #28]
      break;
 8005104:	e023      	b.n	800514e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fa2d 	bl	800556c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69d9      	ldr	r1, [r3, #28]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	021a      	lsls	r2, r3, #8
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	61da      	str	r2, [r3, #28]
      break;
 8005146:	e002      	b.n	800514e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	75fb      	strb	r3, [r7, #23]
      break;
 800514c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005156:	7dfb      	ldrb	r3, [r7, #23]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a46      	ldr	r2, [pc, #280]	@ (800528c <TIM_Base_SetConfig+0x12c>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d013      	beq.n	80051a0 <TIM_Base_SetConfig+0x40>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800517e:	d00f      	beq.n	80051a0 <TIM_Base_SetConfig+0x40>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a43      	ldr	r2, [pc, #268]	@ (8005290 <TIM_Base_SetConfig+0x130>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d00b      	beq.n	80051a0 <TIM_Base_SetConfig+0x40>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a42      	ldr	r2, [pc, #264]	@ (8005294 <TIM_Base_SetConfig+0x134>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d007      	beq.n	80051a0 <TIM_Base_SetConfig+0x40>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a41      	ldr	r2, [pc, #260]	@ (8005298 <TIM_Base_SetConfig+0x138>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d003      	beq.n	80051a0 <TIM_Base_SetConfig+0x40>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a40      	ldr	r2, [pc, #256]	@ (800529c <TIM_Base_SetConfig+0x13c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d108      	bne.n	80051b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a35      	ldr	r2, [pc, #212]	@ (800528c <TIM_Base_SetConfig+0x12c>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d02b      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051c0:	d027      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a32      	ldr	r2, [pc, #200]	@ (8005290 <TIM_Base_SetConfig+0x130>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d023      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a31      	ldr	r2, [pc, #196]	@ (8005294 <TIM_Base_SetConfig+0x134>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d01f      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a30      	ldr	r2, [pc, #192]	@ (8005298 <TIM_Base_SetConfig+0x138>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d01b      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a2f      	ldr	r2, [pc, #188]	@ (800529c <TIM_Base_SetConfig+0x13c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d017      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a2e      	ldr	r2, [pc, #184]	@ (80052a0 <TIM_Base_SetConfig+0x140>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d013      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a2d      	ldr	r2, [pc, #180]	@ (80052a4 <TIM_Base_SetConfig+0x144>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00f      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a2c      	ldr	r2, [pc, #176]	@ (80052a8 <TIM_Base_SetConfig+0x148>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d00b      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a2b      	ldr	r2, [pc, #172]	@ (80052ac <TIM_Base_SetConfig+0x14c>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d007      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a2a      	ldr	r2, [pc, #168]	@ (80052b0 <TIM_Base_SetConfig+0x150>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d003      	beq.n	8005212 <TIM_Base_SetConfig+0xb2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a29      	ldr	r2, [pc, #164]	@ (80052b4 <TIM_Base_SetConfig+0x154>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d108      	bne.n	8005224 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	689a      	ldr	r2, [r3, #8]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a10      	ldr	r2, [pc, #64]	@ (800528c <TIM_Base_SetConfig+0x12c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d003      	beq.n	8005258 <TIM_Base_SetConfig+0xf8>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a12      	ldr	r2, [pc, #72]	@ (800529c <TIM_Base_SetConfig+0x13c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d103      	bne.n	8005260 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b01      	cmp	r3, #1
 8005270:	d105      	bne.n	800527e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	f023 0201 	bic.w	r2, r3, #1
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	611a      	str	r2, [r3, #16]
  }
}
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40010000 	.word	0x40010000
 8005290:	40000400 	.word	0x40000400
 8005294:	40000800 	.word	0x40000800
 8005298:	40000c00 	.word	0x40000c00
 800529c:	40010400 	.word	0x40010400
 80052a0:	40014000 	.word	0x40014000
 80052a4:	40014400 	.word	0x40014400
 80052a8:	40014800 	.word	0x40014800
 80052ac:	40001800 	.word	0x40001800
 80052b0:	40001c00 	.word	0x40001c00
 80052b4:	40002000 	.word	0x40002000

080052b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	f023 0201 	bic.w	r2, r3, #1
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0303 	bic.w	r3, r3, #3
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f023 0302 	bic.w	r3, r3, #2
 8005300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	4313      	orrs	r3, r2
 800530a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a20      	ldr	r2, [pc, #128]	@ (8005390 <TIM_OC1_SetConfig+0xd8>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d003      	beq.n	800531c <TIM_OC1_SetConfig+0x64>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a1f      	ldr	r2, [pc, #124]	@ (8005394 <TIM_OC1_SetConfig+0xdc>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d10c      	bne.n	8005336 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f023 0308 	bic.w	r3, r3, #8
 8005322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f023 0304 	bic.w	r3, r3, #4
 8005334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <TIM_OC1_SetConfig+0xd8>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_OC1_SetConfig+0x8e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <TIM_OC1_SetConfig+0xdc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d111      	bne.n	800536a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800534c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005354:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	4313      	orrs	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	621a      	str	r2, [r3, #32]
}
 8005384:	bf00      	nop
 8005386:	371c      	adds	r7, #28
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	40010000 	.word	0x40010000
 8005394:	40010400 	.word	0x40010400

08005398 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005398:	b480      	push	{r7}
 800539a:	b087      	sub	sp, #28
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	f023 0210 	bic.w	r2, r3, #16
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	021b      	lsls	r3, r3, #8
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	4313      	orrs	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f023 0320 	bic.w	r3, r3, #32
 80053e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a22      	ldr	r2, [pc, #136]	@ (800547c <TIM_OC2_SetConfig+0xe4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d003      	beq.n	8005400 <TIM_OC2_SetConfig+0x68>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a21      	ldr	r2, [pc, #132]	@ (8005480 <TIM_OC2_SetConfig+0xe8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d10d      	bne.n	800541c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	697a      	ldr	r2, [r7, #20]
 8005410:	4313      	orrs	r3, r2
 8005412:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800541a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a17      	ldr	r2, [pc, #92]	@ (800547c <TIM_OC2_SetConfig+0xe4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d003      	beq.n	800542c <TIM_OC2_SetConfig+0x94>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a16      	ldr	r2, [pc, #88]	@ (8005480 <TIM_OC2_SetConfig+0xe8>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d113      	bne.n	8005454 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005432:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800543a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	4313      	orrs	r3, r2
 8005446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	4313      	orrs	r3, r2
 8005452:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	621a      	str	r2, [r3, #32]
}
 800546e:	bf00      	nop
 8005470:	371c      	adds	r7, #28
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	40010000 	.word	0x40010000
 8005480:	40010400 	.word	0x40010400

08005484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0303 	bic.w	r3, r3, #3
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a21      	ldr	r2, [pc, #132]	@ (8005564 <TIM_OC3_SetConfig+0xe0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d003      	beq.n	80054ea <TIM_OC3_SetConfig+0x66>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a20      	ldr	r2, [pc, #128]	@ (8005568 <TIM_OC3_SetConfig+0xe4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d10d      	bne.n	8005506 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a16      	ldr	r2, [pc, #88]	@ (8005564 <TIM_OC3_SetConfig+0xe0>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d003      	beq.n	8005516 <TIM_OC3_SetConfig+0x92>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a15      	ldr	r2, [pc, #84]	@ (8005568 <TIM_OC3_SetConfig+0xe4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d113      	bne.n	800553e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800551c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	621a      	str	r2, [r3, #32]
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr
 8005564:	40010000 	.word	0x40010000
 8005568:	40010400 	.word	0x40010400

0800556c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800559a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	021b      	lsls	r3, r3, #8
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	031b      	lsls	r3, r3, #12
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a12      	ldr	r2, [pc, #72]	@ (8005610 <TIM_OC4_SetConfig+0xa4>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d003      	beq.n	80055d4 <TIM_OC4_SetConfig+0x68>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a11      	ldr	r2, [pc, #68]	@ (8005614 <TIM_OC4_SetConfig+0xa8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d109      	bne.n	80055e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	019b      	lsls	r3, r3, #6
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	621a      	str	r2, [r3, #32]
}
 8005602:	bf00      	nop
 8005604:	371c      	adds	r7, #28
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40010000 	.word	0x40010000
 8005614:	40010400 	.word	0x40010400

08005618 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800562c:	2302      	movs	r3, #2
 800562e:	e05a      	b.n	80056e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005656:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a21      	ldr	r2, [pc, #132]	@ (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d022      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800567c:	d01d      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1d      	ldr	r2, [pc, #116]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d018      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1b      	ldr	r2, [pc, #108]	@ (80056fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d013      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1a      	ldr	r2, [pc, #104]	@ (8005700 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00e      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a18      	ldr	r2, [pc, #96]	@ (8005704 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d009      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a17      	ldr	r2, [pc, #92]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d004      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a15      	ldr	r2, [pc, #84]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d10c      	bne.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40010000 	.word	0x40010000
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800
 8005700:	40000c00 	.word	0x40000c00
 8005704:	40010400 	.word	0x40010400
 8005708:	40014000 	.word	0x40014000
 800570c:	40001800 	.word	0x40001800

08005710 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e042      	b.n	80057a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7fc ff0a 	bl	8002550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2224      	movs	r2, #36	@ 0x24
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68da      	ldr	r2, [r3, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005752:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f973 	bl	8005a40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005768:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695a      	ldr	r2, [r3, #20]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005778:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68da      	ldr	r2, [r3, #12]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005788:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2220      	movs	r2, #32
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2220      	movs	r2, #32
 800579c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b08a      	sub	sp, #40	@ 0x28
 80057b4:	af02      	add	r7, sp, #8
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	603b      	str	r3, [r7, #0]
 80057bc:	4613      	mov	r3, r2
 80057be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d175      	bne.n	80058bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d002      	beq.n	80057dc <HAL_UART_Transmit+0x2c>
 80057d6:	88fb      	ldrh	r3, [r7, #6]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e06e      	b.n	80058be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2221      	movs	r2, #33	@ 0x21
 80057ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057ee:	f7fd f887 	bl	8002900 <HAL_GetTick>
 80057f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	88fa      	ldrh	r2, [r7, #6]
 80057fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005808:	d108      	bne.n	800581c <HAL_UART_Transmit+0x6c>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005812:	2300      	movs	r3, #0
 8005814:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	e003      	b.n	8005824 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005820:	2300      	movs	r3, #0
 8005822:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005824:	e02e      	b.n	8005884 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	9300      	str	r3, [sp, #0]
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2200      	movs	r2, #0
 800582e:	2180      	movs	r1, #128	@ 0x80
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 f848 	bl	80058c6 <UART_WaitOnFlagUntilTimeout>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d005      	beq.n	8005848 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2220      	movs	r2, #32
 8005840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e03a      	b.n	80058be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10b      	bne.n	8005866 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800585c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	3302      	adds	r3, #2
 8005862:	61bb      	str	r3, [r7, #24]
 8005864:	e007      	b.n	8005876 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	781a      	ldrb	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	3301      	adds	r3, #1
 8005874:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800587a:	b29b      	uxth	r3, r3
 800587c:	3b01      	subs	r3, #1
 800587e:	b29a      	uxth	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1cb      	bne.n	8005826 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2200      	movs	r2, #0
 8005896:	2140      	movs	r1, #64	@ 0x40
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 f814 	bl	80058c6 <UART_WaitOnFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d005      	beq.n	80058b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e006      	b.n	80058be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	e000      	b.n	80058be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80058bc:	2302      	movs	r3, #2
  }
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3720      	adds	r7, #32
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b086      	sub	sp, #24
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	60f8      	str	r0, [r7, #12]
 80058ce:	60b9      	str	r1, [r7, #8]
 80058d0:	603b      	str	r3, [r7, #0]
 80058d2:	4613      	mov	r3, r2
 80058d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058d6:	e03b      	b.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058de:	d037      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058e0:	f7fd f80e 	bl	8002900 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	6a3a      	ldr	r2, [r7, #32]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d302      	bcc.n	80058f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e03a      	b.n	8005970 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d023      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	2b80      	cmp	r3, #128	@ 0x80
 800590c:	d020      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	2b40      	cmp	r3, #64	@ 0x40
 8005912:	d01d      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0308 	and.w	r3, r3, #8
 800591e:	2b08      	cmp	r3, #8
 8005920:	d116      	bne.n	8005950 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005922:	2300      	movs	r3, #0
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 f81d 	bl	8005978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2208      	movs	r2, #8
 8005942:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e00f      	b.n	8005970 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	4013      	ands	r3, r2
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	429a      	cmp	r2, r3
 800595e:	bf0c      	ite	eq
 8005960:	2301      	moveq	r3, #1
 8005962:	2300      	movne	r3, #0
 8005964:	b2db      	uxtb	r3, r3
 8005966:	461a      	mov	r2, r3
 8005968:	79fb      	ldrb	r3, [r7, #7]
 800596a:	429a      	cmp	r2, r3
 800596c:	d0b4      	beq.n	80058d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005978:	b480      	push	{r7}
 800597a:	b095      	sub	sp, #84	@ 0x54
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	330c      	adds	r3, #12
 8005986:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800598a:	e853 3f00 	ldrex	r3, [r3]
 800598e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005992:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005996:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	330c      	adds	r3, #12
 800599e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80059a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059a8:	e841 2300 	strex	r3, r2, [r1]
 80059ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e5      	bne.n	8005980 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	3314      	adds	r3, #20
 80059ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	f023 0301 	bic.w	r3, r3, #1
 80059ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	3314      	adds	r3, #20
 80059d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e5      	bne.n	80059b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d119      	bne.n	8005a24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	330c      	adds	r3, #12
 80059f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	e853 3f00 	ldrex	r3, [r3]
 80059fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f023 0310 	bic.w	r3, r3, #16
 8005a06:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a10:	61ba      	str	r2, [r7, #24]
 8005a12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a14:	6979      	ldr	r1, [r7, #20]
 8005a16:	69ba      	ldr	r2, [r7, #24]
 8005a18:	e841 2300 	strex	r3, r2, [r1]
 8005a1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1e5      	bne.n	80059f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a32:	bf00      	nop
 8005a34:	3754      	adds	r7, #84	@ 0x54
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
	...

08005a40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a44:	b0c0      	sub	sp, #256	@ 0x100
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5c:	68d9      	ldr	r1, [r3, #12]
 8005a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	ea40 0301 	orr.w	r3, r0, r1
 8005a68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	431a      	orrs	r2, r3
 8005a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a98:	f021 010c 	bic.w	r1, r1, #12
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005aa6:	430b      	orrs	r3, r1
 8005aa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aba:	6999      	ldr	r1, [r3, #24]
 8005abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	ea40 0301 	orr.w	r3, r0, r1
 8005ac6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	4b8f      	ldr	r3, [pc, #572]	@ (8005d0c <UART_SetConfig+0x2cc>)
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d005      	beq.n	8005ae0 <UART_SetConfig+0xa0>
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	4b8d      	ldr	r3, [pc, #564]	@ (8005d10 <UART_SetConfig+0x2d0>)
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d104      	bne.n	8005aea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ae0:	f7fe fd4a 	bl	8004578 <HAL_RCC_GetPCLK2Freq>
 8005ae4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ae8:	e003      	b.n	8005af2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005aea:	f7fe fd31 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 8005aee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005afc:	f040 810c 	bne.w	8005d18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b04:	2200      	movs	r2, #0
 8005b06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b0a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b12:	4622      	mov	r2, r4
 8005b14:	462b      	mov	r3, r5
 8005b16:	1891      	adds	r1, r2, r2
 8005b18:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b1a:	415b      	adcs	r3, r3
 8005b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b22:	4621      	mov	r1, r4
 8005b24:	eb12 0801 	adds.w	r8, r2, r1
 8005b28:	4629      	mov	r1, r5
 8005b2a:	eb43 0901 	adc.w	r9, r3, r1
 8005b2e:	f04f 0200 	mov.w	r2, #0
 8005b32:	f04f 0300 	mov.w	r3, #0
 8005b36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b42:	4690      	mov	r8, r2
 8005b44:	4699      	mov	r9, r3
 8005b46:	4623      	mov	r3, r4
 8005b48:	eb18 0303 	adds.w	r3, r8, r3
 8005b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b50:	462b      	mov	r3, r5
 8005b52:	eb49 0303 	adc.w	r3, r9, r3
 8005b56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b66:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b6e:	460b      	mov	r3, r1
 8005b70:	18db      	adds	r3, r3, r3
 8005b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b74:	4613      	mov	r3, r2
 8005b76:	eb42 0303 	adc.w	r3, r2, r3
 8005b7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b84:	f7fb f930 	bl	8000de8 <__aeabi_uldivmod>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	4b61      	ldr	r3, [pc, #388]	@ (8005d14 <UART_SetConfig+0x2d4>)
 8005b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b92:	095b      	lsrs	r3, r3, #5
 8005b94:	011c      	lsls	r4, r3, #4
 8005b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ba0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ba4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ba8:	4642      	mov	r2, r8
 8005baa:	464b      	mov	r3, r9
 8005bac:	1891      	adds	r1, r2, r2
 8005bae:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005bb0:	415b      	adcs	r3, r3
 8005bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bb8:	4641      	mov	r1, r8
 8005bba:	eb12 0a01 	adds.w	sl, r2, r1
 8005bbe:	4649      	mov	r1, r9
 8005bc0:	eb43 0b01 	adc.w	fp, r3, r1
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	f04f 0300 	mov.w	r3, #0
 8005bcc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bd8:	4692      	mov	sl, r2
 8005bda:	469b      	mov	fp, r3
 8005bdc:	4643      	mov	r3, r8
 8005bde:	eb1a 0303 	adds.w	r3, sl, r3
 8005be2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005be6:	464b      	mov	r3, r9
 8005be8:	eb4b 0303 	adc.w	r3, fp, r3
 8005bec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bfc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c04:	460b      	mov	r3, r1
 8005c06:	18db      	adds	r3, r3, r3
 8005c08:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	eb42 0303 	adc.w	r3, r2, r3
 8005c10:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c1a:	f7fb f8e5 	bl	8000de8 <__aeabi_uldivmod>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4611      	mov	r1, r2
 8005c24:	4b3b      	ldr	r3, [pc, #236]	@ (8005d14 <UART_SetConfig+0x2d4>)
 8005c26:	fba3 2301 	umull	r2, r3, r3, r1
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	2264      	movs	r2, #100	@ 0x64
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	1acb      	subs	r3, r1, r3
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c3a:	4b36      	ldr	r3, [pc, #216]	@ (8005d14 <UART_SetConfig+0x2d4>)
 8005c3c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c40:	095b      	lsrs	r3, r3, #5
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c48:	441c      	add	r4, r3
 8005c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c54:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	464b      	mov	r3, r9
 8005c60:	1891      	adds	r1, r2, r2
 8005c62:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c64:	415b      	adcs	r3, r3
 8005c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c6c:	4641      	mov	r1, r8
 8005c6e:	1851      	adds	r1, r2, r1
 8005c70:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c72:	4649      	mov	r1, r9
 8005c74:	414b      	adcs	r3, r1
 8005c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c78:	f04f 0200 	mov.w	r2, #0
 8005c7c:	f04f 0300 	mov.w	r3, #0
 8005c80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c84:	4659      	mov	r1, fp
 8005c86:	00cb      	lsls	r3, r1, #3
 8005c88:	4651      	mov	r1, sl
 8005c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c8e:	4651      	mov	r1, sl
 8005c90:	00ca      	lsls	r2, r1, #3
 8005c92:	4610      	mov	r0, r2
 8005c94:	4619      	mov	r1, r3
 8005c96:	4603      	mov	r3, r0
 8005c98:	4642      	mov	r2, r8
 8005c9a:	189b      	adds	r3, r3, r2
 8005c9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ca0:	464b      	mov	r3, r9
 8005ca2:	460a      	mov	r2, r1
 8005ca4:	eb42 0303 	adc.w	r3, r2, r3
 8005ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cb8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	18db      	adds	r3, r3, r3
 8005cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	eb42 0303 	adc.w	r3, r2, r3
 8005ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cd6:	f7fb f887 	bl	8000de8 <__aeabi_uldivmod>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	4b0d      	ldr	r3, [pc, #52]	@ (8005d14 <UART_SetConfig+0x2d4>)
 8005ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	2164      	movs	r1, #100	@ 0x64
 8005ce8:	fb01 f303 	mul.w	r3, r1, r3
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	3332      	adds	r3, #50	@ 0x32
 8005cf2:	4a08      	ldr	r2, [pc, #32]	@ (8005d14 <UART_SetConfig+0x2d4>)
 8005cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	f003 0207 	and.w	r2, r3, #7
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4422      	add	r2, r4
 8005d06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d08:	e106      	b.n	8005f18 <UART_SetConfig+0x4d8>
 8005d0a:	bf00      	nop
 8005d0c:	40011000 	.word	0x40011000
 8005d10:	40011400 	.word	0x40011400
 8005d14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d2a:	4642      	mov	r2, r8
 8005d2c:	464b      	mov	r3, r9
 8005d2e:	1891      	adds	r1, r2, r2
 8005d30:	6239      	str	r1, [r7, #32]
 8005d32:	415b      	adcs	r3, r3
 8005d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d3a:	4641      	mov	r1, r8
 8005d3c:	1854      	adds	r4, r2, r1
 8005d3e:	4649      	mov	r1, r9
 8005d40:	eb43 0501 	adc.w	r5, r3, r1
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	f04f 0300 	mov.w	r3, #0
 8005d4c:	00eb      	lsls	r3, r5, #3
 8005d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d52:	00e2      	lsls	r2, r4, #3
 8005d54:	4614      	mov	r4, r2
 8005d56:	461d      	mov	r5, r3
 8005d58:	4643      	mov	r3, r8
 8005d5a:	18e3      	adds	r3, r4, r3
 8005d5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d60:	464b      	mov	r3, r9
 8005d62:	eb45 0303 	adc.w	r3, r5, r3
 8005d66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	f04f 0300 	mov.w	r3, #0
 8005d82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d86:	4629      	mov	r1, r5
 8005d88:	008b      	lsls	r3, r1, #2
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d90:	4621      	mov	r1, r4
 8005d92:	008a      	lsls	r2, r1, #2
 8005d94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d98:	f7fb f826 	bl	8000de8 <__aeabi_uldivmod>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	4b60      	ldr	r3, [pc, #384]	@ (8005f24 <UART_SetConfig+0x4e4>)
 8005da2:	fba3 2302 	umull	r2, r3, r3, r2
 8005da6:	095b      	lsrs	r3, r3, #5
 8005da8:	011c      	lsls	r4, r3, #4
 8005daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005db4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005db8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005dbc:	4642      	mov	r2, r8
 8005dbe:	464b      	mov	r3, r9
 8005dc0:	1891      	adds	r1, r2, r2
 8005dc2:	61b9      	str	r1, [r7, #24]
 8005dc4:	415b      	adcs	r3, r3
 8005dc6:	61fb      	str	r3, [r7, #28]
 8005dc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dcc:	4641      	mov	r1, r8
 8005dce:	1851      	adds	r1, r2, r1
 8005dd0:	6139      	str	r1, [r7, #16]
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	414b      	adcs	r3, r1
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005de4:	4659      	mov	r1, fp
 8005de6:	00cb      	lsls	r3, r1, #3
 8005de8:	4651      	mov	r1, sl
 8005dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dee:	4651      	mov	r1, sl
 8005df0:	00ca      	lsls	r2, r1, #3
 8005df2:	4610      	mov	r0, r2
 8005df4:	4619      	mov	r1, r3
 8005df6:	4603      	mov	r3, r0
 8005df8:	4642      	mov	r2, r8
 8005dfa:	189b      	adds	r3, r3, r2
 8005dfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e00:	464b      	mov	r3, r9
 8005e02:	460a      	mov	r2, r1
 8005e04:	eb42 0303 	adc.w	r3, r2, r3
 8005e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e18:	f04f 0200 	mov.w	r2, #0
 8005e1c:	f04f 0300 	mov.w	r3, #0
 8005e20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e24:	4649      	mov	r1, r9
 8005e26:	008b      	lsls	r3, r1, #2
 8005e28:	4641      	mov	r1, r8
 8005e2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e2e:	4641      	mov	r1, r8
 8005e30:	008a      	lsls	r2, r1, #2
 8005e32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e36:	f7fa ffd7 	bl	8000de8 <__aeabi_uldivmod>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4611      	mov	r1, r2
 8005e40:	4b38      	ldr	r3, [pc, #224]	@ (8005f24 <UART_SetConfig+0x4e4>)
 8005e42:	fba3 2301 	umull	r2, r3, r3, r1
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	2264      	movs	r2, #100	@ 0x64
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	1acb      	subs	r3, r1, r3
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	3332      	adds	r3, #50	@ 0x32
 8005e54:	4a33      	ldr	r2, [pc, #204]	@ (8005f24 <UART_SetConfig+0x4e4>)
 8005e56:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5a:	095b      	lsrs	r3, r3, #5
 8005e5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e60:	441c      	add	r4, r3
 8005e62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e66:	2200      	movs	r2, #0
 8005e68:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e70:	4642      	mov	r2, r8
 8005e72:	464b      	mov	r3, r9
 8005e74:	1891      	adds	r1, r2, r2
 8005e76:	60b9      	str	r1, [r7, #8]
 8005e78:	415b      	adcs	r3, r3
 8005e7a:	60fb      	str	r3, [r7, #12]
 8005e7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e80:	4641      	mov	r1, r8
 8005e82:	1851      	adds	r1, r2, r1
 8005e84:	6039      	str	r1, [r7, #0]
 8005e86:	4649      	mov	r1, r9
 8005e88:	414b      	adcs	r3, r1
 8005e8a:	607b      	str	r3, [r7, #4]
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	f04f 0300 	mov.w	r3, #0
 8005e94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e98:	4659      	mov	r1, fp
 8005e9a:	00cb      	lsls	r3, r1, #3
 8005e9c:	4651      	mov	r1, sl
 8005e9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ea2:	4651      	mov	r1, sl
 8005ea4:	00ca      	lsls	r2, r1, #3
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	4603      	mov	r3, r0
 8005eac:	4642      	mov	r2, r8
 8005eae:	189b      	adds	r3, r3, r2
 8005eb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005eb2:	464b      	mov	r3, r9
 8005eb4:	460a      	mov	r2, r1
 8005eb6:	eb42 0303 	adc.w	r3, r2, r3
 8005eba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ec6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ed4:	4649      	mov	r1, r9
 8005ed6:	008b      	lsls	r3, r1, #2
 8005ed8:	4641      	mov	r1, r8
 8005eda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ede:	4641      	mov	r1, r8
 8005ee0:	008a      	lsls	r2, r1, #2
 8005ee2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ee6:	f7fa ff7f 	bl	8000de8 <__aeabi_uldivmod>
 8005eea:	4602      	mov	r2, r0
 8005eec:	460b      	mov	r3, r1
 8005eee:	4b0d      	ldr	r3, [pc, #52]	@ (8005f24 <UART_SetConfig+0x4e4>)
 8005ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ef4:	095b      	lsrs	r3, r3, #5
 8005ef6:	2164      	movs	r1, #100	@ 0x64
 8005ef8:	fb01 f303 	mul.w	r3, r1, r3
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	011b      	lsls	r3, r3, #4
 8005f00:	3332      	adds	r3, #50	@ 0x32
 8005f02:	4a08      	ldr	r2, [pc, #32]	@ (8005f24 <UART_SetConfig+0x4e4>)
 8005f04:	fba2 2303 	umull	r2, r3, r2, r3
 8005f08:	095b      	lsrs	r3, r3, #5
 8005f0a:	f003 020f 	and.w	r2, r3, #15
 8005f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4422      	add	r2, r4
 8005f16:	609a      	str	r2, [r3, #8]
}
 8005f18:	bf00      	nop
 8005f1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f24:	51eb851f 	.word	0x51eb851f

08005f28 <arm_mean_q31>:
 8005f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f2c:	ea5f 0891 	movs.w	r8, r1, lsr #2
 8005f30:	468e      	mov	lr, r1
 8005f32:	4691      	mov	r9, r2
 8005f34:	d033      	beq.n	8005f9e <arm_mean_q31+0x76>
 8005f36:	f100 0110 	add.w	r1, r0, #16
 8005f3a:	46c4      	mov	ip, r8
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f851 7c10 	ldr.w	r7, [r1, #-16]
 8005f44:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 8005f48:	f851 5c08 	ldr.w	r5, [r1, #-8]
 8005f4c:	f851 4c04 	ldr.w	r4, [r1, #-4]
 8005f50:	19d2      	adds	r2, r2, r7
 8005f52:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
 8005f56:	1992      	adds	r2, r2, r6
 8005f58:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8005f5c:	1952      	adds	r2, r2, r5
 8005f5e:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 8005f62:	1912      	adds	r2, r2, r4
 8005f64:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8005f68:	f1bc 0c01 	subs.w	ip, ip, #1
 8005f6c:	f101 0110 	add.w	r1, r1, #16
 8005f70:	d1e6      	bne.n	8005f40 <arm_mean_q31+0x18>
 8005f72:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 8005f76:	f01e 0103 	ands.w	r1, lr, #3
 8005f7a:	d006      	beq.n	8005f8a <arm_mean_q31+0x62>
 8005f7c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005f80:	1912      	adds	r2, r2, r4
 8005f82:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8005f86:	3901      	subs	r1, #1
 8005f88:	d1f8      	bne.n	8005f7c <arm_mean_q31+0x54>
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	4672      	mov	r2, lr
 8005f8e:	4619      	mov	r1, r3
 8005f90:	17d3      	asrs	r3, r2, #31
 8005f92:	f7fa fed9 	bl	8000d48 <__aeabi_ldivmod>
 8005f96:	f8c9 0000 	str.w	r0, [r9]
 8005f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	e7e8      	b.n	8005f76 <arm_mean_q31+0x4e>

08005fa4 <arm_rfft_fast_init_f32>:
 8005fa4:	084b      	lsrs	r3, r1, #1
 8005fa6:	2b80      	cmp	r3, #128	@ 0x80
 8005fa8:	b410      	push	{r4}
 8005faa:	8201      	strh	r1, [r0, #16]
 8005fac:	8003      	strh	r3, [r0, #0]
 8005fae:	d047      	beq.n	8006040 <arm_rfft_fast_init_f32+0x9c>
 8005fb0:	d917      	bls.n	8005fe2 <arm_rfft_fast_init_f32+0x3e>
 8005fb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fb6:	d03d      	beq.n	8006034 <arm_rfft_fast_init_f32+0x90>
 8005fb8:	d929      	bls.n	800600e <arm_rfft_fast_init_f32+0x6a>
 8005fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fbe:	d020      	beq.n	8006002 <arm_rfft_fast_init_f32+0x5e>
 8005fc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fc4:	d113      	bne.n	8005fee <arm_rfft_fast_init_f32+0x4a>
 8005fc6:	4921      	ldr	r1, [pc, #132]	@ (800604c <arm_rfft_fast_init_f32+0xa8>)
 8005fc8:	4a21      	ldr	r2, [pc, #132]	@ (8006050 <arm_rfft_fast_init_f32+0xac>)
 8005fca:	4b22      	ldr	r3, [pc, #136]	@ (8006054 <arm_rfft_fast_init_f32+0xb0>)
 8005fcc:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8005fd0:	8184      	strh	r4, [r0, #12]
 8005fd2:	6081      	str	r1, [r0, #8]
 8005fd4:	6042      	str	r2, [r0, #4]
 8005fd6:	6143      	str	r3, [r0, #20]
 8005fd8:	2000      	movs	r0, #0
 8005fda:	b240      	sxtb	r0, r0
 8005fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d01c      	beq.n	8006020 <arm_rfft_fast_init_f32+0x7c>
 8005fe6:	2b40      	cmp	r3, #64	@ 0x40
 8005fe8:	d006      	beq.n	8005ff8 <arm_rfft_fast_init_f32+0x54>
 8005fea:	2b10      	cmp	r3, #16
 8005fec:	d01d      	beq.n	800602a <arm_rfft_fast_init_f32+0x86>
 8005fee:	20ff      	movs	r0, #255	@ 0xff
 8005ff0:	b240      	sxtb	r0, r0
 8005ff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	2438      	movs	r4, #56	@ 0x38
 8005ffa:	4917      	ldr	r1, [pc, #92]	@ (8006058 <arm_rfft_fast_init_f32+0xb4>)
 8005ffc:	4a17      	ldr	r2, [pc, #92]	@ (800605c <arm_rfft_fast_init_f32+0xb8>)
 8005ffe:	4b18      	ldr	r3, [pc, #96]	@ (8006060 <arm_rfft_fast_init_f32+0xbc>)
 8006000:	e7e6      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 8006002:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8006006:	4917      	ldr	r1, [pc, #92]	@ (8006064 <arm_rfft_fast_init_f32+0xc0>)
 8006008:	4a17      	ldr	r2, [pc, #92]	@ (8006068 <arm_rfft_fast_init_f32+0xc4>)
 800600a:	4b18      	ldr	r3, [pc, #96]	@ (800606c <arm_rfft_fast_init_f32+0xc8>)
 800600c:	e7e0      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 800600e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006012:	d1ec      	bne.n	8005fee <arm_rfft_fast_init_f32+0x4a>
 8006014:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8006018:	4915      	ldr	r1, [pc, #84]	@ (8006070 <arm_rfft_fast_init_f32+0xcc>)
 800601a:	4a16      	ldr	r2, [pc, #88]	@ (8006074 <arm_rfft_fast_init_f32+0xd0>)
 800601c:	4b16      	ldr	r3, [pc, #88]	@ (8006078 <arm_rfft_fast_init_f32+0xd4>)
 800601e:	e7d7      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 8006020:	2430      	movs	r4, #48	@ 0x30
 8006022:	4916      	ldr	r1, [pc, #88]	@ (800607c <arm_rfft_fast_init_f32+0xd8>)
 8006024:	4a16      	ldr	r2, [pc, #88]	@ (8006080 <arm_rfft_fast_init_f32+0xdc>)
 8006026:	4b17      	ldr	r3, [pc, #92]	@ (8006084 <arm_rfft_fast_init_f32+0xe0>)
 8006028:	e7d2      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 800602a:	2414      	movs	r4, #20
 800602c:	4916      	ldr	r1, [pc, #88]	@ (8006088 <arm_rfft_fast_init_f32+0xe4>)
 800602e:	4a17      	ldr	r2, [pc, #92]	@ (800608c <arm_rfft_fast_init_f32+0xe8>)
 8006030:	4b17      	ldr	r3, [pc, #92]	@ (8006090 <arm_rfft_fast_init_f32+0xec>)
 8006032:	e7cd      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 8006034:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8006038:	4916      	ldr	r1, [pc, #88]	@ (8006094 <arm_rfft_fast_init_f32+0xf0>)
 800603a:	4a17      	ldr	r2, [pc, #92]	@ (8006098 <arm_rfft_fast_init_f32+0xf4>)
 800603c:	4b17      	ldr	r3, [pc, #92]	@ (800609c <arm_rfft_fast_init_f32+0xf8>)
 800603e:	e7c7      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 8006040:	24d0      	movs	r4, #208	@ 0xd0
 8006042:	4917      	ldr	r1, [pc, #92]	@ (80060a0 <arm_rfft_fast_init_f32+0xfc>)
 8006044:	4a17      	ldr	r2, [pc, #92]	@ (80060a4 <arm_rfft_fast_init_f32+0x100>)
 8006046:	4b18      	ldr	r3, [pc, #96]	@ (80060a8 <arm_rfft_fast_init_f32+0x104>)
 8006048:	e7c2      	b.n	8005fd0 <arm_rfft_fast_init_f32+0x2c>
 800604a:	bf00      	nop
 800604c:	08018e0c 	.word	0x08018e0c
 8006050:	0800a004 	.word	0x0800a004
 8006054:	08010174 	.word	0x08010174
 8006058:	0800e104 	.word	0x0800e104
 800605c:	0801abcc 	.word	0x0801abcc
 8006060:	0801d0bc 	.word	0x0801d0bc
 8006064:	08016af4 	.word	0x08016af4
 8006068:	080149f4 	.word	0x080149f4
 800606c:	0800e174 	.word	0x0800e174
 8006070:	0801cd4c 	.word	0x0801cd4c
 8006074:	08014174 	.word	0x08014174
 8006078:	0801adcc 	.word	0x0801adcc
 800607c:	080179ac 	.word	0x080179ac
 8006080:	080169f4 	.word	0x080169f4
 8006084:	0800e004 	.word	0x0800e004
 8006088:	08017904 	.word	0x08017904
 800608c:	08014974 	.word	0x08014974
 8006090:	0801792c 	.word	0x0801792c
 8006094:	0801b5cc 	.word	0x0801b5cc
 8006098:	08017e0c 	.word	0x08017e0c
 800609c:	0801b94c 	.word	0x0801b94c
 80060a0:	0801d2bc 	.word	0x0801d2bc
 80060a4:	08017a0c 	.word	0x08017a0c
 80060a8:	0801c94c 	.word	0x0801c94c

080060ac <arm_rfft_fast_f32>:
 80060ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	8a06      	ldrh	r6, [r0, #16]
 80060b2:	0876      	lsrs	r6, r6, #1
 80060b4:	4607      	mov	r7, r0
 80060b6:	4615      	mov	r5, r2
 80060b8:	8006      	strh	r6, [r0, #0]
 80060ba:	460c      	mov	r4, r1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d15c      	bne.n	800617a <arm_rfft_fast_f32+0xce>
 80060c0:	461a      	mov	r2, r3
 80060c2:	2301      	movs	r3, #1
 80060c4:	f000 fbe6 	bl	8006894 <arm_cfft_f32>
 80060c8:	edd4 7a00 	vldr	s15, [r4]
 80060cc:	ed94 7a01 	vldr	s14, [r4, #4]
 80060d0:	883e      	ldrh	r6, [r7, #0]
 80060d2:	6978      	ldr	r0, [r7, #20]
 80060d4:	ee37 7a07 	vadd.f32	s14, s14, s14
 80060d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80060dc:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80060e0:	ee77 6a87 	vadd.f32	s13, s15, s14
 80060e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80060e8:	3e01      	subs	r6, #1
 80060ea:	ee26 7aa3 	vmul.f32	s14, s13, s7
 80060ee:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80060f2:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 80060f6:	ed85 7a00 	vstr	s14, [r5]
 80060fa:	edc5 7a01 	vstr	s15, [r5, #4]
 80060fe:	3010      	adds	r0, #16
 8006100:	f105 0210 	add.w	r2, r5, #16
 8006104:	3b08      	subs	r3, #8
 8006106:	f104 0110 	add.w	r1, r4, #16
 800610a:	ed51 4a02 	vldr	s9, [r1, #-8]
 800610e:	ed93 5a02 	vldr	s10, [r3, #8]
 8006112:	ed11 7a01 	vldr	s14, [r1, #-4]
 8006116:	ed10 6a02 	vldr	s12, [r0, #-8]
 800611a:	edd3 5a03 	vldr	s11, [r3, #12]
 800611e:	ed50 6a01 	vldr	s13, [r0, #-4]
 8006122:	ee75 7a64 	vsub.f32	s15, s10, s9
 8006126:	ee35 4a87 	vadd.f32	s8, s11, s14
 800612a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800612e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006132:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006136:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800613a:	ee34 5a85 	vadd.f32	s10, s9, s10
 800613e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006142:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006146:	ee77 7a25 	vadd.f32	s15, s14, s11
 800614a:	ee76 6a85 	vadd.f32	s13, s13, s10
 800614e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006152:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006156:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800615a:	3e01      	subs	r6, #1
 800615c:	ed42 6a02 	vstr	s13, [r2, #-8]
 8006160:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006164:	f1a3 0308 	sub.w	r3, r3, #8
 8006168:	f101 0108 	add.w	r1, r1, #8
 800616c:	f100 0008 	add.w	r0, r0, #8
 8006170:	f102 0208 	add.w	r2, r2, #8
 8006174:	d1c9      	bne.n	800610a <arm_rfft_fast_f32+0x5e>
 8006176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800617a:	edd1 7a00 	vldr	s15, [r1]
 800617e:	edd1 6a01 	vldr	s13, [r1, #4]
 8006182:	6941      	ldr	r1, [r0, #20]
 8006184:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006188:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800618c:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006190:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006194:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006198:	3e01      	subs	r6, #1
 800619a:	ed82 7a00 	vstr	s14, [r2]
 800619e:	edc2 7a01 	vstr	s15, [r2, #4]
 80061a2:	00f0      	lsls	r0, r6, #3
 80061a4:	b3ee      	cbz	r6, 8006222 <arm_rfft_fast_f32+0x176>
 80061a6:	3808      	subs	r0, #8
 80061a8:	f101 0e10 	add.w	lr, r1, #16
 80061ac:	4420      	add	r0, r4
 80061ae:	f104 0110 	add.w	r1, r4, #16
 80061b2:	f102 0c10 	add.w	ip, r2, #16
 80061b6:	ed90 7a02 	vldr	s14, [r0, #8]
 80061ba:	ed51 6a02 	vldr	s13, [r1, #-8]
 80061be:	ed1e 6a02 	vldr	s12, [lr, #-8]
 80061c2:	ed90 4a03 	vldr	s8, [r0, #12]
 80061c6:	ed11 5a01 	vldr	s10, [r1, #-4]
 80061ca:	ed5e 5a01 	vldr	s11, [lr, #-4]
 80061ce:	ee76 7ac7 	vsub.f32	s15, s13, s14
 80061d2:	ee74 4a05 	vadd.f32	s9, s8, s10
 80061d6:	ee26 3a27 	vmul.f32	s6, s12, s15
 80061da:	ee77 6a26 	vadd.f32	s13, s14, s13
 80061de:	ee35 5a44 	vsub.f32	s10, s10, s8
 80061e2:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80061e6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80061ea:	ee77 7a05 	vadd.f32	s15, s14, s10
 80061ee:	ee26 6a24 	vmul.f32	s12, s12, s9
 80061f2:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80061f6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80061fa:	ee36 7ae5 	vsub.f32	s14, s13, s11
 80061fe:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006202:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006206:	3e01      	subs	r6, #1
 8006208:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800620c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8006210:	f1a0 0008 	sub.w	r0, r0, #8
 8006214:	f101 0108 	add.w	r1, r1, #8
 8006218:	f10e 0e08 	add.w	lr, lr, #8
 800621c:	f10c 0c08 	add.w	ip, ip, #8
 8006220:	d1c9      	bne.n	80061b6 <arm_rfft_fast_f32+0x10a>
 8006222:	4638      	mov	r0, r7
 8006224:	4629      	mov	r1, r5
 8006226:	461a      	mov	r2, r3
 8006228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800622c:	2301      	movs	r3, #1
 800622e:	f000 bb31 	b.w	8006894 <arm_cfft_f32>
 8006232:	bf00      	nop

08006234 <arm_cfft_radix8by2_f32>:
 8006234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006238:	ed2d 8b08 	vpush	{d8-d11}
 800623c:	f8b0 e000 	ldrh.w	lr, [r0]
 8006240:	6842      	ldr	r2, [r0, #4]
 8006242:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006246:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800624a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800624e:	4607      	mov	r7, r0
 8006250:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006254:	f000 80af 	beq.w	80063b6 <arm_cfft_radix8by2_f32+0x182>
 8006258:	3310      	adds	r3, #16
 800625a:	18ce      	adds	r6, r1, r3
 800625c:	3210      	adds	r2, #16
 800625e:	4443      	add	r3, r8
 8006260:	f101 0510 	add.w	r5, r1, #16
 8006264:	f108 0410 	add.w	r4, r8, #16
 8006268:	ed54 1a04 	vldr	s3, [r4, #-16]
 800626c:	ed13 4a04 	vldr	s8, [r3, #-16]
 8006270:	ed53 3a03 	vldr	s7, [r3, #-12]
 8006274:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006278:	ed13 5a01 	vldr	s10, [r3, #-4]
 800627c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006280:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006284:	ed16 2a04 	vldr	s4, [r6, #-16]
 8006288:	ed56 2a03 	vldr	s5, [r6, #-12]
 800628c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8006290:	ed15 7a01 	vldr	s14, [r5, #-4]
 8006294:	ed15 3a04 	vldr	s6, [r5, #-16]
 8006298:	ed54 7a01 	vldr	s15, [r4, #-4]
 800629c:	ed56 0a02 	vldr	s1, [r6, #-8]
 80062a0:	ed16 1a01 	vldr	s2, [r6, #-4]
 80062a4:	ed55 4a02 	vldr	s9, [r5, #-8]
 80062a8:	ee73 ba21 	vadd.f32	s23, s6, s3
 80062ac:	ee36 ba26 	vadd.f32	s22, s12, s13
 80062b0:	ee37 aa27 	vadd.f32	s20, s14, s15
 80062b4:	ee72 9a04 	vadd.f32	s19, s4, s8
 80062b8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80062bc:	ee31 8a05 	vadd.f32	s16, s2, s10
 80062c0:	ee74 aa80 	vadd.f32	s21, s9, s0
 80062c4:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80062c8:	ed45 ba04 	vstr	s23, [r5, #-16]
 80062cc:	ed05 ba03 	vstr	s22, [r5, #-12]
 80062d0:	ed45 aa02 	vstr	s21, [r5, #-8]
 80062d4:	ed05 aa01 	vstr	s20, [r5, #-4]
 80062d8:	ed06 8a01 	vstr	s16, [r6, #-4]
 80062dc:	ed46 9a04 	vstr	s19, [r6, #-16]
 80062e0:	ed06 9a03 	vstr	s18, [r6, #-12]
 80062e4:	ed46 8a02 	vstr	s17, [r6, #-8]
 80062e8:	ee76 6a66 	vsub.f32	s13, s12, s13
 80062ec:	ee73 3ae2 	vsub.f32	s7, s7, s5
 80062f0:	ed12 6a03 	vldr	s12, [r2, #-12]
 80062f4:	ed52 2a04 	vldr	s5, [r2, #-16]
 80062f8:	ee33 3a61 	vsub.f32	s6, s6, s3
 80062fc:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006300:	ee26 8a86 	vmul.f32	s16, s13, s12
 8006304:	ee24 2a06 	vmul.f32	s4, s8, s12
 8006308:	ee63 1a22 	vmul.f32	s3, s6, s5
 800630c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006310:	ee23 3a06 	vmul.f32	s6, s6, s12
 8006314:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8006318:	ee23 6a86 	vmul.f32	s12, s7, s12
 800631c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8006320:	ee36 6a04 	vadd.f32	s12, s12, s8
 8006324:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006328:	ee72 3a63 	vsub.f32	s7, s4, s7
 800632c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8006330:	ed44 6a03 	vstr	s13, [r4, #-12]
 8006334:	ed44 2a04 	vstr	s5, [r4, #-16]
 8006338:	ed43 3a04 	vstr	s7, [r3, #-16]
 800633c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8006340:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006344:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8006348:	ed12 7a01 	vldr	s14, [r2, #-4]
 800634c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006350:	ee35 6a41 	vsub.f32	s12, s10, s2
 8006354:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006358:	ee67 3a87 	vmul.f32	s7, s15, s14
 800635c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8006360:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8006364:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006368:	ee64 4a87 	vmul.f32	s9, s9, s14
 800636c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006370:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006374:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006378:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800637c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8006380:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006384:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006388:	f1be 0e01 	subs.w	lr, lr, #1
 800638c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8006390:	f105 0510 	add.w	r5, r5, #16
 8006394:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006398:	f106 0610 	add.w	r6, r6, #16
 800639c:	ed03 6a02 	vstr	s12, [r3, #-8]
 80063a0:	ed03 7a01 	vstr	s14, [r3, #-4]
 80063a4:	f102 0210 	add.w	r2, r2, #16
 80063a8:	f104 0410 	add.w	r4, r4, #16
 80063ac:	f103 0310 	add.w	r3, r3, #16
 80063b0:	f47f af5a 	bne.w	8006268 <arm_cfft_radix8by2_f32+0x34>
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	fa1f f48c 	uxth.w	r4, ip
 80063ba:	4608      	mov	r0, r1
 80063bc:	2302      	movs	r3, #2
 80063be:	4621      	mov	r1, r4
 80063c0:	f000 fbca 	bl	8006b58 <arm_radix8_butterfly_f32>
 80063c4:	ecbd 8b08 	vpop	{d8-d11}
 80063c8:	4640      	mov	r0, r8
 80063ca:	4621      	mov	r1, r4
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	2302      	movs	r3, #2
 80063d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063d4:	f000 bbc0 	b.w	8006b58 <arm_radix8_butterfly_f32>

080063d8 <arm_cfft_radix8by4_f32>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	ed2d 8b0a 	vpush	{d8-d12}
 80063e0:	8802      	ldrh	r2, [r0, #0]
 80063e2:	ed91 6a00 	vldr	s12, [r1]
 80063e6:	b08f      	sub	sp, #60	@ 0x3c
 80063e8:	460f      	mov	r7, r1
 80063ea:	0852      	lsrs	r2, r2, #1
 80063ec:	0093      	lsls	r3, r2, #2
 80063ee:	900c      	str	r0, [sp, #48]	@ 0x30
 80063f0:	9103      	str	r1, [sp, #12]
 80063f2:	6841      	ldr	r1, [r0, #4]
 80063f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80063f8:	4638      	mov	r0, r7
 80063fa:	4418      	add	r0, r3
 80063fc:	4606      	mov	r6, r0
 80063fe:	9009      	str	r0, [sp, #36]	@ 0x24
 8006400:	4418      	add	r0, r3
 8006402:	edd0 6a00 	vldr	s13, [r0]
 8006406:	edd6 3a00 	vldr	s7, [r6]
 800640a:	edd6 2a01 	vldr	s5, [r6, #4]
 800640e:	edd0 7a01 	vldr	s15, [r0, #4]
 8006412:	900a      	str	r0, [sp, #40]	@ 0x28
 8006414:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006418:	4604      	mov	r4, r0
 800641a:	4625      	mov	r5, r4
 800641c:	441c      	add	r4, r3
 800641e:	ed94 4a00 	vldr	s8, [r4]
 8006422:	ed94 5a01 	vldr	s10, [r4, #4]
 8006426:	9401      	str	r4, [sp, #4]
 8006428:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800642c:	4630      	mov	r0, r6
 800642e:	ee74 4a24 	vadd.f32	s9, s8, s9
 8006432:	463e      	mov	r6, r7
 8006434:	ee14 ea90 	vmov	lr, s9
 8006438:	ee76 6a66 	vsub.f32	s13, s12, s13
 800643c:	f846 eb08 	str.w	lr, [r6], #8
 8006440:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006444:	edd0 4a01 	vldr	s9, [r0, #4]
 8006448:	9604      	str	r6, [sp, #16]
 800644a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800644e:	9e01      	ldr	r6, [sp, #4]
 8006450:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8006454:	ed96 2a01 	vldr	s4, [r6, #4]
 8006458:	ee36 7a24 	vadd.f32	s14, s12, s9
 800645c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8006460:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8006464:	ee36 6a62 	vsub.f32	s12, s12, s5
 8006468:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800646c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006470:	ee73 3a45 	vsub.f32	s7, s6, s10
 8006474:	4604      	mov	r4, r0
 8006476:	ee36 6a45 	vsub.f32	s12, s12, s10
 800647a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800647e:	46a3      	mov	fp, r4
 8006480:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006484:	ee34 5a84 	vadd.f32	s10, s9, s8
 8006488:	ee13 8a90 	vmov	r8, s7
 800648c:	46a4      	mov	ip, r4
 800648e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8006492:	ed87 7a01 	vstr	s14, [r7, #4]
 8006496:	f84b 8b08 	str.w	r8, [fp], #8
 800649a:	f1ac 0704 	sub.w	r7, ip, #4
 800649e:	ed8c 5a01 	vstr	s10, [ip, #4]
 80064a2:	f101 0c08 	add.w	ip, r1, #8
 80064a6:	462c      	mov	r4, r5
 80064a8:	f8cd c014 	str.w	ip, [sp, #20]
 80064ac:	ee15 ca90 	vmov	ip, s11
 80064b0:	f844 cb08 	str.w	ip, [r4], #8
 80064b4:	9407      	str	r4, [sp, #28]
 80064b6:	f101 0410 	add.w	r4, r1, #16
 80064ba:	ed85 6a01 	vstr	s12, [r5, #4]
 80064be:	0852      	lsrs	r2, r2, #1
 80064c0:	9402      	str	r4, [sp, #8]
 80064c2:	462c      	mov	r4, r5
 80064c4:	f101 0518 	add.w	r5, r1, #24
 80064c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80064ca:	46b2      	mov	sl, r6
 80064cc:	9506      	str	r5, [sp, #24]
 80064ce:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80064d2:	3a02      	subs	r2, #2
 80064d4:	ee16 5a90 	vmov	r5, s13
 80064d8:	46b6      	mov	lr, r6
 80064da:	4630      	mov	r0, r6
 80064dc:	0852      	lsrs	r2, r2, #1
 80064de:	f84a 5b08 	str.w	r5, [sl], #8
 80064e2:	f1a0 0604 	sub.w	r6, r0, #4
 80064e6:	edce 7a01 	vstr	s15, [lr, #4]
 80064ea:	9208      	str	r2, [sp, #32]
 80064ec:	f000 8130 	beq.w	8006750 <arm_cfft_radix8by4_f32+0x378>
 80064f0:	4691      	mov	r9, r2
 80064f2:	9a03      	ldr	r2, [sp, #12]
 80064f4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80064f8:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80064fc:	3b08      	subs	r3, #8
 80064fe:	f102 0510 	add.w	r5, r2, #16
 8006502:	f101 0c20 	add.w	ip, r1, #32
 8006506:	f1a4 020c 	sub.w	r2, r4, #12
 800650a:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800650e:	4433      	add	r3, r6
 8006510:	3410      	adds	r4, #16
 8006512:	4650      	mov	r0, sl
 8006514:	4659      	mov	r1, fp
 8006516:	ed55 3a02 	vldr	s7, [r5, #-8]
 800651a:	ed14 5a02 	vldr	s10, [r4, #-8]
 800651e:	ed91 7a00 	vldr	s14, [r1]
 8006522:	edd0 7a00 	vldr	s15, [r0]
 8006526:	ed15 4a01 	vldr	s8, [r5, #-4]
 800652a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800652e:	edd0 6a01 	vldr	s13, [r0, #4]
 8006532:	ed91 6a01 	vldr	s12, [r1, #4]
 8006536:	ee33 8a85 	vadd.f32	s16, s7, s10
 800653a:	ee34 0a25 	vadd.f32	s0, s8, s11
 800653e:	ee78 4a07 	vadd.f32	s9, s16, s14
 8006542:	ee74 5a65 	vsub.f32	s11, s8, s11
 8006546:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800654a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800654e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8006552:	edd1 4a01 	vldr	s9, [r1, #4]
 8006556:	ed90 4a01 	vldr	s8, [r0, #4]
 800655a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800655e:	ee76 aa05 	vadd.f32	s21, s12, s10
 8006562:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006566:	ee35 aac7 	vsub.f32	s20, s11, s14
 800656a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800656e:	edd6 1a00 	vldr	s3, [r6]
 8006572:	edd7 0a00 	vldr	s1, [r7]
 8006576:	ed92 4a02 	vldr	s8, [r2, #8]
 800657a:	edd3 3a02 	vldr	s7, [r3, #8]
 800657e:	ed93 2a01 	vldr	s4, [r3, #4]
 8006582:	ed16 1a01 	vldr	s2, [r6, #-4]
 8006586:	edd2 2a01 	vldr	s5, [r2, #4]
 800658a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800658e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8006592:	ee39 3a81 	vadd.f32	s6, s19, s2
 8006596:	ee74 8a84 	vadd.f32	s17, s9, s8
 800659a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800659e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 80065a2:	ee7a aae6 	vsub.f32	s21, s21, s13
 80065a6:	ee18 aa90 	vmov	sl, s17
 80065aa:	f847 a908 	str.w	sl, [r7], #-8
 80065ae:	edd2 8a01 	vldr	s17, [r2, #4]
 80065b2:	ed93 9a01 	vldr	s18, [r3, #4]
 80065b6:	ee73 8a28 	vadd.f32	s17, s6, s17
 80065ba:	ee3a aa27 	vadd.f32	s20, s20, s15
 80065be:	ee78 8a89 	vadd.f32	s17, s17, s18
 80065c2:	ee74 0a63 	vsub.f32	s1, s8, s7
 80065c6:	edc7 8a01 	vstr	s17, [r7, #4]
 80065ca:	ed18 ba02 	vldr	s22, [r8, #-8]
 80065ce:	ed58 8a01 	vldr	s17, [r8, #-4]
 80065d2:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80065d6:	ee6a ba28 	vmul.f32	s23, s20, s17
 80065da:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80065de:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80065e2:	ee30 9a81 	vadd.f32	s18, s1, s2
 80065e6:	ee79 9a82 	vadd.f32	s19, s19, s4
 80065ea:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80065ee:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80065f2:	ee69 baa8 	vmul.f32	s23, s19, s17
 80065f6:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80065fa:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80065fe:	ee69 8a28 	vmul.f32	s17, s18, s17
 8006602:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8006606:	ee1c aa10 	vmov	sl, s24
 800660a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800660e:	f841 ab08 	str.w	sl, [r1], #8
 8006612:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8006616:	ee3b bacb 	vsub.f32	s22, s23, s22
 800661a:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800661e:	ee33 3a62 	vsub.f32	s6, s6, s5
 8006622:	ed01 aa01 	vstr	s20, [r1, #-4]
 8006626:	edc2 8a01 	vstr	s17, [r2, #4]
 800662a:	ed82 ba02 	vstr	s22, [r2, #8]
 800662e:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8006632:	ee74 3a63 	vsub.f32	s7, s8, s7
 8006636:	ee38 8a47 	vsub.f32	s16, s16, s14
 800663a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800663e:	ee30 0a46 	vsub.f32	s0, s0, s12
 8006642:	ee33 3a42 	vsub.f32	s6, s6, s4
 8006646:	ee38 8a67 	vsub.f32	s16, s16, s15
 800664a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800664e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8006652:	ee63 8a04 	vmul.f32	s17, s6, s8
 8006656:	ee28 aa24 	vmul.f32	s20, s16, s9
 800665a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800665e:	ee28 8a04 	vmul.f32	s16, s16, s8
 8006662:	ee20 0a24 	vmul.f32	s0, s0, s9
 8006666:	ee63 3a84 	vmul.f32	s7, s7, s8
 800666a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800666e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8006672:	ee14 aa10 	vmov	sl, s8
 8006676:	ee30 0a48 	vsub.f32	s0, s0, s16
 800667a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800667e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8006682:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8006686:	ed04 0a01 	vstr	s0, [r4, #-4]
 800668a:	f846 a908 	str.w	sl, [r6], #-8
 800668e:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006692:	ee35 7a87 	vadd.f32	s14, s11, s14
 8006696:	edc6 3a01 	vstr	s7, [r6, #4]
 800669a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800669e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066a2:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 80066a6:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 80066aa:	ee67 5a86 	vmul.f32	s11, s15, s12
 80066ae:	ee26 5a87 	vmul.f32	s10, s13, s14
 80066b2:	ee72 2a62 	vsub.f32	s5, s4, s5
 80066b6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80066ba:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80066be:	ee75 5a25 	vadd.f32	s11, s10, s11
 80066c2:	ee62 0a86 	vmul.f32	s1, s5, s12
 80066c6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80066ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066ce:	ee21 6a06 	vmul.f32	s12, s2, s12
 80066d2:	ee62 2a87 	vmul.f32	s5, s5, s14
 80066d6:	ee21 1a07 	vmul.f32	s2, s2, s14
 80066da:	ee15 aa90 	vmov	sl, s11
 80066de:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80066e2:	f840 ab08 	str.w	sl, [r0], #8
 80066e6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80066ea:	ee76 2a22 	vadd.f32	s5, s12, s5
 80066ee:	f1b9 0901 	subs.w	r9, r9, #1
 80066f2:	ed40 7a01 	vstr	s15, [r0, #-4]
 80066f6:	f105 0508 	add.w	r5, r5, #8
 80066fa:	ed83 1a02 	vstr	s2, [r3, #8]
 80066fe:	edc3 2a01 	vstr	s5, [r3, #4]
 8006702:	f108 0808 	add.w	r8, r8, #8
 8006706:	f1a2 0208 	sub.w	r2, r2, #8
 800670a:	f10c 0c10 	add.w	ip, ip, #16
 800670e:	f104 0408 	add.w	r4, r4, #8
 8006712:	f10e 0e18 	add.w	lr, lr, #24
 8006716:	f1a3 0308 	sub.w	r3, r3, #8
 800671a:	f47f aefc 	bne.w	8006516 <arm_cfft_radix8by4_f32+0x13e>
 800671e:	9908      	ldr	r1, [sp, #32]
 8006720:	9802      	ldr	r0, [sp, #8]
 8006722:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8006726:	00cb      	lsls	r3, r1, #3
 8006728:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800672c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006730:	9102      	str	r1, [sp, #8]
 8006732:	9904      	ldr	r1, [sp, #16]
 8006734:	4419      	add	r1, r3
 8006736:	9104      	str	r1, [sp, #16]
 8006738:	9905      	ldr	r1, [sp, #20]
 800673a:	4419      	add	r1, r3
 800673c:	9105      	str	r1, [sp, #20]
 800673e:	9907      	ldr	r1, [sp, #28]
 8006740:	449b      	add	fp, r3
 8006742:	4419      	add	r1, r3
 8006744:	449a      	add	sl, r3
 8006746:	9b06      	ldr	r3, [sp, #24]
 8006748:	9107      	str	r1, [sp, #28]
 800674a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800674e:	9306      	str	r3, [sp, #24]
 8006750:	9a04      	ldr	r2, [sp, #16]
 8006752:	9807      	ldr	r0, [sp, #28]
 8006754:	edd2 3a00 	vldr	s7, [r2]
 8006758:	ed90 4a00 	vldr	s8, [r0]
 800675c:	eddb 7a00 	vldr	s15, [fp]
 8006760:	ed9a 3a00 	vldr	s6, [sl]
 8006764:	edd2 4a01 	vldr	s9, [r2, #4]
 8006768:	ed90 7a01 	vldr	s14, [r0, #4]
 800676c:	ed9b 2a01 	vldr	s4, [fp, #4]
 8006770:	edda 5a01 	vldr	s11, [sl, #4]
 8006774:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8006778:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800677a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800677e:	ee34 6a87 	vadd.f32	s12, s9, s14
 8006782:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8006786:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800678a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800678e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006792:	ed82 5a00 	vstr	s10, [r2]
 8006796:	ed9b 5a01 	vldr	s10, [fp, #4]
 800679a:	edda 4a01 	vldr	s9, [sl, #4]
 800679e:	ee36 5a05 	vadd.f32	s10, s12, s10
 80067a2:	ee72 3a04 	vadd.f32	s7, s4, s8
 80067a6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80067aa:	ee77 4a67 	vsub.f32	s9, s14, s15
 80067ae:	ed82 5a01 	vstr	s10, [r2, #4]
 80067b2:	9a05      	ldr	r2, [sp, #20]
 80067b4:	ee34 5a83 	vadd.f32	s10, s9, s6
 80067b8:	edd2 1a00 	vldr	s3, [r2]
 80067bc:	edd2 2a01 	vldr	s5, [r2, #4]
 80067c0:	9a02      	ldr	r2, [sp, #8]
 80067c2:	ee73 3ae5 	vsub.f32	s7, s7, s11
 80067c6:	ee36 6a42 	vsub.f32	s12, s12, s4
 80067ca:	ee63 4aa1 	vmul.f32	s9, s7, s3
 80067ce:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80067d2:	ee65 2a22 	vmul.f32	s5, s10, s5
 80067d6:	ee25 5a21 	vmul.f32	s10, s10, s3
 80067da:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80067de:	ee35 5a63 	vsub.f32	s10, s10, s7
 80067e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80067e6:	edcb 2a00 	vstr	s5, [fp]
 80067ea:	ed8b 5a01 	vstr	s10, [fp, #4]
 80067ee:	edd2 3a01 	vldr	s7, [r2, #4]
 80067f2:	ed92 5a00 	vldr	s10, [r2]
 80067f6:	9a06      	ldr	r2, [sp, #24]
 80067f8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80067fc:	ee36 6a65 	vsub.f32	s12, s12, s11
 8006800:	ee66 4a85 	vmul.f32	s9, s13, s10
 8006804:	ee26 5a05 	vmul.f32	s10, s12, s10
 8006808:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800680c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006810:	ee75 6a66 	vsub.f32	s13, s10, s13
 8006814:	ee34 6a86 	vadd.f32	s12, s9, s12
 8006818:	ee34 4a42 	vsub.f32	s8, s8, s4
 800681c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006820:	edc0 6a01 	vstr	s13, [r0, #4]
 8006824:	ed80 6a00 	vstr	s12, [r0]
 8006828:	ed92 6a01 	vldr	s12, [r2, #4]
 800682c:	9803      	ldr	r0, [sp, #12]
 800682e:	ee77 7a43 	vsub.f32	s15, s14, s6
 8006832:	ee75 5a84 	vadd.f32	s11, s11, s8
 8006836:	ed92 7a00 	vldr	s14, [r2]
 800683a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800683e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006842:	ee65 5a86 	vmul.f32	s11, s11, s12
 8006846:	ee67 7a86 	vmul.f32	s15, s15, s12
 800684a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800684e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006852:	edca 5a01 	vstr	s11, [sl, #4]
 8006856:	edca 7a00 	vstr	s15, [sl]
 800685a:	6872      	ldr	r2, [r6, #4]
 800685c:	4621      	mov	r1, r4
 800685e:	2304      	movs	r3, #4
 8006860:	f000 f97a 	bl	8006b58 <arm_radix8_butterfly_f32>
 8006864:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006866:	6872      	ldr	r2, [r6, #4]
 8006868:	4621      	mov	r1, r4
 800686a:	2304      	movs	r3, #4
 800686c:	f000 f974 	bl	8006b58 <arm_radix8_butterfly_f32>
 8006870:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006872:	6872      	ldr	r2, [r6, #4]
 8006874:	4621      	mov	r1, r4
 8006876:	2304      	movs	r3, #4
 8006878:	f000 f96e 	bl	8006b58 <arm_radix8_butterfly_f32>
 800687c:	9801      	ldr	r0, [sp, #4]
 800687e:	6872      	ldr	r2, [r6, #4]
 8006880:	4621      	mov	r1, r4
 8006882:	2304      	movs	r3, #4
 8006884:	b00f      	add	sp, #60	@ 0x3c
 8006886:	ecbd 8b0a 	vpop	{d8-d12}
 800688a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688e:	f000 b963 	b.w	8006b58 <arm_radix8_butterfly_f32>
 8006892:	bf00      	nop

08006894 <arm_cfft_f32>:
 8006894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006898:	2a01      	cmp	r2, #1
 800689a:	4606      	mov	r6, r0
 800689c:	4617      	mov	r7, r2
 800689e:	460c      	mov	r4, r1
 80068a0:	4698      	mov	r8, r3
 80068a2:	8805      	ldrh	r5, [r0, #0]
 80068a4:	d054      	beq.n	8006950 <arm_cfft_f32+0xbc>
 80068a6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80068aa:	d04c      	beq.n	8006946 <arm_cfft_f32+0xb2>
 80068ac:	d916      	bls.n	80068dc <arm_cfft_f32+0x48>
 80068ae:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80068b2:	d01a      	beq.n	80068ea <arm_cfft_f32+0x56>
 80068b4:	d95c      	bls.n	8006970 <arm_cfft_f32+0xdc>
 80068b6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80068ba:	d044      	beq.n	8006946 <arm_cfft_f32+0xb2>
 80068bc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80068c0:	d105      	bne.n	80068ce <arm_cfft_f32+0x3a>
 80068c2:	4620      	mov	r0, r4
 80068c4:	4629      	mov	r1, r5
 80068c6:	6872      	ldr	r2, [r6, #4]
 80068c8:	2301      	movs	r3, #1
 80068ca:	f000 f945 	bl	8006b58 <arm_radix8_butterfly_f32>
 80068ce:	f1b8 0f00 	cmp.w	r8, #0
 80068d2:	d111      	bne.n	80068f8 <arm_cfft_f32+0x64>
 80068d4:	2f01      	cmp	r7, #1
 80068d6:	d016      	beq.n	8006906 <arm_cfft_f32+0x72>
 80068d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068dc:	2d20      	cmp	r5, #32
 80068de:	d032      	beq.n	8006946 <arm_cfft_f32+0xb2>
 80068e0:	d94a      	bls.n	8006978 <arm_cfft_f32+0xe4>
 80068e2:	2d40      	cmp	r5, #64	@ 0x40
 80068e4:	d0ed      	beq.n	80068c2 <arm_cfft_f32+0x2e>
 80068e6:	2d80      	cmp	r5, #128	@ 0x80
 80068e8:	d1f1      	bne.n	80068ce <arm_cfft_f32+0x3a>
 80068ea:	4630      	mov	r0, r6
 80068ec:	4621      	mov	r1, r4
 80068ee:	f7ff fca1 	bl	8006234 <arm_cfft_radix8by2_f32>
 80068f2:	f1b8 0f00 	cmp.w	r8, #0
 80068f6:	d0ed      	beq.n	80068d4 <arm_cfft_f32+0x40>
 80068f8:	4620      	mov	r0, r4
 80068fa:	89b1      	ldrh	r1, [r6, #12]
 80068fc:	68b2      	ldr	r2, [r6, #8]
 80068fe:	f7f9 fc87 	bl	8000210 <arm_bitreversal_32>
 8006902:	2f01      	cmp	r7, #1
 8006904:	d1e8      	bne.n	80068d8 <arm_cfft_f32+0x44>
 8006906:	ee07 5a90 	vmov	s15, r5
 800690a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800690e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006912:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8006916:	2d00      	cmp	r5, #0
 8006918:	d0de      	beq.n	80068d8 <arm_cfft_f32+0x44>
 800691a:	f104 0108 	add.w	r1, r4, #8
 800691e:	2300      	movs	r3, #0
 8006920:	3301      	adds	r3, #1
 8006922:	429d      	cmp	r5, r3
 8006924:	f101 0108 	add.w	r1, r1, #8
 8006928:	ed11 7a04 	vldr	s14, [r1, #-16]
 800692c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006930:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006934:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006938:	ed01 7a04 	vstr	s14, [r1, #-16]
 800693c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006940:	d1ee      	bne.n	8006920 <arm_cfft_f32+0x8c>
 8006942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006946:	4630      	mov	r0, r6
 8006948:	4621      	mov	r1, r4
 800694a:	f7ff fd45 	bl	80063d8 <arm_cfft_radix8by4_f32>
 800694e:	e7be      	b.n	80068ce <arm_cfft_f32+0x3a>
 8006950:	b1ad      	cbz	r5, 800697e <arm_cfft_f32+0xea>
 8006952:	f101 030c 	add.w	r3, r1, #12
 8006956:	2200      	movs	r2, #0
 8006958:	ed53 7a02 	vldr	s15, [r3, #-8]
 800695c:	3201      	adds	r2, #1
 800695e:	eef1 7a67 	vneg.f32	s15, s15
 8006962:	4295      	cmp	r5, r2
 8006964:	ed43 7a02 	vstr	s15, [r3, #-8]
 8006968:	f103 0308 	add.w	r3, r3, #8
 800696c:	d1f4      	bne.n	8006958 <arm_cfft_f32+0xc4>
 800696e:	e79a      	b.n	80068a6 <arm_cfft_f32+0x12>
 8006970:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8006974:	d0a5      	beq.n	80068c2 <arm_cfft_f32+0x2e>
 8006976:	e7aa      	b.n	80068ce <arm_cfft_f32+0x3a>
 8006978:	2d10      	cmp	r5, #16
 800697a:	d0b6      	beq.n	80068ea <arm_cfft_f32+0x56>
 800697c:	e7a7      	b.n	80068ce <arm_cfft_f32+0x3a>
 800697e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8006982:	d894      	bhi.n	80068ae <arm_cfft_f32+0x1a>
 8006984:	e7aa      	b.n	80068dc <arm_cfft_f32+0x48>
 8006986:	bf00      	nop

08006988 <arm_cmplx_mag_f32>:
 8006988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800698c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006990:	b084      	sub	sp, #16
 8006992:	d07f      	beq.n	8006a94 <arm_cmplx_mag_f32+0x10c>
 8006994:	2700      	movs	r7, #0
 8006996:	f100 0420 	add.w	r4, r0, #32
 800699a:	f101 0510 	add.w	r5, r1, #16
 800699e:	4646      	mov	r6, r8
 80069a0:	e05a      	b.n	8006a58 <arm_cmplx_mag_f32+0xd0>
 80069a2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80069a6:	eeb4 0a40 	vcmp.f32	s0, s0
 80069aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ae:	f040 80a4 	bne.w	8006afa <arm_cmplx_mag_f32+0x172>
 80069b2:	ed05 0a04 	vstr	s0, [r5, #-16]
 80069b6:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 80069ba:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 80069be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80069c2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80069c6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80069ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80069ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d2:	f2c0 808f 	blt.w	8006af4 <arm_cmplx_mag_f32+0x16c>
 80069d6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80069da:	eeb4 0a40 	vcmp.f32	s0, s0
 80069de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069e2:	f040 80af 	bne.w	8006b44 <arm_cmplx_mag_f32+0x1bc>
 80069e6:	ed05 0a03 	vstr	s0, [r5, #-12]
 80069ea:	ed54 7a04 	vldr	s15, [r4, #-16]
 80069ee:	ed14 0a03 	vldr	s0, [r4, #-12]
 80069f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80069f6:	ee20 0a00 	vmul.f32	s0, s0, s0
 80069fa:	ee77 7a80 	vadd.f32	s15, s15, s0
 80069fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a06:	db72      	blt.n	8006aee <arm_cmplx_mag_f32+0x166>
 8006a08:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006a0c:	eeb4 0a40 	vcmp.f32	s0, s0
 8006a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a14:	f040 808c 	bne.w	8006b30 <arm_cmplx_mag_f32+0x1a8>
 8006a18:	ed05 0a02 	vstr	s0, [r5, #-8]
 8006a1c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8006a20:	ed14 0a01 	vldr	s0, [r4, #-4]
 8006a24:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a28:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006a2c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006a30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a38:	db20      	blt.n	8006a7c <arm_cmplx_mag_f32+0xf4>
 8006a3a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006a3e:	eeb4 0a40 	vcmp.f32	s0, s0
 8006a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a46:	d169      	bne.n	8006b1c <arm_cmplx_mag_f32+0x194>
 8006a48:	3e01      	subs	r6, #1
 8006a4a:	ed05 0a01 	vstr	s0, [r5, #-4]
 8006a4e:	f104 0420 	add.w	r4, r4, #32
 8006a52:	f105 0510 	add.w	r5, r5, #16
 8006a56:	d019      	beq.n	8006a8c <arm_cmplx_mag_f32+0x104>
 8006a58:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8006a5c:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8006a60:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a64:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006a68:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006a6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a74:	da95      	bge.n	80069a2 <arm_cmplx_mag_f32+0x1a>
 8006a76:	f845 7c10 	str.w	r7, [r5, #-16]
 8006a7a:	e79c      	b.n	80069b6 <arm_cmplx_mag_f32+0x2e>
 8006a7c:	3e01      	subs	r6, #1
 8006a7e:	f845 7c04 	str.w	r7, [r5, #-4]
 8006a82:	f104 0420 	add.w	r4, r4, #32
 8006a86:	f105 0510 	add.w	r5, r5, #16
 8006a8a:	d1e5      	bne.n	8006a58 <arm_cmplx_mag_f32+0xd0>
 8006a8c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8006a90:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8006a94:	f012 0503 	ands.w	r5, r2, #3
 8006a98:	d026      	beq.n	8006ae8 <arm_cmplx_mag_f32+0x160>
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	f100 0408 	add.w	r4, r0, #8
 8006aa0:	e00c      	b.n	8006abc <arm_cmplx_mag_f32+0x134>
 8006aa2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006aa6:	eeb4 0a40 	vcmp.f32	s0, s0
 8006aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aae:	d12e      	bne.n	8006b0e <arm_cmplx_mag_f32+0x186>
 8006ab0:	3d01      	subs	r5, #1
 8006ab2:	ed01 0a01 	vstr	s0, [r1, #-4]
 8006ab6:	f104 0408 	add.w	r4, r4, #8
 8006aba:	d015      	beq.n	8006ae8 <arm_cmplx_mag_f32+0x160>
 8006abc:	ed54 7a02 	vldr	s15, [r4, #-8]
 8006ac0:	ed14 0a01 	vldr	s0, [r4, #-4]
 8006ac4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006ac8:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006acc:	3104      	adds	r1, #4
 8006ace:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006ad2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ada:	dae2      	bge.n	8006aa2 <arm_cmplx_mag_f32+0x11a>
 8006adc:	3d01      	subs	r5, #1
 8006ade:	f841 6c04 	str.w	r6, [r1, #-4]
 8006ae2:	f104 0408 	add.w	r4, r4, #8
 8006ae6:	d1e9      	bne.n	8006abc <arm_cmplx_mag_f32+0x134>
 8006ae8:	b004      	add	sp, #16
 8006aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aee:	f845 7c08 	str.w	r7, [r5, #-8]
 8006af2:	e793      	b.n	8006a1c <arm_cmplx_mag_f32+0x94>
 8006af4:	f845 7c0c 	str.w	r7, [r5, #-12]
 8006af8:	e777      	b.n	80069ea <arm_cmplx_mag_f32+0x62>
 8006afa:	eeb0 0a67 	vmov.f32	s0, s15
 8006afe:	9203      	str	r2, [sp, #12]
 8006b00:	9102      	str	r1, [sp, #8]
 8006b02:	9001      	str	r0, [sp, #4]
 8006b04:	f002 ffde 	bl	8009ac4 <sqrtf>
 8006b08:	a801      	add	r0, sp, #4
 8006b0a:	c807      	ldmia	r0, {r0, r1, r2}
 8006b0c:	e751      	b.n	80069b2 <arm_cmplx_mag_f32+0x2a>
 8006b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8006b12:	9101      	str	r1, [sp, #4]
 8006b14:	f002 ffd6 	bl	8009ac4 <sqrtf>
 8006b18:	9901      	ldr	r1, [sp, #4]
 8006b1a:	e7c9      	b.n	8006ab0 <arm_cmplx_mag_f32+0x128>
 8006b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8006b20:	9203      	str	r2, [sp, #12]
 8006b22:	9102      	str	r1, [sp, #8]
 8006b24:	9001      	str	r0, [sp, #4]
 8006b26:	f002 ffcd 	bl	8009ac4 <sqrtf>
 8006b2a:	a801      	add	r0, sp, #4
 8006b2c:	c807      	ldmia	r0, {r0, r1, r2}
 8006b2e:	e78b      	b.n	8006a48 <arm_cmplx_mag_f32+0xc0>
 8006b30:	eeb0 0a67 	vmov.f32	s0, s15
 8006b34:	9203      	str	r2, [sp, #12]
 8006b36:	9102      	str	r1, [sp, #8]
 8006b38:	9001      	str	r0, [sp, #4]
 8006b3a:	f002 ffc3 	bl	8009ac4 <sqrtf>
 8006b3e:	a801      	add	r0, sp, #4
 8006b40:	c807      	ldmia	r0, {r0, r1, r2}
 8006b42:	e769      	b.n	8006a18 <arm_cmplx_mag_f32+0x90>
 8006b44:	eeb0 0a67 	vmov.f32	s0, s15
 8006b48:	9203      	str	r2, [sp, #12]
 8006b4a:	9102      	str	r1, [sp, #8]
 8006b4c:	9001      	str	r0, [sp, #4]
 8006b4e:	f002 ffb9 	bl	8009ac4 <sqrtf>
 8006b52:	a801      	add	r0, sp, #4
 8006b54:	c807      	ldmia	r0, {r0, r1, r2}
 8006b56:	e746      	b.n	80069e6 <arm_cmplx_mag_f32+0x5e>

08006b58 <arm_radix8_butterfly_f32>:
 8006b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5c:	ed2d 8b10 	vpush	{d8-d15}
 8006b60:	b09d      	sub	sp, #116	@ 0x74
 8006b62:	461c      	mov	r4, r3
 8006b64:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8006e88 <arm_radix8_butterfly_f32+0x330>
 8006b68:	921a      	str	r2, [sp, #104]	@ 0x68
 8006b6a:	1d03      	adds	r3, r0, #4
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	4689      	mov	r9, r1
 8006b70:	468b      	mov	fp, r1
 8006b72:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006b74:	9400      	str	r4, [sp, #0]
 8006b76:	469e      	mov	lr, r3
 8006b78:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8006b7c:	005a      	lsls	r2, r3, #1
 8006b7e:	18d6      	adds	r6, r2, r3
 8006b80:	18f5      	adds	r5, r6, r3
 8006b82:	9203      	str	r2, [sp, #12]
 8006b84:	195a      	adds	r2, r3, r5
 8006b86:	18d0      	adds	r0, r2, r3
 8006b88:	00df      	lsls	r7, r3, #3
 8006b8a:	1819      	adds	r1, r3, r0
 8006b8c:	463c      	mov	r4, r7
 8006b8e:	9701      	str	r7, [sp, #4]
 8006b90:	4457      	add	r7, sl
 8006b92:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b94:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8006b98:	011b      	lsls	r3, r3, #4
 8006b9a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8006b9e:	eb07 0c04 	add.w	ip, r7, r4
 8006ba2:	9c00      	ldr	r4, [sp, #0]
 8006ba4:	9302      	str	r3, [sp, #8]
 8006ba6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8006baa:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8006bae:	3204      	adds	r2, #4
 8006bb0:	3104      	adds	r1, #4
 8006bb2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8006bb6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bba:	f04f 0800 	mov.w	r8, #0
 8006bbe:	eddc 7a00 	vldr	s15, [ip]
 8006bc2:	edd7 6a00 	vldr	s13, [r7]
 8006bc6:	edd6 3a00 	vldr	s7, [r6]
 8006bca:	ed5e aa01 	vldr	s21, [lr, #-4]
 8006bce:	edd5 4a00 	vldr	s9, [r5]
 8006bd2:	ed90 2a00 	vldr	s4, [r0]
 8006bd6:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006bda:	ed51 0a01 	vldr	s1, [r1, #-4]
 8006bde:	ee77 8a82 	vadd.f32	s17, s15, s4
 8006be2:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8006be6:	ee76 1a87 	vadd.f32	s3, s13, s14
 8006bea:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 8006bee:	ee31 6a84 	vadd.f32	s12, s3, s8
 8006bf2:	ee33 5a28 	vadd.f32	s10, s6, s17
 8006bf6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006bfa:	ee75 6a06 	vadd.f32	s13, s10, s12
 8006bfe:	ee35 5a46 	vsub.f32	s10, s10, s12
 8006c02:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8006c06:	ed85 5a00 	vstr	s10, [r5]
 8006c0a:	ed96 1a01 	vldr	s2, [r6, #4]
 8006c0e:	edd7 5a01 	vldr	s11, [r7, #4]
 8006c12:	ed92 aa00 	vldr	s20, [r2]
 8006c16:	ed91 6a00 	vldr	s12, [r1]
 8006c1a:	ed9e 9a00 	vldr	s18, [lr]
 8006c1e:	ed95 5a01 	vldr	s10, [r5, #4]
 8006c22:	eddc 6a01 	vldr	s13, [ip, #4]
 8006c26:	edd0 9a01 	vldr	s19, [r0, #4]
 8006c2a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 8006c2e:	ee71 2a46 	vsub.f32	s5, s2, s12
 8006c32:	ee75 3aca 	vsub.f32	s7, s11, s20
 8006c36:	ee37 0a60 	vsub.f32	s0, s14, s1
 8006c3a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 8006c3e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8006c42:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8006c46:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8006c4a:	ee79 3a05 	vadd.f32	s7, s18, s10
 8006c4e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8006c52:	ee39 5a45 	vsub.f32	s10, s18, s10
 8006c56:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8006c5a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8006c5e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8006c62:	ee31 6a06 	vadd.f32	s12, s2, s12
 8006c66:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8006c6a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8006c6e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8006c72:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8006c76:	ee33 3a68 	vsub.f32	s6, s6, s17
 8006c7a:	ee36 0a88 	vadd.f32	s0, s13, s16
 8006c7e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8006c82:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8006c86:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8006c8a:	ee75 6a62 	vsub.f32	s13, s10, s5
 8006c8e:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8006c92:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8006c96:	ee33 1a89 	vadd.f32	s2, s7, s18
 8006c9a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 8006c9e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8006ca2:	ee75 4a22 	vadd.f32	s9, s10, s5
 8006ca6:	ee32 5a27 	vadd.f32	s10, s4, s15
 8006caa:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006cae:	ee33 8a06 	vadd.f32	s16, s6, s12
 8006cb2:	ee75 2a87 	vadd.f32	s5, s11, s14
 8006cb6:	ee31 9a28 	vadd.f32	s18, s2, s17
 8006cba:	ee33 6a46 	vsub.f32	s12, s6, s12
 8006cbe:	ee74 0a61 	vsub.f32	s1, s8, s3
 8006cc2:	ee33 2a80 	vadd.f32	s4, s7, s0
 8006cc6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006cca:	ee34 3ac5 	vsub.f32	s6, s9, s10
 8006cce:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006cd2:	ee31 1a68 	vsub.f32	s2, s2, s17
 8006cd6:	ee34 4a21 	vadd.f32	s8, s8, s3
 8006cda:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8006cde:	ee74 4a85 	vadd.f32	s9, s9, s10
 8006ce2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006ce6:	44d8      	add	r8, fp
 8006ce8:	45c1      	cmp	r9, r8
 8006cea:	ed8e 9a00 	vstr	s18, [lr]
 8006cee:	ed85 1a01 	vstr	s2, [r5, #4]
 8006cf2:	449e      	add	lr, r3
 8006cf4:	ed8c 8a00 	vstr	s16, [ip]
 8006cf8:	441d      	add	r5, r3
 8006cfa:	ed80 6a00 	vstr	s12, [r0]
 8006cfe:	edcc 0a01 	vstr	s1, [ip, #4]
 8006d02:	ed80 4a01 	vstr	s8, [r0, #4]
 8006d06:	449c      	add	ip, r3
 8006d08:	ed87 2a00 	vstr	s4, [r7]
 8006d0c:	4418      	add	r0, r3
 8006d0e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8006d12:	ed42 2a01 	vstr	s5, [r2, #-4]
 8006d16:	ed86 7a00 	vstr	s14, [r6]
 8006d1a:	ed87 3a01 	vstr	s6, [r7, #4]
 8006d1e:	edc1 4a00 	vstr	s9, [r1]
 8006d22:	441f      	add	r7, r3
 8006d24:	edc2 5a00 	vstr	s11, [r2]
 8006d28:	4419      	add	r1, r3
 8006d2a:	edc6 6a01 	vstr	s13, [r6, #4]
 8006d2e:	441a      	add	r2, r3
 8006d30:	441e      	add	r6, r3
 8006d32:	f63f af44 	bhi.w	8006bbe <arm_radix8_butterfly_f32+0x66>
 8006d36:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006d38:	2907      	cmp	r1, #7
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f240 81e9 	bls.w	8007112 <arm_radix8_butterfly_f32+0x5ba>
 8006d40:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8006d44:	193e      	adds	r6, r7, r4
 8006d46:	1935      	adds	r5, r6, r4
 8006d48:	9c03      	ldr	r4, [sp, #12]
 8006d4a:	9000      	str	r0, [sp, #0]
 8006d4c:	4622      	mov	r2, r4
 8006d4e:	3201      	adds	r2, #1
 8006d50:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006d54:	9900      	ldr	r1, [sp, #0]
 8006d56:	1828      	adds	r0, r5, r0
 8006d58:	eb00 0e01 	add.w	lr, r0, r1
 8006d5c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006d5e:	440a      	add	r2, r1
 8006d60:	eb04 0c01 	add.w	ip, r4, r1
 8006d64:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8006d68:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8006d6c:	9a00      	ldr	r2, [sp, #0]
 8006d6e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8006d70:	00ed      	lsls	r5, r5, #3
 8006d72:	9511      	str	r5, [sp, #68]	@ 0x44
 8006d74:	00d5      	lsls	r5, r2, #3
 8006d76:	950d      	str	r5, [sp, #52]	@ 0x34
 8006d78:	9d01      	ldr	r5, [sp, #4]
 8006d7a:	3508      	adds	r5, #8
 8006d7c:	9516      	str	r5, [sp, #88]	@ 0x58
 8006d7e:	9d02      	ldr	r5, [sp, #8]
 8006d80:	3508      	adds	r5, #8
 8006d82:	0114      	lsls	r4, r2, #4
 8006d84:	9517      	str	r5, [sp, #92]	@ 0x5c
 8006d86:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006d88:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8006d8a:	940e      	str	r4, [sp, #56]	@ 0x38
 8006d8c:	00c0      	lsls	r0, r0, #3
 8006d8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006d90:	18aa      	adds	r2, r5, r2
 8006d92:	9207      	str	r2, [sp, #28]
 8006d94:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006d96:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006d98:	18aa      	adds	r2, r5, r2
 8006d9a:	9208      	str	r2, [sp, #32]
 8006d9c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d9e:	18aa      	adds	r2, r5, r2
 8006da0:	9209      	str	r2, [sp, #36]	@ 0x24
 8006da2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006da6:	f10e 0204 	add.w	r2, lr, #4
 8006daa:	920a      	str	r2, [sp, #40]	@ 0x28
 8006dac:	00c9      	lsls	r1, r1, #3
 8006dae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006db0:	310c      	adds	r1, #12
 8006db2:	00f6      	lsls	r6, r6, #3
 8006db4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8006db8:	9114      	str	r1, [sp, #80]	@ 0x50
 8006dba:	18a9      	adds	r1, r5, r2
 8006dbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dbe:	9612      	str	r6, [sp, #72]	@ 0x48
 8006dc0:	00ff      	lsls	r7, r7, #3
 8006dc2:	19ae      	adds	r6, r5, r6
 8006dc4:	3008      	adds	r0, #8
 8006dc6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8006dca:	9606      	str	r6, [sp, #24]
 8006dcc:	9019      	str	r0, [sp, #100]	@ 0x64
 8006dce:	18aa      	adds	r2, r5, r2
 8006dd0:	0164      	lsls	r4, r4, #5
 8006dd2:	19ee      	adds	r6, r5, r7
 8006dd4:	f10c 000c 	add.w	r0, ip, #12
 8006dd8:	9713      	str	r7, [sp, #76]	@ 0x4c
 8006dda:	9604      	str	r6, [sp, #16]
 8006ddc:	9015      	str	r0, [sp, #84]	@ 0x54
 8006dde:	9103      	str	r1, [sp, #12]
 8006de0:	9205      	str	r2, [sp, #20]
 8006de2:	f104 0208 	add.w	r2, r4, #8
 8006de6:	9218      	str	r2, [sp, #96]	@ 0x60
 8006de8:	f04f 0801 	mov.w	r8, #1
 8006dec:	2200      	movs	r2, #0
 8006dee:	f102 0108 	add.w	r1, r2, #8
 8006df2:	460f      	mov	r7, r1
 8006df4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006df6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8006df8:	188e      	adds	r6, r1, r2
 8006dfa:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8006dfc:	188d      	adds	r5, r1, r2
 8006dfe:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006e00:	188c      	adds	r4, r1, r2
 8006e02:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8006e04:	1888      	adds	r0, r1, r2
 8006e06:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006e08:	eb01 0c02 	add.w	ip, r1, r2
 8006e0c:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8006e0e:	440a      	add	r2, r1
 8006e10:	9903      	ldr	r1, [sp, #12]
 8006e12:	edd1 fa00 	vldr	s31, [r1]
 8006e16:	9905      	ldr	r1, [sp, #20]
 8006e18:	ed91 fa00 	vldr	s30, [r1]
 8006e1c:	9904      	ldr	r1, [sp, #16]
 8006e1e:	edd1 ea00 	vldr	s29, [r1]
 8006e22:	9906      	ldr	r1, [sp, #24]
 8006e24:	ed91 ea00 	vldr	s28, [r1]
 8006e28:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e2a:	edd1 da00 	vldr	s27, [r1]
 8006e2e:	9908      	ldr	r1, [sp, #32]
 8006e30:	ed91 da00 	vldr	s26, [r1]
 8006e34:	9907      	ldr	r1, [sp, #28]
 8006e36:	edd1 ca00 	vldr	s25, [r1]
 8006e3a:	9903      	ldr	r1, [sp, #12]
 8006e3c:	ed91 ca01 	vldr	s24, [r1, #4]
 8006e40:	9905      	ldr	r1, [sp, #20]
 8006e42:	edd1 ba01 	vldr	s23, [r1, #4]
 8006e46:	9904      	ldr	r1, [sp, #16]
 8006e48:	edd1 aa01 	vldr	s21, [r1, #4]
 8006e4c:	9906      	ldr	r1, [sp, #24]
 8006e4e:	ed91 aa01 	vldr	s20, [r1, #4]
 8006e52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e54:	edd1 7a01 	vldr	s15, [r1, #4]
 8006e58:	9908      	ldr	r1, [sp, #32]
 8006e5a:	edcd 7a00 	vstr	s15, [sp]
 8006e5e:	edd1 7a01 	vldr	s15, [r1, #4]
 8006e62:	9907      	ldr	r1, [sp, #28]
 8006e64:	edcd 7a01 	vstr	s15, [sp, #4]
 8006e68:	edd1 7a01 	vldr	s15, [r1, #4]
 8006e6c:	eb0a 0e07 	add.w	lr, sl, r7
 8006e70:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8006e72:	edcd 7a02 	vstr	s15, [sp, #8]
 8006e76:	eb0c 010a 	add.w	r1, ip, sl
 8006e7a:	4456      	add	r6, sl
 8006e7c:	4455      	add	r5, sl
 8006e7e:	4454      	add	r4, sl
 8006e80:	4450      	add	r0, sl
 8006e82:	4452      	add	r2, sl
 8006e84:	46c4      	mov	ip, r8
 8006e86:	e001      	b.n	8006e8c <arm_radix8_butterfly_f32+0x334>
 8006e88:	3f3504f3 	.word	0x3f3504f3
 8006e8c:	ed96 5a00 	vldr	s10, [r6]
 8006e90:	ed52 9a01 	vldr	s19, [r2, #-4]
 8006e94:	ed11 6a01 	vldr	s12, [r1, #-4]
 8006e98:	edd0 7a00 	vldr	s15, [r0]
 8006e9c:	ed17 7a01 	vldr	s14, [r7, #-4]
 8006ea0:	edde 3a00 	vldr	s7, [lr]
 8006ea4:	ed94 3a00 	vldr	s6, [r4]
 8006ea8:	ed95 2a00 	vldr	s4, [r5]
 8006eac:	ed9e 0a01 	vldr	s0, [lr, #4]
 8006eb0:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006eb4:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006eb8:	ee33 4a29 	vadd.f32	s8, s6, s19
 8006ebc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006ec0:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006ec4:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006ec8:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006ecc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006ed0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ed4:	ed8e 6a00 	vstr	s12, [lr]
 8006ed8:	edd0 8a01 	vldr	s17, [r0, #4]
 8006edc:	ed95 9a01 	vldr	s18, [r5, #4]
 8006ee0:	edd1 2a00 	vldr	s5, [r1]
 8006ee4:	ed97 7a00 	vldr	s14, [r7]
 8006ee8:	edd4 0a01 	vldr	s1, [r4, #4]
 8006eec:	ed96 6a01 	vldr	s12, [r6, #4]
 8006ef0:	edd2 5a00 	vldr	s11, [r2]
 8006ef4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006ef8:	ee33 3a69 	vsub.f32	s6, s6, s19
 8006efc:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006f00:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8006f04:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006f08:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006f0c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006f10:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006f14:	ee75 8a69 	vsub.f32	s17, s10, s19
 8006f18:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006f1c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8006f20:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006f24:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006f28:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8006f2c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006f30:	ee32 9a08 	vadd.f32	s18, s4, s16
 8006f34:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006f38:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006f3c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8006f40:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006f44:	ee32 1a87 	vadd.f32	s2, s5, s14
 8006f48:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006f4c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8006f50:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006f54:	ee73 0a29 	vadd.f32	s1, s6, s19
 8006f58:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006f5c:	ee33 3a69 	vsub.f32	s6, s6, s19
 8006f60:	ee32 7a64 	vsub.f32	s14, s4, s9
 8006f64:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8006f68:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006f6c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006f70:	ee75 8a85 	vadd.f32	s17, s11, s10
 8006f74:	ee74 3a22 	vadd.f32	s7, s8, s5
 8006f78:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8006f7c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006f80:	ee79 1a41 	vsub.f32	s3, s18, s2
 8006f84:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8006f88:	ee76 5a43 	vsub.f32	s11, s12, s6
 8006f8c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006f90:	ee72 4a24 	vadd.f32	s9, s4, s9
 8006f94:	ee30 4a60 	vsub.f32	s8, s0, s1
 8006f98:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8006f9c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8006fa0:	ee77 9a85 	vadd.f32	s19, s15, s10
 8006fa4:	ee36 6a03 	vadd.f32	s12, s12, s6
 8006fa8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006fac:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8006fb0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8006fb4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8006fb8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8006fbc:	ee39 1a01 	vadd.f32	s2, s18, s2
 8006fc0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8006fc4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8006fc8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8006fcc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8006fd0:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8006fd4:	ee35 3a03 	vadd.f32	s6, s10, s6
 8006fd8:	ee72 6a66 	vsub.f32	s13, s4, s13
 8006fdc:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8006fe0:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8006fe4:	ed9d 4a02 	vldr	s8, [sp, #8]
 8006fe8:	ed8e 1a01 	vstr	s2, [lr, #4]
 8006fec:	ee77 3a63 	vsub.f32	s7, s14, s7
 8006ff0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006ff4:	ed9d 7a01 	vldr	s14, [sp, #4]
 8006ff8:	ed86 3a00 	vstr	s6, [r6]
 8006ffc:	ee30 9a89 	vadd.f32	s18, s1, s18
 8007000:	ee32 2a05 	vadd.f32	s4, s4, s10
 8007004:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8007008:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800700c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8007010:	ee64 1a00 	vmul.f32	s3, s8, s0
 8007014:	ee27 7a24 	vmul.f32	s14, s14, s9
 8007018:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800701c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8007020:	ee64 8a28 	vmul.f32	s17, s8, s17
 8007024:	ed9d 4a00 	vldr	s8, [sp]
 8007028:	edc6 6a01 	vstr	s13, [r6, #4]
 800702c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8007030:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8007034:	ee64 9a29 	vmul.f32	s19, s8, s19
 8007038:	ee24 4a25 	vmul.f32	s8, s8, s11
 800703c:	ee30 7a87 	vadd.f32	s14, s1, s14
 8007040:	ee74 4a84 	vadd.f32	s9, s9, s8
 8007044:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8007048:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800704c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8007050:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8007054:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8007058:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800705c:	ee75 1a21 	vadd.f32	s3, s10, s3
 8007060:	ee30 0a68 	vsub.f32	s0, s0, s17
 8007064:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8007068:	ee70 0a84 	vadd.f32	s1, s1, s8
 800706c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007070:	44dc      	add	ip, fp
 8007072:	45e1      	cmp	r9, ip
 8007074:	ed84 9a00 	vstr	s18, [r4]
 8007078:	edc4 3a01 	vstr	s7, [r4, #4]
 800707c:	449e      	add	lr, r3
 800707e:	ed02 7a01 	vstr	s14, [r2, #-4]
 8007082:	edc2 2a00 	vstr	s5, [r2]
 8007086:	441e      	add	r6, r3
 8007088:	ed85 2a00 	vstr	s4, [r5]
 800708c:	ed85 8a01 	vstr	s16, [r5, #4]
 8007090:	441c      	add	r4, r3
 8007092:	ed47 1a01 	vstr	s3, [r7, #-4]
 8007096:	ed87 0a00 	vstr	s0, [r7]
 800709a:	441a      	add	r2, r3
 800709c:	ed41 4a01 	vstr	s9, [r1, #-4]
 80070a0:	edc1 9a00 	vstr	s19, [r1]
 80070a4:	441d      	add	r5, r3
 80070a6:	edc0 0a00 	vstr	s1, [r0]
 80070aa:	441f      	add	r7, r3
 80070ac:	ed80 6a01 	vstr	s12, [r0, #4]
 80070b0:	4419      	add	r1, r3
 80070b2:	4418      	add	r0, r3
 80070b4:	f63f aeea 	bhi.w	8006e8c <arm_radix8_butterfly_f32+0x334>
 80070b8:	9a03      	ldr	r2, [sp, #12]
 80070ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80070bc:	440a      	add	r2, r1
 80070be:	9203      	str	r2, [sp, #12]
 80070c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80070c2:	9a05      	ldr	r2, [sp, #20]
 80070c4:	440a      	add	r2, r1
 80070c6:	9205      	str	r2, [sp, #20]
 80070c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80070ca:	9a04      	ldr	r2, [sp, #16]
 80070cc:	440a      	add	r2, r1
 80070ce:	9204      	str	r2, [sp, #16]
 80070d0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80070d2:	9a06      	ldr	r2, [sp, #24]
 80070d4:	440a      	add	r2, r1
 80070d6:	9206      	str	r2, [sp, #24]
 80070d8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80070da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070dc:	440a      	add	r2, r1
 80070de:	9209      	str	r2, [sp, #36]	@ 0x24
 80070e0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80070e2:	9a08      	ldr	r2, [sp, #32]
 80070e4:	440a      	add	r2, r1
 80070e6:	9208      	str	r2, [sp, #32]
 80070e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80070ea:	9a07      	ldr	r2, [sp, #28]
 80070ec:	440a      	add	r2, r1
 80070ee:	9207      	str	r2, [sp, #28]
 80070f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070f4:	f108 0801 	add.w	r8, r8, #1
 80070f8:	3208      	adds	r2, #8
 80070fa:	4588      	cmp	r8, r1
 80070fc:	920a      	str	r2, [sp, #40]	@ 0x28
 80070fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007100:	f47f ae75 	bne.w	8006dee <arm_radix8_butterfly_f32+0x296>
 8007104:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	46c3      	mov	fp, r8
 800710c:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8007110:	e532      	b.n	8006b78 <arm_radix8_butterfly_f32+0x20>
 8007112:	b01d      	add	sp, #116	@ 0x74
 8007114:	ecbd 8b10 	vpop	{d8-d15}
 8007118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800711c <__cvt>:
 800711c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007120:	ec57 6b10 	vmov	r6, r7, d0
 8007124:	2f00      	cmp	r7, #0
 8007126:	460c      	mov	r4, r1
 8007128:	4619      	mov	r1, r3
 800712a:	463b      	mov	r3, r7
 800712c:	bfbb      	ittet	lt
 800712e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007132:	461f      	movlt	r7, r3
 8007134:	2300      	movge	r3, #0
 8007136:	232d      	movlt	r3, #45	@ 0x2d
 8007138:	700b      	strb	r3, [r1, #0]
 800713a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800713c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007140:	4691      	mov	r9, r2
 8007142:	f023 0820 	bic.w	r8, r3, #32
 8007146:	bfbc      	itt	lt
 8007148:	4632      	movlt	r2, r6
 800714a:	4616      	movlt	r6, r2
 800714c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007150:	d005      	beq.n	800715e <__cvt+0x42>
 8007152:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007156:	d100      	bne.n	800715a <__cvt+0x3e>
 8007158:	3401      	adds	r4, #1
 800715a:	2102      	movs	r1, #2
 800715c:	e000      	b.n	8007160 <__cvt+0x44>
 800715e:	2103      	movs	r1, #3
 8007160:	ab03      	add	r3, sp, #12
 8007162:	9301      	str	r3, [sp, #4]
 8007164:	ab02      	add	r3, sp, #8
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	ec47 6b10 	vmov	d0, r6, r7
 800716c:	4653      	mov	r3, sl
 800716e:	4622      	mov	r2, r4
 8007170:	f000 fe4e 	bl	8007e10 <_dtoa_r>
 8007174:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007178:	4605      	mov	r5, r0
 800717a:	d119      	bne.n	80071b0 <__cvt+0x94>
 800717c:	f019 0f01 	tst.w	r9, #1
 8007180:	d00e      	beq.n	80071a0 <__cvt+0x84>
 8007182:	eb00 0904 	add.w	r9, r0, r4
 8007186:	2200      	movs	r2, #0
 8007188:	2300      	movs	r3, #0
 800718a:	4630      	mov	r0, r6
 800718c:	4639      	mov	r1, r7
 800718e:	f7f9 fd1b 	bl	8000bc8 <__aeabi_dcmpeq>
 8007192:	b108      	cbz	r0, 8007198 <__cvt+0x7c>
 8007194:	f8cd 900c 	str.w	r9, [sp, #12]
 8007198:	2230      	movs	r2, #48	@ 0x30
 800719a:	9b03      	ldr	r3, [sp, #12]
 800719c:	454b      	cmp	r3, r9
 800719e:	d31e      	bcc.n	80071de <__cvt+0xc2>
 80071a0:	9b03      	ldr	r3, [sp, #12]
 80071a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071a4:	1b5b      	subs	r3, r3, r5
 80071a6:	4628      	mov	r0, r5
 80071a8:	6013      	str	r3, [r2, #0]
 80071aa:	b004      	add	sp, #16
 80071ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071b4:	eb00 0904 	add.w	r9, r0, r4
 80071b8:	d1e5      	bne.n	8007186 <__cvt+0x6a>
 80071ba:	7803      	ldrb	r3, [r0, #0]
 80071bc:	2b30      	cmp	r3, #48	@ 0x30
 80071be:	d10a      	bne.n	80071d6 <__cvt+0xba>
 80071c0:	2200      	movs	r2, #0
 80071c2:	2300      	movs	r3, #0
 80071c4:	4630      	mov	r0, r6
 80071c6:	4639      	mov	r1, r7
 80071c8:	f7f9 fcfe 	bl	8000bc8 <__aeabi_dcmpeq>
 80071cc:	b918      	cbnz	r0, 80071d6 <__cvt+0xba>
 80071ce:	f1c4 0401 	rsb	r4, r4, #1
 80071d2:	f8ca 4000 	str.w	r4, [sl]
 80071d6:	f8da 3000 	ldr.w	r3, [sl]
 80071da:	4499      	add	r9, r3
 80071dc:	e7d3      	b.n	8007186 <__cvt+0x6a>
 80071de:	1c59      	adds	r1, r3, #1
 80071e0:	9103      	str	r1, [sp, #12]
 80071e2:	701a      	strb	r2, [r3, #0]
 80071e4:	e7d9      	b.n	800719a <__cvt+0x7e>

080071e6 <__exponent>:
 80071e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071e8:	2900      	cmp	r1, #0
 80071ea:	bfba      	itte	lt
 80071ec:	4249      	neglt	r1, r1
 80071ee:	232d      	movlt	r3, #45	@ 0x2d
 80071f0:	232b      	movge	r3, #43	@ 0x2b
 80071f2:	2909      	cmp	r1, #9
 80071f4:	7002      	strb	r2, [r0, #0]
 80071f6:	7043      	strb	r3, [r0, #1]
 80071f8:	dd29      	ble.n	800724e <__exponent+0x68>
 80071fa:	f10d 0307 	add.w	r3, sp, #7
 80071fe:	461d      	mov	r5, r3
 8007200:	270a      	movs	r7, #10
 8007202:	461a      	mov	r2, r3
 8007204:	fbb1 f6f7 	udiv	r6, r1, r7
 8007208:	fb07 1416 	mls	r4, r7, r6, r1
 800720c:	3430      	adds	r4, #48	@ 0x30
 800720e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007212:	460c      	mov	r4, r1
 8007214:	2c63      	cmp	r4, #99	@ 0x63
 8007216:	f103 33ff 	add.w	r3, r3, #4294967295
 800721a:	4631      	mov	r1, r6
 800721c:	dcf1      	bgt.n	8007202 <__exponent+0x1c>
 800721e:	3130      	adds	r1, #48	@ 0x30
 8007220:	1e94      	subs	r4, r2, #2
 8007222:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007226:	1c41      	adds	r1, r0, #1
 8007228:	4623      	mov	r3, r4
 800722a:	42ab      	cmp	r3, r5
 800722c:	d30a      	bcc.n	8007244 <__exponent+0x5e>
 800722e:	f10d 0309 	add.w	r3, sp, #9
 8007232:	1a9b      	subs	r3, r3, r2
 8007234:	42ac      	cmp	r4, r5
 8007236:	bf88      	it	hi
 8007238:	2300      	movhi	r3, #0
 800723a:	3302      	adds	r3, #2
 800723c:	4403      	add	r3, r0
 800723e:	1a18      	subs	r0, r3, r0
 8007240:	b003      	add	sp, #12
 8007242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007244:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007248:	f801 6f01 	strb.w	r6, [r1, #1]!
 800724c:	e7ed      	b.n	800722a <__exponent+0x44>
 800724e:	2330      	movs	r3, #48	@ 0x30
 8007250:	3130      	adds	r1, #48	@ 0x30
 8007252:	7083      	strb	r3, [r0, #2]
 8007254:	70c1      	strb	r1, [r0, #3]
 8007256:	1d03      	adds	r3, r0, #4
 8007258:	e7f1      	b.n	800723e <__exponent+0x58>
	...

0800725c <_printf_float>:
 800725c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	b08d      	sub	sp, #52	@ 0x34
 8007262:	460c      	mov	r4, r1
 8007264:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007268:	4616      	mov	r6, r2
 800726a:	461f      	mov	r7, r3
 800726c:	4605      	mov	r5, r0
 800726e:	f000 fccd 	bl	8007c0c <_localeconv_r>
 8007272:	6803      	ldr	r3, [r0, #0]
 8007274:	9304      	str	r3, [sp, #16]
 8007276:	4618      	mov	r0, r3
 8007278:	f7f9 f87a 	bl	8000370 <strlen>
 800727c:	2300      	movs	r3, #0
 800727e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007280:	f8d8 3000 	ldr.w	r3, [r8]
 8007284:	9005      	str	r0, [sp, #20]
 8007286:	3307      	adds	r3, #7
 8007288:	f023 0307 	bic.w	r3, r3, #7
 800728c:	f103 0208 	add.w	r2, r3, #8
 8007290:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007294:	f8d4 b000 	ldr.w	fp, [r4]
 8007298:	f8c8 2000 	str.w	r2, [r8]
 800729c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80072a4:	9307      	str	r3, [sp, #28]
 80072a6:	f8cd 8018 	str.w	r8, [sp, #24]
 80072aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80072ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072b2:	4b9c      	ldr	r3, [pc, #624]	@ (8007524 <_printf_float+0x2c8>)
 80072b4:	f04f 32ff 	mov.w	r2, #4294967295
 80072b8:	f7f9 fcb8 	bl	8000c2c <__aeabi_dcmpun>
 80072bc:	bb70      	cbnz	r0, 800731c <_printf_float+0xc0>
 80072be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072c2:	4b98      	ldr	r3, [pc, #608]	@ (8007524 <_printf_float+0x2c8>)
 80072c4:	f04f 32ff 	mov.w	r2, #4294967295
 80072c8:	f7f9 fc92 	bl	8000bf0 <__aeabi_dcmple>
 80072cc:	bb30      	cbnz	r0, 800731c <_printf_float+0xc0>
 80072ce:	2200      	movs	r2, #0
 80072d0:	2300      	movs	r3, #0
 80072d2:	4640      	mov	r0, r8
 80072d4:	4649      	mov	r1, r9
 80072d6:	f7f9 fc81 	bl	8000bdc <__aeabi_dcmplt>
 80072da:	b110      	cbz	r0, 80072e2 <_printf_float+0x86>
 80072dc:	232d      	movs	r3, #45	@ 0x2d
 80072de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072e2:	4a91      	ldr	r2, [pc, #580]	@ (8007528 <_printf_float+0x2cc>)
 80072e4:	4b91      	ldr	r3, [pc, #580]	@ (800752c <_printf_float+0x2d0>)
 80072e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80072ea:	bf94      	ite	ls
 80072ec:	4690      	movls	r8, r2
 80072ee:	4698      	movhi	r8, r3
 80072f0:	2303      	movs	r3, #3
 80072f2:	6123      	str	r3, [r4, #16]
 80072f4:	f02b 0304 	bic.w	r3, fp, #4
 80072f8:	6023      	str	r3, [r4, #0]
 80072fa:	f04f 0900 	mov.w	r9, #0
 80072fe:	9700      	str	r7, [sp, #0]
 8007300:	4633      	mov	r3, r6
 8007302:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007304:	4621      	mov	r1, r4
 8007306:	4628      	mov	r0, r5
 8007308:	f000 f9d2 	bl	80076b0 <_printf_common>
 800730c:	3001      	adds	r0, #1
 800730e:	f040 808d 	bne.w	800742c <_printf_float+0x1d0>
 8007312:	f04f 30ff 	mov.w	r0, #4294967295
 8007316:	b00d      	add	sp, #52	@ 0x34
 8007318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731c:	4642      	mov	r2, r8
 800731e:	464b      	mov	r3, r9
 8007320:	4640      	mov	r0, r8
 8007322:	4649      	mov	r1, r9
 8007324:	f7f9 fc82 	bl	8000c2c <__aeabi_dcmpun>
 8007328:	b140      	cbz	r0, 800733c <_printf_float+0xe0>
 800732a:	464b      	mov	r3, r9
 800732c:	2b00      	cmp	r3, #0
 800732e:	bfbc      	itt	lt
 8007330:	232d      	movlt	r3, #45	@ 0x2d
 8007332:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007336:	4a7e      	ldr	r2, [pc, #504]	@ (8007530 <_printf_float+0x2d4>)
 8007338:	4b7e      	ldr	r3, [pc, #504]	@ (8007534 <_printf_float+0x2d8>)
 800733a:	e7d4      	b.n	80072e6 <_printf_float+0x8a>
 800733c:	6863      	ldr	r3, [r4, #4]
 800733e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007342:	9206      	str	r2, [sp, #24]
 8007344:	1c5a      	adds	r2, r3, #1
 8007346:	d13b      	bne.n	80073c0 <_printf_float+0x164>
 8007348:	2306      	movs	r3, #6
 800734a:	6063      	str	r3, [r4, #4]
 800734c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007350:	2300      	movs	r3, #0
 8007352:	6022      	str	r2, [r4, #0]
 8007354:	9303      	str	r3, [sp, #12]
 8007356:	ab0a      	add	r3, sp, #40	@ 0x28
 8007358:	e9cd a301 	strd	sl, r3, [sp, #4]
 800735c:	ab09      	add	r3, sp, #36	@ 0x24
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	6861      	ldr	r1, [r4, #4]
 8007362:	ec49 8b10 	vmov	d0, r8, r9
 8007366:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800736a:	4628      	mov	r0, r5
 800736c:	f7ff fed6 	bl	800711c <__cvt>
 8007370:	9b06      	ldr	r3, [sp, #24]
 8007372:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007374:	2b47      	cmp	r3, #71	@ 0x47
 8007376:	4680      	mov	r8, r0
 8007378:	d129      	bne.n	80073ce <_printf_float+0x172>
 800737a:	1cc8      	adds	r0, r1, #3
 800737c:	db02      	blt.n	8007384 <_printf_float+0x128>
 800737e:	6863      	ldr	r3, [r4, #4]
 8007380:	4299      	cmp	r1, r3
 8007382:	dd41      	ble.n	8007408 <_printf_float+0x1ac>
 8007384:	f1aa 0a02 	sub.w	sl, sl, #2
 8007388:	fa5f fa8a 	uxtb.w	sl, sl
 800738c:	3901      	subs	r1, #1
 800738e:	4652      	mov	r2, sl
 8007390:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007394:	9109      	str	r1, [sp, #36]	@ 0x24
 8007396:	f7ff ff26 	bl	80071e6 <__exponent>
 800739a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800739c:	1813      	adds	r3, r2, r0
 800739e:	2a01      	cmp	r2, #1
 80073a0:	4681      	mov	r9, r0
 80073a2:	6123      	str	r3, [r4, #16]
 80073a4:	dc02      	bgt.n	80073ac <_printf_float+0x150>
 80073a6:	6822      	ldr	r2, [r4, #0]
 80073a8:	07d2      	lsls	r2, r2, #31
 80073aa:	d501      	bpl.n	80073b0 <_printf_float+0x154>
 80073ac:	3301      	adds	r3, #1
 80073ae:	6123      	str	r3, [r4, #16]
 80073b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d0a2      	beq.n	80072fe <_printf_float+0xa2>
 80073b8:	232d      	movs	r3, #45	@ 0x2d
 80073ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073be:	e79e      	b.n	80072fe <_printf_float+0xa2>
 80073c0:	9a06      	ldr	r2, [sp, #24]
 80073c2:	2a47      	cmp	r2, #71	@ 0x47
 80073c4:	d1c2      	bne.n	800734c <_printf_float+0xf0>
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1c0      	bne.n	800734c <_printf_float+0xf0>
 80073ca:	2301      	movs	r3, #1
 80073cc:	e7bd      	b.n	800734a <_printf_float+0xee>
 80073ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073d2:	d9db      	bls.n	800738c <_printf_float+0x130>
 80073d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80073d8:	d118      	bne.n	800740c <_printf_float+0x1b0>
 80073da:	2900      	cmp	r1, #0
 80073dc:	6863      	ldr	r3, [r4, #4]
 80073de:	dd0b      	ble.n	80073f8 <_printf_float+0x19c>
 80073e0:	6121      	str	r1, [r4, #16]
 80073e2:	b913      	cbnz	r3, 80073ea <_printf_float+0x18e>
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	07d0      	lsls	r0, r2, #31
 80073e8:	d502      	bpl.n	80073f0 <_printf_float+0x194>
 80073ea:	3301      	adds	r3, #1
 80073ec:	440b      	add	r3, r1
 80073ee:	6123      	str	r3, [r4, #16]
 80073f0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80073f2:	f04f 0900 	mov.w	r9, #0
 80073f6:	e7db      	b.n	80073b0 <_printf_float+0x154>
 80073f8:	b913      	cbnz	r3, 8007400 <_printf_float+0x1a4>
 80073fa:	6822      	ldr	r2, [r4, #0]
 80073fc:	07d2      	lsls	r2, r2, #31
 80073fe:	d501      	bpl.n	8007404 <_printf_float+0x1a8>
 8007400:	3302      	adds	r3, #2
 8007402:	e7f4      	b.n	80073ee <_printf_float+0x192>
 8007404:	2301      	movs	r3, #1
 8007406:	e7f2      	b.n	80073ee <_printf_float+0x192>
 8007408:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800740c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800740e:	4299      	cmp	r1, r3
 8007410:	db05      	blt.n	800741e <_printf_float+0x1c2>
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	6121      	str	r1, [r4, #16]
 8007416:	07d8      	lsls	r0, r3, #31
 8007418:	d5ea      	bpl.n	80073f0 <_printf_float+0x194>
 800741a:	1c4b      	adds	r3, r1, #1
 800741c:	e7e7      	b.n	80073ee <_printf_float+0x192>
 800741e:	2900      	cmp	r1, #0
 8007420:	bfd4      	ite	le
 8007422:	f1c1 0202 	rsble	r2, r1, #2
 8007426:	2201      	movgt	r2, #1
 8007428:	4413      	add	r3, r2
 800742a:	e7e0      	b.n	80073ee <_printf_float+0x192>
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	055a      	lsls	r2, r3, #21
 8007430:	d407      	bmi.n	8007442 <_printf_float+0x1e6>
 8007432:	6923      	ldr	r3, [r4, #16]
 8007434:	4642      	mov	r2, r8
 8007436:	4631      	mov	r1, r6
 8007438:	4628      	mov	r0, r5
 800743a:	47b8      	blx	r7
 800743c:	3001      	adds	r0, #1
 800743e:	d12b      	bne.n	8007498 <_printf_float+0x23c>
 8007440:	e767      	b.n	8007312 <_printf_float+0xb6>
 8007442:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007446:	f240 80dd 	bls.w	8007604 <_printf_float+0x3a8>
 800744a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800744e:	2200      	movs	r2, #0
 8007450:	2300      	movs	r3, #0
 8007452:	f7f9 fbb9 	bl	8000bc8 <__aeabi_dcmpeq>
 8007456:	2800      	cmp	r0, #0
 8007458:	d033      	beq.n	80074c2 <_printf_float+0x266>
 800745a:	4a37      	ldr	r2, [pc, #220]	@ (8007538 <_printf_float+0x2dc>)
 800745c:	2301      	movs	r3, #1
 800745e:	4631      	mov	r1, r6
 8007460:	4628      	mov	r0, r5
 8007462:	47b8      	blx	r7
 8007464:	3001      	adds	r0, #1
 8007466:	f43f af54 	beq.w	8007312 <_printf_float+0xb6>
 800746a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800746e:	4543      	cmp	r3, r8
 8007470:	db02      	blt.n	8007478 <_printf_float+0x21c>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	07d8      	lsls	r0, r3, #31
 8007476:	d50f      	bpl.n	8007498 <_printf_float+0x23c>
 8007478:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	47b8      	blx	r7
 8007482:	3001      	adds	r0, #1
 8007484:	f43f af45 	beq.w	8007312 <_printf_float+0xb6>
 8007488:	f04f 0900 	mov.w	r9, #0
 800748c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007490:	f104 0a1a 	add.w	sl, r4, #26
 8007494:	45c8      	cmp	r8, r9
 8007496:	dc09      	bgt.n	80074ac <_printf_float+0x250>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	079b      	lsls	r3, r3, #30
 800749c:	f100 8103 	bmi.w	80076a6 <_printf_float+0x44a>
 80074a0:	68e0      	ldr	r0, [r4, #12]
 80074a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074a4:	4298      	cmp	r0, r3
 80074a6:	bfb8      	it	lt
 80074a8:	4618      	movlt	r0, r3
 80074aa:	e734      	b.n	8007316 <_printf_float+0xba>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4652      	mov	r2, sl
 80074b0:	4631      	mov	r1, r6
 80074b2:	4628      	mov	r0, r5
 80074b4:	47b8      	blx	r7
 80074b6:	3001      	adds	r0, #1
 80074b8:	f43f af2b 	beq.w	8007312 <_printf_float+0xb6>
 80074bc:	f109 0901 	add.w	r9, r9, #1
 80074c0:	e7e8      	b.n	8007494 <_printf_float+0x238>
 80074c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	dc39      	bgt.n	800753c <_printf_float+0x2e0>
 80074c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007538 <_printf_float+0x2dc>)
 80074ca:	2301      	movs	r3, #1
 80074cc:	4631      	mov	r1, r6
 80074ce:	4628      	mov	r0, r5
 80074d0:	47b8      	blx	r7
 80074d2:	3001      	adds	r0, #1
 80074d4:	f43f af1d 	beq.w	8007312 <_printf_float+0xb6>
 80074d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80074dc:	ea59 0303 	orrs.w	r3, r9, r3
 80074e0:	d102      	bne.n	80074e8 <_printf_float+0x28c>
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	07d9      	lsls	r1, r3, #31
 80074e6:	d5d7      	bpl.n	8007498 <_printf_float+0x23c>
 80074e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074ec:	4631      	mov	r1, r6
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b8      	blx	r7
 80074f2:	3001      	adds	r0, #1
 80074f4:	f43f af0d 	beq.w	8007312 <_printf_float+0xb6>
 80074f8:	f04f 0a00 	mov.w	sl, #0
 80074fc:	f104 0b1a 	add.w	fp, r4, #26
 8007500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007502:	425b      	negs	r3, r3
 8007504:	4553      	cmp	r3, sl
 8007506:	dc01      	bgt.n	800750c <_printf_float+0x2b0>
 8007508:	464b      	mov	r3, r9
 800750a:	e793      	b.n	8007434 <_printf_float+0x1d8>
 800750c:	2301      	movs	r3, #1
 800750e:	465a      	mov	r2, fp
 8007510:	4631      	mov	r1, r6
 8007512:	4628      	mov	r0, r5
 8007514:	47b8      	blx	r7
 8007516:	3001      	adds	r0, #1
 8007518:	f43f aefb 	beq.w	8007312 <_printf_float+0xb6>
 800751c:	f10a 0a01 	add.w	sl, sl, #1
 8007520:	e7ee      	b.n	8007500 <_printf_float+0x2a4>
 8007522:	bf00      	nop
 8007524:	7fefffff 	.word	0x7fefffff
 8007528:	0801d45c 	.word	0x0801d45c
 800752c:	0801d460 	.word	0x0801d460
 8007530:	0801d464 	.word	0x0801d464
 8007534:	0801d468 	.word	0x0801d468
 8007538:	0801d46c 	.word	0x0801d46c
 800753c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800753e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007542:	4553      	cmp	r3, sl
 8007544:	bfa8      	it	ge
 8007546:	4653      	movge	r3, sl
 8007548:	2b00      	cmp	r3, #0
 800754a:	4699      	mov	r9, r3
 800754c:	dc36      	bgt.n	80075bc <_printf_float+0x360>
 800754e:	f04f 0b00 	mov.w	fp, #0
 8007552:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007556:	f104 021a 	add.w	r2, r4, #26
 800755a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800755c:	9306      	str	r3, [sp, #24]
 800755e:	eba3 0309 	sub.w	r3, r3, r9
 8007562:	455b      	cmp	r3, fp
 8007564:	dc31      	bgt.n	80075ca <_printf_float+0x36e>
 8007566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007568:	459a      	cmp	sl, r3
 800756a:	dc3a      	bgt.n	80075e2 <_printf_float+0x386>
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	07da      	lsls	r2, r3, #31
 8007570:	d437      	bmi.n	80075e2 <_printf_float+0x386>
 8007572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007574:	ebaa 0903 	sub.w	r9, sl, r3
 8007578:	9b06      	ldr	r3, [sp, #24]
 800757a:	ebaa 0303 	sub.w	r3, sl, r3
 800757e:	4599      	cmp	r9, r3
 8007580:	bfa8      	it	ge
 8007582:	4699      	movge	r9, r3
 8007584:	f1b9 0f00 	cmp.w	r9, #0
 8007588:	dc33      	bgt.n	80075f2 <_printf_float+0x396>
 800758a:	f04f 0800 	mov.w	r8, #0
 800758e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007592:	f104 0b1a 	add.w	fp, r4, #26
 8007596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007598:	ebaa 0303 	sub.w	r3, sl, r3
 800759c:	eba3 0309 	sub.w	r3, r3, r9
 80075a0:	4543      	cmp	r3, r8
 80075a2:	f77f af79 	ble.w	8007498 <_printf_float+0x23c>
 80075a6:	2301      	movs	r3, #1
 80075a8:	465a      	mov	r2, fp
 80075aa:	4631      	mov	r1, r6
 80075ac:	4628      	mov	r0, r5
 80075ae:	47b8      	blx	r7
 80075b0:	3001      	adds	r0, #1
 80075b2:	f43f aeae 	beq.w	8007312 <_printf_float+0xb6>
 80075b6:	f108 0801 	add.w	r8, r8, #1
 80075ba:	e7ec      	b.n	8007596 <_printf_float+0x33a>
 80075bc:	4642      	mov	r2, r8
 80075be:	4631      	mov	r1, r6
 80075c0:	4628      	mov	r0, r5
 80075c2:	47b8      	blx	r7
 80075c4:	3001      	adds	r0, #1
 80075c6:	d1c2      	bne.n	800754e <_printf_float+0x2f2>
 80075c8:	e6a3      	b.n	8007312 <_printf_float+0xb6>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4631      	mov	r1, r6
 80075ce:	4628      	mov	r0, r5
 80075d0:	9206      	str	r2, [sp, #24]
 80075d2:	47b8      	blx	r7
 80075d4:	3001      	adds	r0, #1
 80075d6:	f43f ae9c 	beq.w	8007312 <_printf_float+0xb6>
 80075da:	9a06      	ldr	r2, [sp, #24]
 80075dc:	f10b 0b01 	add.w	fp, fp, #1
 80075e0:	e7bb      	b.n	800755a <_printf_float+0x2fe>
 80075e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075e6:	4631      	mov	r1, r6
 80075e8:	4628      	mov	r0, r5
 80075ea:	47b8      	blx	r7
 80075ec:	3001      	adds	r0, #1
 80075ee:	d1c0      	bne.n	8007572 <_printf_float+0x316>
 80075f0:	e68f      	b.n	8007312 <_printf_float+0xb6>
 80075f2:	9a06      	ldr	r2, [sp, #24]
 80075f4:	464b      	mov	r3, r9
 80075f6:	4442      	add	r2, r8
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	d1c3      	bne.n	800758a <_printf_float+0x32e>
 8007602:	e686      	b.n	8007312 <_printf_float+0xb6>
 8007604:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007608:	f1ba 0f01 	cmp.w	sl, #1
 800760c:	dc01      	bgt.n	8007612 <_printf_float+0x3b6>
 800760e:	07db      	lsls	r3, r3, #31
 8007610:	d536      	bpl.n	8007680 <_printf_float+0x424>
 8007612:	2301      	movs	r3, #1
 8007614:	4642      	mov	r2, r8
 8007616:	4631      	mov	r1, r6
 8007618:	4628      	mov	r0, r5
 800761a:	47b8      	blx	r7
 800761c:	3001      	adds	r0, #1
 800761e:	f43f ae78 	beq.w	8007312 <_printf_float+0xb6>
 8007622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007626:	4631      	mov	r1, r6
 8007628:	4628      	mov	r0, r5
 800762a:	47b8      	blx	r7
 800762c:	3001      	adds	r0, #1
 800762e:	f43f ae70 	beq.w	8007312 <_printf_float+0xb6>
 8007632:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007636:	2200      	movs	r2, #0
 8007638:	2300      	movs	r3, #0
 800763a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800763e:	f7f9 fac3 	bl	8000bc8 <__aeabi_dcmpeq>
 8007642:	b9c0      	cbnz	r0, 8007676 <_printf_float+0x41a>
 8007644:	4653      	mov	r3, sl
 8007646:	f108 0201 	add.w	r2, r8, #1
 800764a:	4631      	mov	r1, r6
 800764c:	4628      	mov	r0, r5
 800764e:	47b8      	blx	r7
 8007650:	3001      	adds	r0, #1
 8007652:	d10c      	bne.n	800766e <_printf_float+0x412>
 8007654:	e65d      	b.n	8007312 <_printf_float+0xb6>
 8007656:	2301      	movs	r3, #1
 8007658:	465a      	mov	r2, fp
 800765a:	4631      	mov	r1, r6
 800765c:	4628      	mov	r0, r5
 800765e:	47b8      	blx	r7
 8007660:	3001      	adds	r0, #1
 8007662:	f43f ae56 	beq.w	8007312 <_printf_float+0xb6>
 8007666:	f108 0801 	add.w	r8, r8, #1
 800766a:	45d0      	cmp	r8, sl
 800766c:	dbf3      	blt.n	8007656 <_printf_float+0x3fa>
 800766e:	464b      	mov	r3, r9
 8007670:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007674:	e6df      	b.n	8007436 <_printf_float+0x1da>
 8007676:	f04f 0800 	mov.w	r8, #0
 800767a:	f104 0b1a 	add.w	fp, r4, #26
 800767e:	e7f4      	b.n	800766a <_printf_float+0x40e>
 8007680:	2301      	movs	r3, #1
 8007682:	4642      	mov	r2, r8
 8007684:	e7e1      	b.n	800764a <_printf_float+0x3ee>
 8007686:	2301      	movs	r3, #1
 8007688:	464a      	mov	r2, r9
 800768a:	4631      	mov	r1, r6
 800768c:	4628      	mov	r0, r5
 800768e:	47b8      	blx	r7
 8007690:	3001      	adds	r0, #1
 8007692:	f43f ae3e 	beq.w	8007312 <_printf_float+0xb6>
 8007696:	f108 0801 	add.w	r8, r8, #1
 800769a:	68e3      	ldr	r3, [r4, #12]
 800769c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800769e:	1a5b      	subs	r3, r3, r1
 80076a0:	4543      	cmp	r3, r8
 80076a2:	dcf0      	bgt.n	8007686 <_printf_float+0x42a>
 80076a4:	e6fc      	b.n	80074a0 <_printf_float+0x244>
 80076a6:	f04f 0800 	mov.w	r8, #0
 80076aa:	f104 0919 	add.w	r9, r4, #25
 80076ae:	e7f4      	b.n	800769a <_printf_float+0x43e>

080076b0 <_printf_common>:
 80076b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076b4:	4616      	mov	r6, r2
 80076b6:	4698      	mov	r8, r3
 80076b8:	688a      	ldr	r2, [r1, #8]
 80076ba:	690b      	ldr	r3, [r1, #16]
 80076bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076c0:	4293      	cmp	r3, r2
 80076c2:	bfb8      	it	lt
 80076c4:	4613      	movlt	r3, r2
 80076c6:	6033      	str	r3, [r6, #0]
 80076c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076cc:	4607      	mov	r7, r0
 80076ce:	460c      	mov	r4, r1
 80076d0:	b10a      	cbz	r2, 80076d6 <_printf_common+0x26>
 80076d2:	3301      	adds	r3, #1
 80076d4:	6033      	str	r3, [r6, #0]
 80076d6:	6823      	ldr	r3, [r4, #0]
 80076d8:	0699      	lsls	r1, r3, #26
 80076da:	bf42      	ittt	mi
 80076dc:	6833      	ldrmi	r3, [r6, #0]
 80076de:	3302      	addmi	r3, #2
 80076e0:	6033      	strmi	r3, [r6, #0]
 80076e2:	6825      	ldr	r5, [r4, #0]
 80076e4:	f015 0506 	ands.w	r5, r5, #6
 80076e8:	d106      	bne.n	80076f8 <_printf_common+0x48>
 80076ea:	f104 0a19 	add.w	sl, r4, #25
 80076ee:	68e3      	ldr	r3, [r4, #12]
 80076f0:	6832      	ldr	r2, [r6, #0]
 80076f2:	1a9b      	subs	r3, r3, r2
 80076f4:	42ab      	cmp	r3, r5
 80076f6:	dc26      	bgt.n	8007746 <_printf_common+0x96>
 80076f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80076fc:	6822      	ldr	r2, [r4, #0]
 80076fe:	3b00      	subs	r3, #0
 8007700:	bf18      	it	ne
 8007702:	2301      	movne	r3, #1
 8007704:	0692      	lsls	r2, r2, #26
 8007706:	d42b      	bmi.n	8007760 <_printf_common+0xb0>
 8007708:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800770c:	4641      	mov	r1, r8
 800770e:	4638      	mov	r0, r7
 8007710:	47c8      	blx	r9
 8007712:	3001      	adds	r0, #1
 8007714:	d01e      	beq.n	8007754 <_printf_common+0xa4>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	6922      	ldr	r2, [r4, #16]
 800771a:	f003 0306 	and.w	r3, r3, #6
 800771e:	2b04      	cmp	r3, #4
 8007720:	bf02      	ittt	eq
 8007722:	68e5      	ldreq	r5, [r4, #12]
 8007724:	6833      	ldreq	r3, [r6, #0]
 8007726:	1aed      	subeq	r5, r5, r3
 8007728:	68a3      	ldr	r3, [r4, #8]
 800772a:	bf0c      	ite	eq
 800772c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007730:	2500      	movne	r5, #0
 8007732:	4293      	cmp	r3, r2
 8007734:	bfc4      	itt	gt
 8007736:	1a9b      	subgt	r3, r3, r2
 8007738:	18ed      	addgt	r5, r5, r3
 800773a:	2600      	movs	r6, #0
 800773c:	341a      	adds	r4, #26
 800773e:	42b5      	cmp	r5, r6
 8007740:	d11a      	bne.n	8007778 <_printf_common+0xc8>
 8007742:	2000      	movs	r0, #0
 8007744:	e008      	b.n	8007758 <_printf_common+0xa8>
 8007746:	2301      	movs	r3, #1
 8007748:	4652      	mov	r2, sl
 800774a:	4641      	mov	r1, r8
 800774c:	4638      	mov	r0, r7
 800774e:	47c8      	blx	r9
 8007750:	3001      	adds	r0, #1
 8007752:	d103      	bne.n	800775c <_printf_common+0xac>
 8007754:	f04f 30ff 	mov.w	r0, #4294967295
 8007758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800775c:	3501      	adds	r5, #1
 800775e:	e7c6      	b.n	80076ee <_printf_common+0x3e>
 8007760:	18e1      	adds	r1, r4, r3
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	2030      	movs	r0, #48	@ 0x30
 8007766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800776a:	4422      	add	r2, r4
 800776c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007770:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007774:	3302      	adds	r3, #2
 8007776:	e7c7      	b.n	8007708 <_printf_common+0x58>
 8007778:	2301      	movs	r3, #1
 800777a:	4622      	mov	r2, r4
 800777c:	4641      	mov	r1, r8
 800777e:	4638      	mov	r0, r7
 8007780:	47c8      	blx	r9
 8007782:	3001      	adds	r0, #1
 8007784:	d0e6      	beq.n	8007754 <_printf_common+0xa4>
 8007786:	3601      	adds	r6, #1
 8007788:	e7d9      	b.n	800773e <_printf_common+0x8e>
	...

0800778c <_printf_i>:
 800778c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	7e0f      	ldrb	r7, [r1, #24]
 8007792:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007794:	2f78      	cmp	r7, #120	@ 0x78
 8007796:	4691      	mov	r9, r2
 8007798:	4680      	mov	r8, r0
 800779a:	460c      	mov	r4, r1
 800779c:	469a      	mov	sl, r3
 800779e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077a2:	d807      	bhi.n	80077b4 <_printf_i+0x28>
 80077a4:	2f62      	cmp	r7, #98	@ 0x62
 80077a6:	d80a      	bhi.n	80077be <_printf_i+0x32>
 80077a8:	2f00      	cmp	r7, #0
 80077aa:	f000 80d2 	beq.w	8007952 <_printf_i+0x1c6>
 80077ae:	2f58      	cmp	r7, #88	@ 0x58
 80077b0:	f000 80b9 	beq.w	8007926 <_printf_i+0x19a>
 80077b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077bc:	e03a      	b.n	8007834 <_printf_i+0xa8>
 80077be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077c2:	2b15      	cmp	r3, #21
 80077c4:	d8f6      	bhi.n	80077b4 <_printf_i+0x28>
 80077c6:	a101      	add	r1, pc, #4	@ (adr r1, 80077cc <_printf_i+0x40>)
 80077c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077cc:	08007825 	.word	0x08007825
 80077d0:	08007839 	.word	0x08007839
 80077d4:	080077b5 	.word	0x080077b5
 80077d8:	080077b5 	.word	0x080077b5
 80077dc:	080077b5 	.word	0x080077b5
 80077e0:	080077b5 	.word	0x080077b5
 80077e4:	08007839 	.word	0x08007839
 80077e8:	080077b5 	.word	0x080077b5
 80077ec:	080077b5 	.word	0x080077b5
 80077f0:	080077b5 	.word	0x080077b5
 80077f4:	080077b5 	.word	0x080077b5
 80077f8:	08007939 	.word	0x08007939
 80077fc:	08007863 	.word	0x08007863
 8007800:	080078f3 	.word	0x080078f3
 8007804:	080077b5 	.word	0x080077b5
 8007808:	080077b5 	.word	0x080077b5
 800780c:	0800795b 	.word	0x0800795b
 8007810:	080077b5 	.word	0x080077b5
 8007814:	08007863 	.word	0x08007863
 8007818:	080077b5 	.word	0x080077b5
 800781c:	080077b5 	.word	0x080077b5
 8007820:	080078fb 	.word	0x080078fb
 8007824:	6833      	ldr	r3, [r6, #0]
 8007826:	1d1a      	adds	r2, r3, #4
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	6032      	str	r2, [r6, #0]
 800782c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007834:	2301      	movs	r3, #1
 8007836:	e09d      	b.n	8007974 <_printf_i+0x1e8>
 8007838:	6833      	ldr	r3, [r6, #0]
 800783a:	6820      	ldr	r0, [r4, #0]
 800783c:	1d19      	adds	r1, r3, #4
 800783e:	6031      	str	r1, [r6, #0]
 8007840:	0606      	lsls	r6, r0, #24
 8007842:	d501      	bpl.n	8007848 <_printf_i+0xbc>
 8007844:	681d      	ldr	r5, [r3, #0]
 8007846:	e003      	b.n	8007850 <_printf_i+0xc4>
 8007848:	0645      	lsls	r5, r0, #25
 800784a:	d5fb      	bpl.n	8007844 <_printf_i+0xb8>
 800784c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007850:	2d00      	cmp	r5, #0
 8007852:	da03      	bge.n	800785c <_printf_i+0xd0>
 8007854:	232d      	movs	r3, #45	@ 0x2d
 8007856:	426d      	negs	r5, r5
 8007858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800785c:	4859      	ldr	r0, [pc, #356]	@ (80079c4 <_printf_i+0x238>)
 800785e:	230a      	movs	r3, #10
 8007860:	e011      	b.n	8007886 <_printf_i+0xfa>
 8007862:	6821      	ldr	r1, [r4, #0]
 8007864:	6833      	ldr	r3, [r6, #0]
 8007866:	0608      	lsls	r0, r1, #24
 8007868:	f853 5b04 	ldr.w	r5, [r3], #4
 800786c:	d402      	bmi.n	8007874 <_printf_i+0xe8>
 800786e:	0649      	lsls	r1, r1, #25
 8007870:	bf48      	it	mi
 8007872:	b2ad      	uxthmi	r5, r5
 8007874:	2f6f      	cmp	r7, #111	@ 0x6f
 8007876:	4853      	ldr	r0, [pc, #332]	@ (80079c4 <_printf_i+0x238>)
 8007878:	6033      	str	r3, [r6, #0]
 800787a:	bf14      	ite	ne
 800787c:	230a      	movne	r3, #10
 800787e:	2308      	moveq	r3, #8
 8007880:	2100      	movs	r1, #0
 8007882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007886:	6866      	ldr	r6, [r4, #4]
 8007888:	60a6      	str	r6, [r4, #8]
 800788a:	2e00      	cmp	r6, #0
 800788c:	bfa2      	ittt	ge
 800788e:	6821      	ldrge	r1, [r4, #0]
 8007890:	f021 0104 	bicge.w	r1, r1, #4
 8007894:	6021      	strge	r1, [r4, #0]
 8007896:	b90d      	cbnz	r5, 800789c <_printf_i+0x110>
 8007898:	2e00      	cmp	r6, #0
 800789a:	d04b      	beq.n	8007934 <_printf_i+0x1a8>
 800789c:	4616      	mov	r6, r2
 800789e:	fbb5 f1f3 	udiv	r1, r5, r3
 80078a2:	fb03 5711 	mls	r7, r3, r1, r5
 80078a6:	5dc7      	ldrb	r7, [r0, r7]
 80078a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078ac:	462f      	mov	r7, r5
 80078ae:	42bb      	cmp	r3, r7
 80078b0:	460d      	mov	r5, r1
 80078b2:	d9f4      	bls.n	800789e <_printf_i+0x112>
 80078b4:	2b08      	cmp	r3, #8
 80078b6:	d10b      	bne.n	80078d0 <_printf_i+0x144>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	07df      	lsls	r7, r3, #31
 80078bc:	d508      	bpl.n	80078d0 <_printf_i+0x144>
 80078be:	6923      	ldr	r3, [r4, #16]
 80078c0:	6861      	ldr	r1, [r4, #4]
 80078c2:	4299      	cmp	r1, r3
 80078c4:	bfde      	ittt	le
 80078c6:	2330      	movle	r3, #48	@ 0x30
 80078c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078d0:	1b92      	subs	r2, r2, r6
 80078d2:	6122      	str	r2, [r4, #16]
 80078d4:	f8cd a000 	str.w	sl, [sp]
 80078d8:	464b      	mov	r3, r9
 80078da:	aa03      	add	r2, sp, #12
 80078dc:	4621      	mov	r1, r4
 80078de:	4640      	mov	r0, r8
 80078e0:	f7ff fee6 	bl	80076b0 <_printf_common>
 80078e4:	3001      	adds	r0, #1
 80078e6:	d14a      	bne.n	800797e <_printf_i+0x1f2>
 80078e8:	f04f 30ff 	mov.w	r0, #4294967295
 80078ec:	b004      	add	sp, #16
 80078ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	f043 0320 	orr.w	r3, r3, #32
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	4833      	ldr	r0, [pc, #204]	@ (80079c8 <_printf_i+0x23c>)
 80078fc:	2778      	movs	r7, #120	@ 0x78
 80078fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	6831      	ldr	r1, [r6, #0]
 8007906:	061f      	lsls	r7, r3, #24
 8007908:	f851 5b04 	ldr.w	r5, [r1], #4
 800790c:	d402      	bmi.n	8007914 <_printf_i+0x188>
 800790e:	065f      	lsls	r7, r3, #25
 8007910:	bf48      	it	mi
 8007912:	b2ad      	uxthmi	r5, r5
 8007914:	6031      	str	r1, [r6, #0]
 8007916:	07d9      	lsls	r1, r3, #31
 8007918:	bf44      	itt	mi
 800791a:	f043 0320 	orrmi.w	r3, r3, #32
 800791e:	6023      	strmi	r3, [r4, #0]
 8007920:	b11d      	cbz	r5, 800792a <_printf_i+0x19e>
 8007922:	2310      	movs	r3, #16
 8007924:	e7ac      	b.n	8007880 <_printf_i+0xf4>
 8007926:	4827      	ldr	r0, [pc, #156]	@ (80079c4 <_printf_i+0x238>)
 8007928:	e7e9      	b.n	80078fe <_printf_i+0x172>
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	f023 0320 	bic.w	r3, r3, #32
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	e7f6      	b.n	8007922 <_printf_i+0x196>
 8007934:	4616      	mov	r6, r2
 8007936:	e7bd      	b.n	80078b4 <_printf_i+0x128>
 8007938:	6833      	ldr	r3, [r6, #0]
 800793a:	6825      	ldr	r5, [r4, #0]
 800793c:	6961      	ldr	r1, [r4, #20]
 800793e:	1d18      	adds	r0, r3, #4
 8007940:	6030      	str	r0, [r6, #0]
 8007942:	062e      	lsls	r6, r5, #24
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	d501      	bpl.n	800794c <_printf_i+0x1c0>
 8007948:	6019      	str	r1, [r3, #0]
 800794a:	e002      	b.n	8007952 <_printf_i+0x1c6>
 800794c:	0668      	lsls	r0, r5, #25
 800794e:	d5fb      	bpl.n	8007948 <_printf_i+0x1bc>
 8007950:	8019      	strh	r1, [r3, #0]
 8007952:	2300      	movs	r3, #0
 8007954:	6123      	str	r3, [r4, #16]
 8007956:	4616      	mov	r6, r2
 8007958:	e7bc      	b.n	80078d4 <_printf_i+0x148>
 800795a:	6833      	ldr	r3, [r6, #0]
 800795c:	1d1a      	adds	r2, r3, #4
 800795e:	6032      	str	r2, [r6, #0]
 8007960:	681e      	ldr	r6, [r3, #0]
 8007962:	6862      	ldr	r2, [r4, #4]
 8007964:	2100      	movs	r1, #0
 8007966:	4630      	mov	r0, r6
 8007968:	f7f8 fcb2 	bl	80002d0 <memchr>
 800796c:	b108      	cbz	r0, 8007972 <_printf_i+0x1e6>
 800796e:	1b80      	subs	r0, r0, r6
 8007970:	6060      	str	r0, [r4, #4]
 8007972:	6863      	ldr	r3, [r4, #4]
 8007974:	6123      	str	r3, [r4, #16]
 8007976:	2300      	movs	r3, #0
 8007978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800797c:	e7aa      	b.n	80078d4 <_printf_i+0x148>
 800797e:	6923      	ldr	r3, [r4, #16]
 8007980:	4632      	mov	r2, r6
 8007982:	4649      	mov	r1, r9
 8007984:	4640      	mov	r0, r8
 8007986:	47d0      	blx	sl
 8007988:	3001      	adds	r0, #1
 800798a:	d0ad      	beq.n	80078e8 <_printf_i+0x15c>
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	079b      	lsls	r3, r3, #30
 8007990:	d413      	bmi.n	80079ba <_printf_i+0x22e>
 8007992:	68e0      	ldr	r0, [r4, #12]
 8007994:	9b03      	ldr	r3, [sp, #12]
 8007996:	4298      	cmp	r0, r3
 8007998:	bfb8      	it	lt
 800799a:	4618      	movlt	r0, r3
 800799c:	e7a6      	b.n	80078ec <_printf_i+0x160>
 800799e:	2301      	movs	r3, #1
 80079a0:	4632      	mov	r2, r6
 80079a2:	4649      	mov	r1, r9
 80079a4:	4640      	mov	r0, r8
 80079a6:	47d0      	blx	sl
 80079a8:	3001      	adds	r0, #1
 80079aa:	d09d      	beq.n	80078e8 <_printf_i+0x15c>
 80079ac:	3501      	adds	r5, #1
 80079ae:	68e3      	ldr	r3, [r4, #12]
 80079b0:	9903      	ldr	r1, [sp, #12]
 80079b2:	1a5b      	subs	r3, r3, r1
 80079b4:	42ab      	cmp	r3, r5
 80079b6:	dcf2      	bgt.n	800799e <_printf_i+0x212>
 80079b8:	e7eb      	b.n	8007992 <_printf_i+0x206>
 80079ba:	2500      	movs	r5, #0
 80079bc:	f104 0619 	add.w	r6, r4, #25
 80079c0:	e7f5      	b.n	80079ae <_printf_i+0x222>
 80079c2:	bf00      	nop
 80079c4:	0801d46e 	.word	0x0801d46e
 80079c8:	0801d47f 	.word	0x0801d47f

080079cc <std>:
 80079cc:	2300      	movs	r3, #0
 80079ce:	b510      	push	{r4, lr}
 80079d0:	4604      	mov	r4, r0
 80079d2:	e9c0 3300 	strd	r3, r3, [r0]
 80079d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079da:	6083      	str	r3, [r0, #8]
 80079dc:	8181      	strh	r1, [r0, #12]
 80079de:	6643      	str	r3, [r0, #100]	@ 0x64
 80079e0:	81c2      	strh	r2, [r0, #14]
 80079e2:	6183      	str	r3, [r0, #24]
 80079e4:	4619      	mov	r1, r3
 80079e6:	2208      	movs	r2, #8
 80079e8:	305c      	adds	r0, #92	@ 0x5c
 80079ea:	f000 f906 	bl	8007bfa <memset>
 80079ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007a24 <std+0x58>)
 80079f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80079f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007a28 <std+0x5c>)
 80079f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <std+0x60>)
 80079f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007a30 <std+0x64>)
 80079fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80079fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007a34 <std+0x68>)
 8007a00:	6224      	str	r4, [r4, #32]
 8007a02:	429c      	cmp	r4, r3
 8007a04:	d006      	beq.n	8007a14 <std+0x48>
 8007a06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a0a:	4294      	cmp	r4, r2
 8007a0c:	d002      	beq.n	8007a14 <std+0x48>
 8007a0e:	33d0      	adds	r3, #208	@ 0xd0
 8007a10:	429c      	cmp	r4, r3
 8007a12:	d105      	bne.n	8007a20 <std+0x54>
 8007a14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a1c:	f000 b96a 	b.w	8007cf4 <__retarget_lock_init_recursive>
 8007a20:	bd10      	pop	{r4, pc}
 8007a22:	bf00      	nop
 8007a24:	08007b75 	.word	0x08007b75
 8007a28:	08007b97 	.word	0x08007b97
 8007a2c:	08007bcf 	.word	0x08007bcf
 8007a30:	08007bf3 	.word	0x08007bf3
 8007a34:	20002148 	.word	0x20002148

08007a38 <stdio_exit_handler>:
 8007a38:	4a02      	ldr	r2, [pc, #8]	@ (8007a44 <stdio_exit_handler+0xc>)
 8007a3a:	4903      	ldr	r1, [pc, #12]	@ (8007a48 <stdio_exit_handler+0x10>)
 8007a3c:	4803      	ldr	r0, [pc, #12]	@ (8007a4c <stdio_exit_handler+0x14>)
 8007a3e:	f000 b869 	b.w	8007b14 <_fwalk_sglue>
 8007a42:	bf00      	nop
 8007a44:	2000000c 	.word	0x2000000c
 8007a48:	08009629 	.word	0x08009629
 8007a4c:	2000001c 	.word	0x2000001c

08007a50 <cleanup_stdio>:
 8007a50:	6841      	ldr	r1, [r0, #4]
 8007a52:	4b0c      	ldr	r3, [pc, #48]	@ (8007a84 <cleanup_stdio+0x34>)
 8007a54:	4299      	cmp	r1, r3
 8007a56:	b510      	push	{r4, lr}
 8007a58:	4604      	mov	r4, r0
 8007a5a:	d001      	beq.n	8007a60 <cleanup_stdio+0x10>
 8007a5c:	f001 fde4 	bl	8009628 <_fflush_r>
 8007a60:	68a1      	ldr	r1, [r4, #8]
 8007a62:	4b09      	ldr	r3, [pc, #36]	@ (8007a88 <cleanup_stdio+0x38>)
 8007a64:	4299      	cmp	r1, r3
 8007a66:	d002      	beq.n	8007a6e <cleanup_stdio+0x1e>
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f001 fddd 	bl	8009628 <_fflush_r>
 8007a6e:	68e1      	ldr	r1, [r4, #12]
 8007a70:	4b06      	ldr	r3, [pc, #24]	@ (8007a8c <cleanup_stdio+0x3c>)
 8007a72:	4299      	cmp	r1, r3
 8007a74:	d004      	beq.n	8007a80 <cleanup_stdio+0x30>
 8007a76:	4620      	mov	r0, r4
 8007a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a7c:	f001 bdd4 	b.w	8009628 <_fflush_r>
 8007a80:	bd10      	pop	{r4, pc}
 8007a82:	bf00      	nop
 8007a84:	20002148 	.word	0x20002148
 8007a88:	200021b0 	.word	0x200021b0
 8007a8c:	20002218 	.word	0x20002218

08007a90 <global_stdio_init.part.0>:
 8007a90:	b510      	push	{r4, lr}
 8007a92:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <global_stdio_init.part.0+0x30>)
 8007a94:	4c0b      	ldr	r4, [pc, #44]	@ (8007ac4 <global_stdio_init.part.0+0x34>)
 8007a96:	4a0c      	ldr	r2, [pc, #48]	@ (8007ac8 <global_stdio_init.part.0+0x38>)
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	2104      	movs	r1, #4
 8007aa0:	f7ff ff94 	bl	80079cc <std>
 8007aa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	2109      	movs	r1, #9
 8007aac:	f7ff ff8e 	bl	80079cc <std>
 8007ab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ab4:	2202      	movs	r2, #2
 8007ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aba:	2112      	movs	r1, #18
 8007abc:	f7ff bf86 	b.w	80079cc <std>
 8007ac0:	20002280 	.word	0x20002280
 8007ac4:	20002148 	.word	0x20002148
 8007ac8:	08007a39 	.word	0x08007a39

08007acc <__sfp_lock_acquire>:
 8007acc:	4801      	ldr	r0, [pc, #4]	@ (8007ad4 <__sfp_lock_acquire+0x8>)
 8007ace:	f000 b912 	b.w	8007cf6 <__retarget_lock_acquire_recursive>
 8007ad2:	bf00      	nop
 8007ad4:	20002289 	.word	0x20002289

08007ad8 <__sfp_lock_release>:
 8007ad8:	4801      	ldr	r0, [pc, #4]	@ (8007ae0 <__sfp_lock_release+0x8>)
 8007ada:	f000 b90d 	b.w	8007cf8 <__retarget_lock_release_recursive>
 8007ade:	bf00      	nop
 8007ae0:	20002289 	.word	0x20002289

08007ae4 <__sinit>:
 8007ae4:	b510      	push	{r4, lr}
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	f7ff fff0 	bl	8007acc <__sfp_lock_acquire>
 8007aec:	6a23      	ldr	r3, [r4, #32]
 8007aee:	b11b      	cbz	r3, 8007af8 <__sinit+0x14>
 8007af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007af4:	f7ff bff0 	b.w	8007ad8 <__sfp_lock_release>
 8007af8:	4b04      	ldr	r3, [pc, #16]	@ (8007b0c <__sinit+0x28>)
 8007afa:	6223      	str	r3, [r4, #32]
 8007afc:	4b04      	ldr	r3, [pc, #16]	@ (8007b10 <__sinit+0x2c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1f5      	bne.n	8007af0 <__sinit+0xc>
 8007b04:	f7ff ffc4 	bl	8007a90 <global_stdio_init.part.0>
 8007b08:	e7f2      	b.n	8007af0 <__sinit+0xc>
 8007b0a:	bf00      	nop
 8007b0c:	08007a51 	.word	0x08007a51
 8007b10:	20002280 	.word	0x20002280

08007b14 <_fwalk_sglue>:
 8007b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b18:	4607      	mov	r7, r0
 8007b1a:	4688      	mov	r8, r1
 8007b1c:	4614      	mov	r4, r2
 8007b1e:	2600      	movs	r6, #0
 8007b20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b24:	f1b9 0901 	subs.w	r9, r9, #1
 8007b28:	d505      	bpl.n	8007b36 <_fwalk_sglue+0x22>
 8007b2a:	6824      	ldr	r4, [r4, #0]
 8007b2c:	2c00      	cmp	r4, #0
 8007b2e:	d1f7      	bne.n	8007b20 <_fwalk_sglue+0xc>
 8007b30:	4630      	mov	r0, r6
 8007b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b36:	89ab      	ldrh	r3, [r5, #12]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d907      	bls.n	8007b4c <_fwalk_sglue+0x38>
 8007b3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b40:	3301      	adds	r3, #1
 8007b42:	d003      	beq.n	8007b4c <_fwalk_sglue+0x38>
 8007b44:	4629      	mov	r1, r5
 8007b46:	4638      	mov	r0, r7
 8007b48:	47c0      	blx	r8
 8007b4a:	4306      	orrs	r6, r0
 8007b4c:	3568      	adds	r5, #104	@ 0x68
 8007b4e:	e7e9      	b.n	8007b24 <_fwalk_sglue+0x10>

08007b50 <iprintf>:
 8007b50:	b40f      	push	{r0, r1, r2, r3}
 8007b52:	b507      	push	{r0, r1, r2, lr}
 8007b54:	4906      	ldr	r1, [pc, #24]	@ (8007b70 <iprintf+0x20>)
 8007b56:	ab04      	add	r3, sp, #16
 8007b58:	6808      	ldr	r0, [r1, #0]
 8007b5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b5e:	6881      	ldr	r1, [r0, #8]
 8007b60:	9301      	str	r3, [sp, #4]
 8007b62:	f001 fbc5 	bl	80092f0 <_vfiprintf_r>
 8007b66:	b003      	add	sp, #12
 8007b68:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b6c:	b004      	add	sp, #16
 8007b6e:	4770      	bx	lr
 8007b70:	20000018 	.word	0x20000018

08007b74 <__sread>:
 8007b74:	b510      	push	{r4, lr}
 8007b76:	460c      	mov	r4, r1
 8007b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b7c:	f000 f86c 	bl	8007c58 <_read_r>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	bfab      	itete	ge
 8007b84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b86:	89a3      	ldrhlt	r3, [r4, #12]
 8007b88:	181b      	addge	r3, r3, r0
 8007b8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b8e:	bfac      	ite	ge
 8007b90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b92:	81a3      	strhlt	r3, [r4, #12]
 8007b94:	bd10      	pop	{r4, pc}

08007b96 <__swrite>:
 8007b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b9a:	461f      	mov	r7, r3
 8007b9c:	898b      	ldrh	r3, [r1, #12]
 8007b9e:	05db      	lsls	r3, r3, #23
 8007ba0:	4605      	mov	r5, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	4616      	mov	r6, r2
 8007ba6:	d505      	bpl.n	8007bb4 <__swrite+0x1e>
 8007ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bac:	2302      	movs	r3, #2
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f000 f840 	bl	8007c34 <_lseek_r>
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bbe:	81a3      	strh	r3, [r4, #12]
 8007bc0:	4632      	mov	r2, r6
 8007bc2:	463b      	mov	r3, r7
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bca:	f000 b857 	b.w	8007c7c <_write_r>

08007bce <__sseek>:
 8007bce:	b510      	push	{r4, lr}
 8007bd0:	460c      	mov	r4, r1
 8007bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bd6:	f000 f82d 	bl	8007c34 <_lseek_r>
 8007bda:	1c43      	adds	r3, r0, #1
 8007bdc:	89a3      	ldrh	r3, [r4, #12]
 8007bde:	bf15      	itete	ne
 8007be0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007be2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007be6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007bea:	81a3      	strheq	r3, [r4, #12]
 8007bec:	bf18      	it	ne
 8007bee:	81a3      	strhne	r3, [r4, #12]
 8007bf0:	bd10      	pop	{r4, pc}

08007bf2 <__sclose>:
 8007bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf6:	f000 b80d 	b.w	8007c14 <_close_r>

08007bfa <memset>:
 8007bfa:	4402      	add	r2, r0
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d100      	bne.n	8007c04 <memset+0xa>
 8007c02:	4770      	bx	lr
 8007c04:	f803 1b01 	strb.w	r1, [r3], #1
 8007c08:	e7f9      	b.n	8007bfe <memset+0x4>
	...

08007c0c <_localeconv_r>:
 8007c0c:	4800      	ldr	r0, [pc, #0]	@ (8007c10 <_localeconv_r+0x4>)
 8007c0e:	4770      	bx	lr
 8007c10:	20000158 	.word	0x20000158

08007c14 <_close_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	4d06      	ldr	r5, [pc, #24]	@ (8007c30 <_close_r+0x1c>)
 8007c18:	2300      	movs	r3, #0
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	4608      	mov	r0, r1
 8007c1e:	602b      	str	r3, [r5, #0]
 8007c20:	f7fa fd62 	bl	80026e8 <_close>
 8007c24:	1c43      	adds	r3, r0, #1
 8007c26:	d102      	bne.n	8007c2e <_close_r+0x1a>
 8007c28:	682b      	ldr	r3, [r5, #0]
 8007c2a:	b103      	cbz	r3, 8007c2e <_close_r+0x1a>
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	bd38      	pop	{r3, r4, r5, pc}
 8007c30:	20002284 	.word	0x20002284

08007c34 <_lseek_r>:
 8007c34:	b538      	push	{r3, r4, r5, lr}
 8007c36:	4d07      	ldr	r5, [pc, #28]	@ (8007c54 <_lseek_r+0x20>)
 8007c38:	4604      	mov	r4, r0
 8007c3a:	4608      	mov	r0, r1
 8007c3c:	4611      	mov	r1, r2
 8007c3e:	2200      	movs	r2, #0
 8007c40:	602a      	str	r2, [r5, #0]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f7fa fd77 	bl	8002736 <_lseek>
 8007c48:	1c43      	adds	r3, r0, #1
 8007c4a:	d102      	bne.n	8007c52 <_lseek_r+0x1e>
 8007c4c:	682b      	ldr	r3, [r5, #0]
 8007c4e:	b103      	cbz	r3, 8007c52 <_lseek_r+0x1e>
 8007c50:	6023      	str	r3, [r4, #0]
 8007c52:	bd38      	pop	{r3, r4, r5, pc}
 8007c54:	20002284 	.word	0x20002284

08007c58 <_read_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4d07      	ldr	r5, [pc, #28]	@ (8007c78 <_read_r+0x20>)
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	4608      	mov	r0, r1
 8007c60:	4611      	mov	r1, r2
 8007c62:	2200      	movs	r2, #0
 8007c64:	602a      	str	r2, [r5, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f7fa fd21 	bl	80026ae <_read>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d102      	bne.n	8007c76 <_read_r+0x1e>
 8007c70:	682b      	ldr	r3, [r5, #0]
 8007c72:	b103      	cbz	r3, 8007c76 <_read_r+0x1e>
 8007c74:	6023      	str	r3, [r4, #0]
 8007c76:	bd38      	pop	{r3, r4, r5, pc}
 8007c78:	20002284 	.word	0x20002284

08007c7c <_write_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d07      	ldr	r5, [pc, #28]	@ (8007c9c <_write_r+0x20>)
 8007c80:	4604      	mov	r4, r0
 8007c82:	4608      	mov	r0, r1
 8007c84:	4611      	mov	r1, r2
 8007c86:	2200      	movs	r2, #0
 8007c88:	602a      	str	r2, [r5, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	f7f9 faa6 	bl	80011dc <_write>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d102      	bne.n	8007c9a <_write_r+0x1e>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	b103      	cbz	r3, 8007c9a <_write_r+0x1e>
 8007c98:	6023      	str	r3, [r4, #0]
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	20002284 	.word	0x20002284

08007ca0 <__errno>:
 8007ca0:	4b01      	ldr	r3, [pc, #4]	@ (8007ca8 <__errno+0x8>)
 8007ca2:	6818      	ldr	r0, [r3, #0]
 8007ca4:	4770      	bx	lr
 8007ca6:	bf00      	nop
 8007ca8:	20000018 	.word	0x20000018

08007cac <__libc_init_array>:
 8007cac:	b570      	push	{r4, r5, r6, lr}
 8007cae:	4d0d      	ldr	r5, [pc, #52]	@ (8007ce4 <__libc_init_array+0x38>)
 8007cb0:	4c0d      	ldr	r4, [pc, #52]	@ (8007ce8 <__libc_init_array+0x3c>)
 8007cb2:	1b64      	subs	r4, r4, r5
 8007cb4:	10a4      	asrs	r4, r4, #2
 8007cb6:	2600      	movs	r6, #0
 8007cb8:	42a6      	cmp	r6, r4
 8007cba:	d109      	bne.n	8007cd0 <__libc_init_array+0x24>
 8007cbc:	4d0b      	ldr	r5, [pc, #44]	@ (8007cec <__libc_init_array+0x40>)
 8007cbe:	4c0c      	ldr	r4, [pc, #48]	@ (8007cf0 <__libc_init_array+0x44>)
 8007cc0:	f002 f8e0 	bl	8009e84 <_init>
 8007cc4:	1b64      	subs	r4, r4, r5
 8007cc6:	10a4      	asrs	r4, r4, #2
 8007cc8:	2600      	movs	r6, #0
 8007cca:	42a6      	cmp	r6, r4
 8007ccc:	d105      	bne.n	8007cda <__libc_init_array+0x2e>
 8007cce:	bd70      	pop	{r4, r5, r6, pc}
 8007cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cd4:	4798      	blx	r3
 8007cd6:	3601      	adds	r6, #1
 8007cd8:	e7ee      	b.n	8007cb8 <__libc_init_array+0xc>
 8007cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cde:	4798      	blx	r3
 8007ce0:	3601      	adds	r6, #1
 8007ce2:	e7f2      	b.n	8007cca <__libc_init_array+0x1e>
 8007ce4:	0801d7d8 	.word	0x0801d7d8
 8007ce8:	0801d7d8 	.word	0x0801d7d8
 8007cec:	0801d7d8 	.word	0x0801d7d8
 8007cf0:	0801d7dc 	.word	0x0801d7dc

08007cf4 <__retarget_lock_init_recursive>:
 8007cf4:	4770      	bx	lr

08007cf6 <__retarget_lock_acquire_recursive>:
 8007cf6:	4770      	bx	lr

08007cf8 <__retarget_lock_release_recursive>:
 8007cf8:	4770      	bx	lr

08007cfa <quorem>:
 8007cfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfe:	6903      	ldr	r3, [r0, #16]
 8007d00:	690c      	ldr	r4, [r1, #16]
 8007d02:	42a3      	cmp	r3, r4
 8007d04:	4607      	mov	r7, r0
 8007d06:	db7e      	blt.n	8007e06 <quorem+0x10c>
 8007d08:	3c01      	subs	r4, #1
 8007d0a:	f101 0814 	add.w	r8, r1, #20
 8007d0e:	00a3      	lsls	r3, r4, #2
 8007d10:	f100 0514 	add.w	r5, r0, #20
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d1a:	9301      	str	r3, [sp, #4]
 8007d1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d24:	3301      	adds	r3, #1
 8007d26:	429a      	cmp	r2, r3
 8007d28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d30:	d32e      	bcc.n	8007d90 <quorem+0x96>
 8007d32:	f04f 0a00 	mov.w	sl, #0
 8007d36:	46c4      	mov	ip, r8
 8007d38:	46ae      	mov	lr, r5
 8007d3a:	46d3      	mov	fp, sl
 8007d3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d40:	b298      	uxth	r0, r3
 8007d42:	fb06 a000 	mla	r0, r6, r0, sl
 8007d46:	0c02      	lsrs	r2, r0, #16
 8007d48:	0c1b      	lsrs	r3, r3, #16
 8007d4a:	fb06 2303 	mla	r3, r6, r3, r2
 8007d4e:	f8de 2000 	ldr.w	r2, [lr]
 8007d52:	b280      	uxth	r0, r0
 8007d54:	b292      	uxth	r2, r2
 8007d56:	1a12      	subs	r2, r2, r0
 8007d58:	445a      	add	r2, fp
 8007d5a:	f8de 0000 	ldr.w	r0, [lr]
 8007d5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d6c:	b292      	uxth	r2, r2
 8007d6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d72:	45e1      	cmp	r9, ip
 8007d74:	f84e 2b04 	str.w	r2, [lr], #4
 8007d78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d7c:	d2de      	bcs.n	8007d3c <quorem+0x42>
 8007d7e:	9b00      	ldr	r3, [sp, #0]
 8007d80:	58eb      	ldr	r3, [r5, r3]
 8007d82:	b92b      	cbnz	r3, 8007d90 <quorem+0x96>
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	3b04      	subs	r3, #4
 8007d88:	429d      	cmp	r5, r3
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	d32f      	bcc.n	8007dee <quorem+0xf4>
 8007d8e:	613c      	str	r4, [r7, #16]
 8007d90:	4638      	mov	r0, r7
 8007d92:	f001 f97b 	bl	800908c <__mcmp>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	db25      	blt.n	8007de6 <quorem+0xec>
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007da2:	f8d1 c000 	ldr.w	ip, [r1]
 8007da6:	fa1f fe82 	uxth.w	lr, r2
 8007daa:	fa1f f38c 	uxth.w	r3, ip
 8007dae:	eba3 030e 	sub.w	r3, r3, lr
 8007db2:	4403      	add	r3, r0
 8007db4:	0c12      	lsrs	r2, r2, #16
 8007db6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007dba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dc4:	45c1      	cmp	r9, r8
 8007dc6:	f841 3b04 	str.w	r3, [r1], #4
 8007dca:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007dce:	d2e6      	bcs.n	8007d9e <quorem+0xa4>
 8007dd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dd8:	b922      	cbnz	r2, 8007de4 <quorem+0xea>
 8007dda:	3b04      	subs	r3, #4
 8007ddc:	429d      	cmp	r5, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	d30b      	bcc.n	8007dfa <quorem+0x100>
 8007de2:	613c      	str	r4, [r7, #16]
 8007de4:	3601      	adds	r6, #1
 8007de6:	4630      	mov	r0, r6
 8007de8:	b003      	add	sp, #12
 8007dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	3b04      	subs	r3, #4
 8007df2:	2a00      	cmp	r2, #0
 8007df4:	d1cb      	bne.n	8007d8e <quorem+0x94>
 8007df6:	3c01      	subs	r4, #1
 8007df8:	e7c6      	b.n	8007d88 <quorem+0x8e>
 8007dfa:	6812      	ldr	r2, [r2, #0]
 8007dfc:	3b04      	subs	r3, #4
 8007dfe:	2a00      	cmp	r2, #0
 8007e00:	d1ef      	bne.n	8007de2 <quorem+0xe8>
 8007e02:	3c01      	subs	r4, #1
 8007e04:	e7ea      	b.n	8007ddc <quorem+0xe2>
 8007e06:	2000      	movs	r0, #0
 8007e08:	e7ee      	b.n	8007de8 <quorem+0xee>
 8007e0a:	0000      	movs	r0, r0
 8007e0c:	0000      	movs	r0, r0
	...

08007e10 <_dtoa_r>:
 8007e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	69c7      	ldr	r7, [r0, #28]
 8007e16:	b099      	sub	sp, #100	@ 0x64
 8007e18:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007e1c:	ec55 4b10 	vmov	r4, r5, d0
 8007e20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007e22:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e24:	4683      	mov	fp, r0
 8007e26:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e2a:	b97f      	cbnz	r7, 8007e4c <_dtoa_r+0x3c>
 8007e2c:	2010      	movs	r0, #16
 8007e2e:	f000 fdfd 	bl	8008a2c <malloc>
 8007e32:	4602      	mov	r2, r0
 8007e34:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e38:	b920      	cbnz	r0, 8007e44 <_dtoa_r+0x34>
 8007e3a:	4ba7      	ldr	r3, [pc, #668]	@ (80080d8 <_dtoa_r+0x2c8>)
 8007e3c:	21ef      	movs	r1, #239	@ 0xef
 8007e3e:	48a7      	ldr	r0, [pc, #668]	@ (80080dc <_dtoa_r+0x2cc>)
 8007e40:	f001 fccc 	bl	80097dc <__assert_func>
 8007e44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e48:	6007      	str	r7, [r0, #0]
 8007e4a:	60c7      	str	r7, [r0, #12]
 8007e4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e50:	6819      	ldr	r1, [r3, #0]
 8007e52:	b159      	cbz	r1, 8007e6c <_dtoa_r+0x5c>
 8007e54:	685a      	ldr	r2, [r3, #4]
 8007e56:	604a      	str	r2, [r1, #4]
 8007e58:	2301      	movs	r3, #1
 8007e5a:	4093      	lsls	r3, r2
 8007e5c:	608b      	str	r3, [r1, #8]
 8007e5e:	4658      	mov	r0, fp
 8007e60:	f000 feda 	bl	8008c18 <_Bfree>
 8007e64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]
 8007e6c:	1e2b      	subs	r3, r5, #0
 8007e6e:	bfb9      	ittee	lt
 8007e70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e74:	9303      	strlt	r3, [sp, #12]
 8007e76:	2300      	movge	r3, #0
 8007e78:	6033      	strge	r3, [r6, #0]
 8007e7a:	9f03      	ldr	r7, [sp, #12]
 8007e7c:	4b98      	ldr	r3, [pc, #608]	@ (80080e0 <_dtoa_r+0x2d0>)
 8007e7e:	bfbc      	itt	lt
 8007e80:	2201      	movlt	r2, #1
 8007e82:	6032      	strlt	r2, [r6, #0]
 8007e84:	43bb      	bics	r3, r7
 8007e86:	d112      	bne.n	8007eae <_dtoa_r+0x9e>
 8007e88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e8e:	6013      	str	r3, [r2, #0]
 8007e90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e94:	4323      	orrs	r3, r4
 8007e96:	f000 854d 	beq.w	8008934 <_dtoa_r+0xb24>
 8007e9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80080f4 <_dtoa_r+0x2e4>
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 854f 	beq.w	8008944 <_dtoa_r+0xb34>
 8007ea6:	f10a 0303 	add.w	r3, sl, #3
 8007eaa:	f000 bd49 	b.w	8008940 <_dtoa_r+0xb30>
 8007eae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	ec51 0b17 	vmov	r0, r1, d7
 8007eb8:	2300      	movs	r3, #0
 8007eba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007ebe:	f7f8 fe83 	bl	8000bc8 <__aeabi_dcmpeq>
 8007ec2:	4680      	mov	r8, r0
 8007ec4:	b158      	cbz	r0, 8007ede <_dtoa_r+0xce>
 8007ec6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007ec8:	2301      	movs	r3, #1
 8007eca:	6013      	str	r3, [r2, #0]
 8007ecc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ece:	b113      	cbz	r3, 8007ed6 <_dtoa_r+0xc6>
 8007ed0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007ed2:	4b84      	ldr	r3, [pc, #528]	@ (80080e4 <_dtoa_r+0x2d4>)
 8007ed4:	6013      	str	r3, [r2, #0]
 8007ed6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80080f8 <_dtoa_r+0x2e8>
 8007eda:	f000 bd33 	b.w	8008944 <_dtoa_r+0xb34>
 8007ede:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007ee2:	aa16      	add	r2, sp, #88	@ 0x58
 8007ee4:	a917      	add	r1, sp, #92	@ 0x5c
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f001 f980 	bl	80091ec <__d2b>
 8007eec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007ef0:	4681      	mov	r9, r0
 8007ef2:	2e00      	cmp	r6, #0
 8007ef4:	d077      	beq.n	8007fe6 <_dtoa_r+0x1d6>
 8007ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ef8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007f08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007f0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007f10:	4619      	mov	r1, r3
 8007f12:	2200      	movs	r2, #0
 8007f14:	4b74      	ldr	r3, [pc, #464]	@ (80080e8 <_dtoa_r+0x2d8>)
 8007f16:	f7f8 fa37 	bl	8000388 <__aeabi_dsub>
 8007f1a:	a369      	add	r3, pc, #420	@ (adr r3, 80080c0 <_dtoa_r+0x2b0>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	f7f8 fbea 	bl	80006f8 <__aeabi_dmul>
 8007f24:	a368      	add	r3, pc, #416	@ (adr r3, 80080c8 <_dtoa_r+0x2b8>)
 8007f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2a:	f7f8 fa2f 	bl	800038c <__adddf3>
 8007f2e:	4604      	mov	r4, r0
 8007f30:	4630      	mov	r0, r6
 8007f32:	460d      	mov	r5, r1
 8007f34:	f7f8 fb76 	bl	8000624 <__aeabi_i2d>
 8007f38:	a365      	add	r3, pc, #404	@ (adr r3, 80080d0 <_dtoa_r+0x2c0>)
 8007f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3e:	f7f8 fbdb 	bl	80006f8 <__aeabi_dmul>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4620      	mov	r0, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	f7f8 fa1f 	bl	800038c <__adddf3>
 8007f4e:	4604      	mov	r4, r0
 8007f50:	460d      	mov	r5, r1
 8007f52:	f7f8 fe81 	bl	8000c58 <__aeabi_d2iz>
 8007f56:	2200      	movs	r2, #0
 8007f58:	4607      	mov	r7, r0
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	4629      	mov	r1, r5
 8007f60:	f7f8 fe3c 	bl	8000bdc <__aeabi_dcmplt>
 8007f64:	b140      	cbz	r0, 8007f78 <_dtoa_r+0x168>
 8007f66:	4638      	mov	r0, r7
 8007f68:	f7f8 fb5c 	bl	8000624 <__aeabi_i2d>
 8007f6c:	4622      	mov	r2, r4
 8007f6e:	462b      	mov	r3, r5
 8007f70:	f7f8 fe2a 	bl	8000bc8 <__aeabi_dcmpeq>
 8007f74:	b900      	cbnz	r0, 8007f78 <_dtoa_r+0x168>
 8007f76:	3f01      	subs	r7, #1
 8007f78:	2f16      	cmp	r7, #22
 8007f7a:	d851      	bhi.n	8008020 <_dtoa_r+0x210>
 8007f7c:	4b5b      	ldr	r3, [pc, #364]	@ (80080ec <_dtoa_r+0x2dc>)
 8007f7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f8a:	f7f8 fe27 	bl	8000bdc <__aeabi_dcmplt>
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	d048      	beq.n	8008024 <_dtoa_r+0x214>
 8007f92:	3f01      	subs	r7, #1
 8007f94:	2300      	movs	r3, #0
 8007f96:	9312      	str	r3, [sp, #72]	@ 0x48
 8007f98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f9a:	1b9b      	subs	r3, r3, r6
 8007f9c:	1e5a      	subs	r2, r3, #1
 8007f9e:	bf44      	itt	mi
 8007fa0:	f1c3 0801 	rsbmi	r8, r3, #1
 8007fa4:	2300      	movmi	r3, #0
 8007fa6:	9208      	str	r2, [sp, #32]
 8007fa8:	bf54      	ite	pl
 8007faa:	f04f 0800 	movpl.w	r8, #0
 8007fae:	9308      	strmi	r3, [sp, #32]
 8007fb0:	2f00      	cmp	r7, #0
 8007fb2:	db39      	blt.n	8008028 <_dtoa_r+0x218>
 8007fb4:	9b08      	ldr	r3, [sp, #32]
 8007fb6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007fb8:	443b      	add	r3, r7
 8007fba:	9308      	str	r3, [sp, #32]
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc2:	2b09      	cmp	r3, #9
 8007fc4:	d864      	bhi.n	8008090 <_dtoa_r+0x280>
 8007fc6:	2b05      	cmp	r3, #5
 8007fc8:	bfc4      	itt	gt
 8007fca:	3b04      	subgt	r3, #4
 8007fcc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd0:	f1a3 0302 	sub.w	r3, r3, #2
 8007fd4:	bfcc      	ite	gt
 8007fd6:	2400      	movgt	r4, #0
 8007fd8:	2401      	movle	r4, #1
 8007fda:	2b03      	cmp	r3, #3
 8007fdc:	d863      	bhi.n	80080a6 <_dtoa_r+0x296>
 8007fde:	e8df f003 	tbb	[pc, r3]
 8007fe2:	372a      	.short	0x372a
 8007fe4:	5535      	.short	0x5535
 8007fe6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007fea:	441e      	add	r6, r3
 8007fec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ff0:	2b20      	cmp	r3, #32
 8007ff2:	bfc1      	itttt	gt
 8007ff4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ff8:	409f      	lslgt	r7, r3
 8007ffa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ffe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008002:	bfd6      	itet	le
 8008004:	f1c3 0320 	rsble	r3, r3, #32
 8008008:	ea47 0003 	orrgt.w	r0, r7, r3
 800800c:	fa04 f003 	lslle.w	r0, r4, r3
 8008010:	f7f8 faf8 	bl	8000604 <__aeabi_ui2d>
 8008014:	2201      	movs	r2, #1
 8008016:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800801a:	3e01      	subs	r6, #1
 800801c:	9214      	str	r2, [sp, #80]	@ 0x50
 800801e:	e777      	b.n	8007f10 <_dtoa_r+0x100>
 8008020:	2301      	movs	r3, #1
 8008022:	e7b8      	b.n	8007f96 <_dtoa_r+0x186>
 8008024:	9012      	str	r0, [sp, #72]	@ 0x48
 8008026:	e7b7      	b.n	8007f98 <_dtoa_r+0x188>
 8008028:	427b      	negs	r3, r7
 800802a:	930a      	str	r3, [sp, #40]	@ 0x28
 800802c:	2300      	movs	r3, #0
 800802e:	eba8 0807 	sub.w	r8, r8, r7
 8008032:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008034:	e7c4      	b.n	8007fc0 <_dtoa_r+0x1b0>
 8008036:	2300      	movs	r3, #0
 8008038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800803a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800803c:	2b00      	cmp	r3, #0
 800803e:	dc35      	bgt.n	80080ac <_dtoa_r+0x29c>
 8008040:	2301      	movs	r3, #1
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	9307      	str	r3, [sp, #28]
 8008046:	461a      	mov	r2, r3
 8008048:	920e      	str	r2, [sp, #56]	@ 0x38
 800804a:	e00b      	b.n	8008064 <_dtoa_r+0x254>
 800804c:	2301      	movs	r3, #1
 800804e:	e7f3      	b.n	8008038 <_dtoa_r+0x228>
 8008050:	2300      	movs	r3, #0
 8008052:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008056:	18fb      	adds	r3, r7, r3
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	3301      	adds	r3, #1
 800805c:	2b01      	cmp	r3, #1
 800805e:	9307      	str	r3, [sp, #28]
 8008060:	bfb8      	it	lt
 8008062:	2301      	movlt	r3, #1
 8008064:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008068:	2100      	movs	r1, #0
 800806a:	2204      	movs	r2, #4
 800806c:	f102 0514 	add.w	r5, r2, #20
 8008070:	429d      	cmp	r5, r3
 8008072:	d91f      	bls.n	80080b4 <_dtoa_r+0x2a4>
 8008074:	6041      	str	r1, [r0, #4]
 8008076:	4658      	mov	r0, fp
 8008078:	f000 fd8e 	bl	8008b98 <_Balloc>
 800807c:	4682      	mov	sl, r0
 800807e:	2800      	cmp	r0, #0
 8008080:	d13c      	bne.n	80080fc <_dtoa_r+0x2ec>
 8008082:	4b1b      	ldr	r3, [pc, #108]	@ (80080f0 <_dtoa_r+0x2e0>)
 8008084:	4602      	mov	r2, r0
 8008086:	f240 11af 	movw	r1, #431	@ 0x1af
 800808a:	e6d8      	b.n	8007e3e <_dtoa_r+0x2e>
 800808c:	2301      	movs	r3, #1
 800808e:	e7e0      	b.n	8008052 <_dtoa_r+0x242>
 8008090:	2401      	movs	r4, #1
 8008092:	2300      	movs	r3, #0
 8008094:	9309      	str	r3, [sp, #36]	@ 0x24
 8008096:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008098:	f04f 33ff 	mov.w	r3, #4294967295
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	9307      	str	r3, [sp, #28]
 80080a0:	2200      	movs	r2, #0
 80080a2:	2312      	movs	r3, #18
 80080a4:	e7d0      	b.n	8008048 <_dtoa_r+0x238>
 80080a6:	2301      	movs	r3, #1
 80080a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080aa:	e7f5      	b.n	8008098 <_dtoa_r+0x288>
 80080ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	9307      	str	r3, [sp, #28]
 80080b2:	e7d7      	b.n	8008064 <_dtoa_r+0x254>
 80080b4:	3101      	adds	r1, #1
 80080b6:	0052      	lsls	r2, r2, #1
 80080b8:	e7d8      	b.n	800806c <_dtoa_r+0x25c>
 80080ba:	bf00      	nop
 80080bc:	f3af 8000 	nop.w
 80080c0:	636f4361 	.word	0x636f4361
 80080c4:	3fd287a7 	.word	0x3fd287a7
 80080c8:	8b60c8b3 	.word	0x8b60c8b3
 80080cc:	3fc68a28 	.word	0x3fc68a28
 80080d0:	509f79fb 	.word	0x509f79fb
 80080d4:	3fd34413 	.word	0x3fd34413
 80080d8:	0801d49d 	.word	0x0801d49d
 80080dc:	0801d4b4 	.word	0x0801d4b4
 80080e0:	7ff00000 	.word	0x7ff00000
 80080e4:	0801d46d 	.word	0x0801d46d
 80080e8:	3ff80000 	.word	0x3ff80000
 80080ec:	0801d5b0 	.word	0x0801d5b0
 80080f0:	0801d50c 	.word	0x0801d50c
 80080f4:	0801d499 	.word	0x0801d499
 80080f8:	0801d46c 	.word	0x0801d46c
 80080fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008100:	6018      	str	r0, [r3, #0]
 8008102:	9b07      	ldr	r3, [sp, #28]
 8008104:	2b0e      	cmp	r3, #14
 8008106:	f200 80a4 	bhi.w	8008252 <_dtoa_r+0x442>
 800810a:	2c00      	cmp	r4, #0
 800810c:	f000 80a1 	beq.w	8008252 <_dtoa_r+0x442>
 8008110:	2f00      	cmp	r7, #0
 8008112:	dd33      	ble.n	800817c <_dtoa_r+0x36c>
 8008114:	4bad      	ldr	r3, [pc, #692]	@ (80083cc <_dtoa_r+0x5bc>)
 8008116:	f007 020f 	and.w	r2, r7, #15
 800811a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800811e:	ed93 7b00 	vldr	d7, [r3]
 8008122:	05f8      	lsls	r0, r7, #23
 8008124:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008128:	ea4f 1427 	mov.w	r4, r7, asr #4
 800812c:	d516      	bpl.n	800815c <_dtoa_r+0x34c>
 800812e:	4ba8      	ldr	r3, [pc, #672]	@ (80083d0 <_dtoa_r+0x5c0>)
 8008130:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008134:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008138:	f7f8 fc08 	bl	800094c <__aeabi_ddiv>
 800813c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008140:	f004 040f 	and.w	r4, r4, #15
 8008144:	2603      	movs	r6, #3
 8008146:	4da2      	ldr	r5, [pc, #648]	@ (80083d0 <_dtoa_r+0x5c0>)
 8008148:	b954      	cbnz	r4, 8008160 <_dtoa_r+0x350>
 800814a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800814e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008152:	f7f8 fbfb 	bl	800094c <__aeabi_ddiv>
 8008156:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800815a:	e028      	b.n	80081ae <_dtoa_r+0x39e>
 800815c:	2602      	movs	r6, #2
 800815e:	e7f2      	b.n	8008146 <_dtoa_r+0x336>
 8008160:	07e1      	lsls	r1, r4, #31
 8008162:	d508      	bpl.n	8008176 <_dtoa_r+0x366>
 8008164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008168:	e9d5 2300 	ldrd	r2, r3, [r5]
 800816c:	f7f8 fac4 	bl	80006f8 <__aeabi_dmul>
 8008170:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008174:	3601      	adds	r6, #1
 8008176:	1064      	asrs	r4, r4, #1
 8008178:	3508      	adds	r5, #8
 800817a:	e7e5      	b.n	8008148 <_dtoa_r+0x338>
 800817c:	f000 80d2 	beq.w	8008324 <_dtoa_r+0x514>
 8008180:	427c      	negs	r4, r7
 8008182:	4b92      	ldr	r3, [pc, #584]	@ (80083cc <_dtoa_r+0x5bc>)
 8008184:	4d92      	ldr	r5, [pc, #584]	@ (80083d0 <_dtoa_r+0x5c0>)
 8008186:	f004 020f 	and.w	r2, r4, #15
 800818a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800818e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008192:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008196:	f7f8 faaf 	bl	80006f8 <__aeabi_dmul>
 800819a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800819e:	1124      	asrs	r4, r4, #4
 80081a0:	2300      	movs	r3, #0
 80081a2:	2602      	movs	r6, #2
 80081a4:	2c00      	cmp	r4, #0
 80081a6:	f040 80b2 	bne.w	800830e <_dtoa_r+0x4fe>
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1d3      	bne.n	8008156 <_dtoa_r+0x346>
 80081ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80081b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 80b7 	beq.w	8008328 <_dtoa_r+0x518>
 80081ba:	4b86      	ldr	r3, [pc, #536]	@ (80083d4 <_dtoa_r+0x5c4>)
 80081bc:	2200      	movs	r2, #0
 80081be:	4620      	mov	r0, r4
 80081c0:	4629      	mov	r1, r5
 80081c2:	f7f8 fd0b 	bl	8000bdc <__aeabi_dcmplt>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	f000 80ae 	beq.w	8008328 <_dtoa_r+0x518>
 80081cc:	9b07      	ldr	r3, [sp, #28]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 80aa 	beq.w	8008328 <_dtoa_r+0x518>
 80081d4:	9b00      	ldr	r3, [sp, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	dd37      	ble.n	800824a <_dtoa_r+0x43a>
 80081da:	1e7b      	subs	r3, r7, #1
 80081dc:	9304      	str	r3, [sp, #16]
 80081de:	4620      	mov	r0, r4
 80081e0:	4b7d      	ldr	r3, [pc, #500]	@ (80083d8 <_dtoa_r+0x5c8>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	4629      	mov	r1, r5
 80081e6:	f7f8 fa87 	bl	80006f8 <__aeabi_dmul>
 80081ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081ee:	9c00      	ldr	r4, [sp, #0]
 80081f0:	3601      	adds	r6, #1
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7f8 fa16 	bl	8000624 <__aeabi_i2d>
 80081f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081fc:	f7f8 fa7c 	bl	80006f8 <__aeabi_dmul>
 8008200:	4b76      	ldr	r3, [pc, #472]	@ (80083dc <_dtoa_r+0x5cc>)
 8008202:	2200      	movs	r2, #0
 8008204:	f7f8 f8c2 	bl	800038c <__adddf3>
 8008208:	4605      	mov	r5, r0
 800820a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800820e:	2c00      	cmp	r4, #0
 8008210:	f040 808d 	bne.w	800832e <_dtoa_r+0x51e>
 8008214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008218:	4b71      	ldr	r3, [pc, #452]	@ (80083e0 <_dtoa_r+0x5d0>)
 800821a:	2200      	movs	r2, #0
 800821c:	f7f8 f8b4 	bl	8000388 <__aeabi_dsub>
 8008220:	4602      	mov	r2, r0
 8008222:	460b      	mov	r3, r1
 8008224:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008228:	462a      	mov	r2, r5
 800822a:	4633      	mov	r3, r6
 800822c:	f7f8 fcf4 	bl	8000c18 <__aeabi_dcmpgt>
 8008230:	2800      	cmp	r0, #0
 8008232:	f040 828b 	bne.w	800874c <_dtoa_r+0x93c>
 8008236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800823a:	462a      	mov	r2, r5
 800823c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008240:	f7f8 fccc 	bl	8000bdc <__aeabi_dcmplt>
 8008244:	2800      	cmp	r0, #0
 8008246:	f040 8128 	bne.w	800849a <_dtoa_r+0x68a>
 800824a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800824e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008252:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008254:	2b00      	cmp	r3, #0
 8008256:	f2c0 815a 	blt.w	800850e <_dtoa_r+0x6fe>
 800825a:	2f0e      	cmp	r7, #14
 800825c:	f300 8157 	bgt.w	800850e <_dtoa_r+0x6fe>
 8008260:	4b5a      	ldr	r3, [pc, #360]	@ (80083cc <_dtoa_r+0x5bc>)
 8008262:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008266:	ed93 7b00 	vldr	d7, [r3]
 800826a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800826c:	2b00      	cmp	r3, #0
 800826e:	ed8d 7b00 	vstr	d7, [sp]
 8008272:	da03      	bge.n	800827c <_dtoa_r+0x46c>
 8008274:	9b07      	ldr	r3, [sp, #28]
 8008276:	2b00      	cmp	r3, #0
 8008278:	f340 8101 	ble.w	800847e <_dtoa_r+0x66e>
 800827c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008280:	4656      	mov	r6, sl
 8008282:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008286:	4620      	mov	r0, r4
 8008288:	4629      	mov	r1, r5
 800828a:	f7f8 fb5f 	bl	800094c <__aeabi_ddiv>
 800828e:	f7f8 fce3 	bl	8000c58 <__aeabi_d2iz>
 8008292:	4680      	mov	r8, r0
 8008294:	f7f8 f9c6 	bl	8000624 <__aeabi_i2d>
 8008298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800829c:	f7f8 fa2c 	bl	80006f8 <__aeabi_dmul>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	4620      	mov	r0, r4
 80082a6:	4629      	mov	r1, r5
 80082a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80082ac:	f7f8 f86c 	bl	8000388 <__aeabi_dsub>
 80082b0:	f806 4b01 	strb.w	r4, [r6], #1
 80082b4:	9d07      	ldr	r5, [sp, #28]
 80082b6:	eba6 040a 	sub.w	r4, r6, sl
 80082ba:	42a5      	cmp	r5, r4
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	f040 8117 	bne.w	80084f2 <_dtoa_r+0x6e2>
 80082c4:	f7f8 f862 	bl	800038c <__adddf3>
 80082c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082cc:	4604      	mov	r4, r0
 80082ce:	460d      	mov	r5, r1
 80082d0:	f7f8 fca2 	bl	8000c18 <__aeabi_dcmpgt>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	f040 80f9 	bne.w	80084cc <_dtoa_r+0x6bc>
 80082da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082de:	4620      	mov	r0, r4
 80082e0:	4629      	mov	r1, r5
 80082e2:	f7f8 fc71 	bl	8000bc8 <__aeabi_dcmpeq>
 80082e6:	b118      	cbz	r0, 80082f0 <_dtoa_r+0x4e0>
 80082e8:	f018 0f01 	tst.w	r8, #1
 80082ec:	f040 80ee 	bne.w	80084cc <_dtoa_r+0x6bc>
 80082f0:	4649      	mov	r1, r9
 80082f2:	4658      	mov	r0, fp
 80082f4:	f000 fc90 	bl	8008c18 <_Bfree>
 80082f8:	2300      	movs	r3, #0
 80082fa:	7033      	strb	r3, [r6, #0]
 80082fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082fe:	3701      	adds	r7, #1
 8008300:	601f      	str	r7, [r3, #0]
 8008302:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 831d 	beq.w	8008944 <_dtoa_r+0xb34>
 800830a:	601e      	str	r6, [r3, #0]
 800830c:	e31a      	b.n	8008944 <_dtoa_r+0xb34>
 800830e:	07e2      	lsls	r2, r4, #31
 8008310:	d505      	bpl.n	800831e <_dtoa_r+0x50e>
 8008312:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008316:	f7f8 f9ef 	bl	80006f8 <__aeabi_dmul>
 800831a:	3601      	adds	r6, #1
 800831c:	2301      	movs	r3, #1
 800831e:	1064      	asrs	r4, r4, #1
 8008320:	3508      	adds	r5, #8
 8008322:	e73f      	b.n	80081a4 <_dtoa_r+0x394>
 8008324:	2602      	movs	r6, #2
 8008326:	e742      	b.n	80081ae <_dtoa_r+0x39e>
 8008328:	9c07      	ldr	r4, [sp, #28]
 800832a:	9704      	str	r7, [sp, #16]
 800832c:	e761      	b.n	80081f2 <_dtoa_r+0x3e2>
 800832e:	4b27      	ldr	r3, [pc, #156]	@ (80083cc <_dtoa_r+0x5bc>)
 8008330:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008332:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008336:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800833a:	4454      	add	r4, sl
 800833c:	2900      	cmp	r1, #0
 800833e:	d053      	beq.n	80083e8 <_dtoa_r+0x5d8>
 8008340:	4928      	ldr	r1, [pc, #160]	@ (80083e4 <_dtoa_r+0x5d4>)
 8008342:	2000      	movs	r0, #0
 8008344:	f7f8 fb02 	bl	800094c <__aeabi_ddiv>
 8008348:	4633      	mov	r3, r6
 800834a:	462a      	mov	r2, r5
 800834c:	f7f8 f81c 	bl	8000388 <__aeabi_dsub>
 8008350:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008354:	4656      	mov	r6, sl
 8008356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800835a:	f7f8 fc7d 	bl	8000c58 <__aeabi_d2iz>
 800835e:	4605      	mov	r5, r0
 8008360:	f7f8 f960 	bl	8000624 <__aeabi_i2d>
 8008364:	4602      	mov	r2, r0
 8008366:	460b      	mov	r3, r1
 8008368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800836c:	f7f8 f80c 	bl	8000388 <__aeabi_dsub>
 8008370:	3530      	adds	r5, #48	@ 0x30
 8008372:	4602      	mov	r2, r0
 8008374:	460b      	mov	r3, r1
 8008376:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800837a:	f806 5b01 	strb.w	r5, [r6], #1
 800837e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008382:	f7f8 fc2b 	bl	8000bdc <__aeabi_dcmplt>
 8008386:	2800      	cmp	r0, #0
 8008388:	d171      	bne.n	800846e <_dtoa_r+0x65e>
 800838a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800838e:	4911      	ldr	r1, [pc, #68]	@ (80083d4 <_dtoa_r+0x5c4>)
 8008390:	2000      	movs	r0, #0
 8008392:	f7f7 fff9 	bl	8000388 <__aeabi_dsub>
 8008396:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800839a:	f7f8 fc1f 	bl	8000bdc <__aeabi_dcmplt>
 800839e:	2800      	cmp	r0, #0
 80083a0:	f040 8095 	bne.w	80084ce <_dtoa_r+0x6be>
 80083a4:	42a6      	cmp	r6, r4
 80083a6:	f43f af50 	beq.w	800824a <_dtoa_r+0x43a>
 80083aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80083ae:	4b0a      	ldr	r3, [pc, #40]	@ (80083d8 <_dtoa_r+0x5c8>)
 80083b0:	2200      	movs	r2, #0
 80083b2:	f7f8 f9a1 	bl	80006f8 <__aeabi_dmul>
 80083b6:	4b08      	ldr	r3, [pc, #32]	@ (80083d8 <_dtoa_r+0x5c8>)
 80083b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083bc:	2200      	movs	r2, #0
 80083be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083c2:	f7f8 f999 	bl	80006f8 <__aeabi_dmul>
 80083c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083ca:	e7c4      	b.n	8008356 <_dtoa_r+0x546>
 80083cc:	0801d5b0 	.word	0x0801d5b0
 80083d0:	0801d588 	.word	0x0801d588
 80083d4:	3ff00000 	.word	0x3ff00000
 80083d8:	40240000 	.word	0x40240000
 80083dc:	401c0000 	.word	0x401c0000
 80083e0:	40140000 	.word	0x40140000
 80083e4:	3fe00000 	.word	0x3fe00000
 80083e8:	4631      	mov	r1, r6
 80083ea:	4628      	mov	r0, r5
 80083ec:	f7f8 f984 	bl	80006f8 <__aeabi_dmul>
 80083f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80083f6:	4656      	mov	r6, sl
 80083f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083fc:	f7f8 fc2c 	bl	8000c58 <__aeabi_d2iz>
 8008400:	4605      	mov	r5, r0
 8008402:	f7f8 f90f 	bl	8000624 <__aeabi_i2d>
 8008406:	4602      	mov	r2, r0
 8008408:	460b      	mov	r3, r1
 800840a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800840e:	f7f7 ffbb 	bl	8000388 <__aeabi_dsub>
 8008412:	3530      	adds	r5, #48	@ 0x30
 8008414:	f806 5b01 	strb.w	r5, [r6], #1
 8008418:	4602      	mov	r2, r0
 800841a:	460b      	mov	r3, r1
 800841c:	42a6      	cmp	r6, r4
 800841e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008422:	f04f 0200 	mov.w	r2, #0
 8008426:	d124      	bne.n	8008472 <_dtoa_r+0x662>
 8008428:	4bac      	ldr	r3, [pc, #688]	@ (80086dc <_dtoa_r+0x8cc>)
 800842a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800842e:	f7f7 ffad 	bl	800038c <__adddf3>
 8008432:	4602      	mov	r2, r0
 8008434:	460b      	mov	r3, r1
 8008436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800843a:	f7f8 fbed 	bl	8000c18 <__aeabi_dcmpgt>
 800843e:	2800      	cmp	r0, #0
 8008440:	d145      	bne.n	80084ce <_dtoa_r+0x6be>
 8008442:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008446:	49a5      	ldr	r1, [pc, #660]	@ (80086dc <_dtoa_r+0x8cc>)
 8008448:	2000      	movs	r0, #0
 800844a:	f7f7 ff9d 	bl	8000388 <__aeabi_dsub>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008456:	f7f8 fbc1 	bl	8000bdc <__aeabi_dcmplt>
 800845a:	2800      	cmp	r0, #0
 800845c:	f43f aef5 	beq.w	800824a <_dtoa_r+0x43a>
 8008460:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008462:	1e73      	subs	r3, r6, #1
 8008464:	9315      	str	r3, [sp, #84]	@ 0x54
 8008466:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800846a:	2b30      	cmp	r3, #48	@ 0x30
 800846c:	d0f8      	beq.n	8008460 <_dtoa_r+0x650>
 800846e:	9f04      	ldr	r7, [sp, #16]
 8008470:	e73e      	b.n	80082f0 <_dtoa_r+0x4e0>
 8008472:	4b9b      	ldr	r3, [pc, #620]	@ (80086e0 <_dtoa_r+0x8d0>)
 8008474:	f7f8 f940 	bl	80006f8 <__aeabi_dmul>
 8008478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800847c:	e7bc      	b.n	80083f8 <_dtoa_r+0x5e8>
 800847e:	d10c      	bne.n	800849a <_dtoa_r+0x68a>
 8008480:	4b98      	ldr	r3, [pc, #608]	@ (80086e4 <_dtoa_r+0x8d4>)
 8008482:	2200      	movs	r2, #0
 8008484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008488:	f7f8 f936 	bl	80006f8 <__aeabi_dmul>
 800848c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008490:	f7f8 fbb8 	bl	8000c04 <__aeabi_dcmpge>
 8008494:	2800      	cmp	r0, #0
 8008496:	f000 8157 	beq.w	8008748 <_dtoa_r+0x938>
 800849a:	2400      	movs	r4, #0
 800849c:	4625      	mov	r5, r4
 800849e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084a0:	43db      	mvns	r3, r3
 80084a2:	9304      	str	r3, [sp, #16]
 80084a4:	4656      	mov	r6, sl
 80084a6:	2700      	movs	r7, #0
 80084a8:	4621      	mov	r1, r4
 80084aa:	4658      	mov	r0, fp
 80084ac:	f000 fbb4 	bl	8008c18 <_Bfree>
 80084b0:	2d00      	cmp	r5, #0
 80084b2:	d0dc      	beq.n	800846e <_dtoa_r+0x65e>
 80084b4:	b12f      	cbz	r7, 80084c2 <_dtoa_r+0x6b2>
 80084b6:	42af      	cmp	r7, r5
 80084b8:	d003      	beq.n	80084c2 <_dtoa_r+0x6b2>
 80084ba:	4639      	mov	r1, r7
 80084bc:	4658      	mov	r0, fp
 80084be:	f000 fbab 	bl	8008c18 <_Bfree>
 80084c2:	4629      	mov	r1, r5
 80084c4:	4658      	mov	r0, fp
 80084c6:	f000 fba7 	bl	8008c18 <_Bfree>
 80084ca:	e7d0      	b.n	800846e <_dtoa_r+0x65e>
 80084cc:	9704      	str	r7, [sp, #16]
 80084ce:	4633      	mov	r3, r6
 80084d0:	461e      	mov	r6, r3
 80084d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084d6:	2a39      	cmp	r2, #57	@ 0x39
 80084d8:	d107      	bne.n	80084ea <_dtoa_r+0x6da>
 80084da:	459a      	cmp	sl, r3
 80084dc:	d1f8      	bne.n	80084d0 <_dtoa_r+0x6c0>
 80084de:	9a04      	ldr	r2, [sp, #16]
 80084e0:	3201      	adds	r2, #1
 80084e2:	9204      	str	r2, [sp, #16]
 80084e4:	2230      	movs	r2, #48	@ 0x30
 80084e6:	f88a 2000 	strb.w	r2, [sl]
 80084ea:	781a      	ldrb	r2, [r3, #0]
 80084ec:	3201      	adds	r2, #1
 80084ee:	701a      	strb	r2, [r3, #0]
 80084f0:	e7bd      	b.n	800846e <_dtoa_r+0x65e>
 80084f2:	4b7b      	ldr	r3, [pc, #492]	@ (80086e0 <_dtoa_r+0x8d0>)
 80084f4:	2200      	movs	r2, #0
 80084f6:	f7f8 f8ff 	bl	80006f8 <__aeabi_dmul>
 80084fa:	2200      	movs	r2, #0
 80084fc:	2300      	movs	r3, #0
 80084fe:	4604      	mov	r4, r0
 8008500:	460d      	mov	r5, r1
 8008502:	f7f8 fb61 	bl	8000bc8 <__aeabi_dcmpeq>
 8008506:	2800      	cmp	r0, #0
 8008508:	f43f aebb 	beq.w	8008282 <_dtoa_r+0x472>
 800850c:	e6f0      	b.n	80082f0 <_dtoa_r+0x4e0>
 800850e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008510:	2a00      	cmp	r2, #0
 8008512:	f000 80db 	beq.w	80086cc <_dtoa_r+0x8bc>
 8008516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008518:	2a01      	cmp	r2, #1
 800851a:	f300 80bf 	bgt.w	800869c <_dtoa_r+0x88c>
 800851e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008520:	2a00      	cmp	r2, #0
 8008522:	f000 80b7 	beq.w	8008694 <_dtoa_r+0x884>
 8008526:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800852a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800852c:	4646      	mov	r6, r8
 800852e:	9a08      	ldr	r2, [sp, #32]
 8008530:	2101      	movs	r1, #1
 8008532:	441a      	add	r2, r3
 8008534:	4658      	mov	r0, fp
 8008536:	4498      	add	r8, r3
 8008538:	9208      	str	r2, [sp, #32]
 800853a:	f000 fc21 	bl	8008d80 <__i2b>
 800853e:	4605      	mov	r5, r0
 8008540:	b15e      	cbz	r6, 800855a <_dtoa_r+0x74a>
 8008542:	9b08      	ldr	r3, [sp, #32]
 8008544:	2b00      	cmp	r3, #0
 8008546:	dd08      	ble.n	800855a <_dtoa_r+0x74a>
 8008548:	42b3      	cmp	r3, r6
 800854a:	9a08      	ldr	r2, [sp, #32]
 800854c:	bfa8      	it	ge
 800854e:	4633      	movge	r3, r6
 8008550:	eba8 0803 	sub.w	r8, r8, r3
 8008554:	1af6      	subs	r6, r6, r3
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	9308      	str	r3, [sp, #32]
 800855a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800855c:	b1f3      	cbz	r3, 800859c <_dtoa_r+0x78c>
 800855e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 80b7 	beq.w	80086d4 <_dtoa_r+0x8c4>
 8008566:	b18c      	cbz	r4, 800858c <_dtoa_r+0x77c>
 8008568:	4629      	mov	r1, r5
 800856a:	4622      	mov	r2, r4
 800856c:	4658      	mov	r0, fp
 800856e:	f000 fcc7 	bl	8008f00 <__pow5mult>
 8008572:	464a      	mov	r2, r9
 8008574:	4601      	mov	r1, r0
 8008576:	4605      	mov	r5, r0
 8008578:	4658      	mov	r0, fp
 800857a:	f000 fc17 	bl	8008dac <__multiply>
 800857e:	4649      	mov	r1, r9
 8008580:	9004      	str	r0, [sp, #16]
 8008582:	4658      	mov	r0, fp
 8008584:	f000 fb48 	bl	8008c18 <_Bfree>
 8008588:	9b04      	ldr	r3, [sp, #16]
 800858a:	4699      	mov	r9, r3
 800858c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800858e:	1b1a      	subs	r2, r3, r4
 8008590:	d004      	beq.n	800859c <_dtoa_r+0x78c>
 8008592:	4649      	mov	r1, r9
 8008594:	4658      	mov	r0, fp
 8008596:	f000 fcb3 	bl	8008f00 <__pow5mult>
 800859a:	4681      	mov	r9, r0
 800859c:	2101      	movs	r1, #1
 800859e:	4658      	mov	r0, fp
 80085a0:	f000 fbee 	bl	8008d80 <__i2b>
 80085a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085a6:	4604      	mov	r4, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 81cf 	beq.w	800894c <_dtoa_r+0xb3c>
 80085ae:	461a      	mov	r2, r3
 80085b0:	4601      	mov	r1, r0
 80085b2:	4658      	mov	r0, fp
 80085b4:	f000 fca4 	bl	8008f00 <__pow5mult>
 80085b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	4604      	mov	r4, r0
 80085be:	f300 8095 	bgt.w	80086ec <_dtoa_r+0x8dc>
 80085c2:	9b02      	ldr	r3, [sp, #8]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f040 8087 	bne.w	80086d8 <_dtoa_r+0x8c8>
 80085ca:	9b03      	ldr	r3, [sp, #12]
 80085cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f040 8089 	bne.w	80086e8 <_dtoa_r+0x8d8>
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085dc:	0d1b      	lsrs	r3, r3, #20
 80085de:	051b      	lsls	r3, r3, #20
 80085e0:	b12b      	cbz	r3, 80085ee <_dtoa_r+0x7de>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	3301      	adds	r3, #1
 80085e6:	9308      	str	r3, [sp, #32]
 80085e8:	f108 0801 	add.w	r8, r8, #1
 80085ec:	2301      	movs	r3, #1
 80085ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80085f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 81b0 	beq.w	8008958 <_dtoa_r+0xb48>
 80085f8:	6923      	ldr	r3, [r4, #16]
 80085fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085fe:	6918      	ldr	r0, [r3, #16]
 8008600:	f000 fb72 	bl	8008ce8 <__hi0bits>
 8008604:	f1c0 0020 	rsb	r0, r0, #32
 8008608:	9b08      	ldr	r3, [sp, #32]
 800860a:	4418      	add	r0, r3
 800860c:	f010 001f 	ands.w	r0, r0, #31
 8008610:	d077      	beq.n	8008702 <_dtoa_r+0x8f2>
 8008612:	f1c0 0320 	rsb	r3, r0, #32
 8008616:	2b04      	cmp	r3, #4
 8008618:	dd6b      	ble.n	80086f2 <_dtoa_r+0x8e2>
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	f1c0 001c 	rsb	r0, r0, #28
 8008620:	4403      	add	r3, r0
 8008622:	4480      	add	r8, r0
 8008624:	4406      	add	r6, r0
 8008626:	9308      	str	r3, [sp, #32]
 8008628:	f1b8 0f00 	cmp.w	r8, #0
 800862c:	dd05      	ble.n	800863a <_dtoa_r+0x82a>
 800862e:	4649      	mov	r1, r9
 8008630:	4642      	mov	r2, r8
 8008632:	4658      	mov	r0, fp
 8008634:	f000 fcbe 	bl	8008fb4 <__lshift>
 8008638:	4681      	mov	r9, r0
 800863a:	9b08      	ldr	r3, [sp, #32]
 800863c:	2b00      	cmp	r3, #0
 800863e:	dd05      	ble.n	800864c <_dtoa_r+0x83c>
 8008640:	4621      	mov	r1, r4
 8008642:	461a      	mov	r2, r3
 8008644:	4658      	mov	r0, fp
 8008646:	f000 fcb5 	bl	8008fb4 <__lshift>
 800864a:	4604      	mov	r4, r0
 800864c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800864e:	2b00      	cmp	r3, #0
 8008650:	d059      	beq.n	8008706 <_dtoa_r+0x8f6>
 8008652:	4621      	mov	r1, r4
 8008654:	4648      	mov	r0, r9
 8008656:	f000 fd19 	bl	800908c <__mcmp>
 800865a:	2800      	cmp	r0, #0
 800865c:	da53      	bge.n	8008706 <_dtoa_r+0x8f6>
 800865e:	1e7b      	subs	r3, r7, #1
 8008660:	9304      	str	r3, [sp, #16]
 8008662:	4649      	mov	r1, r9
 8008664:	2300      	movs	r3, #0
 8008666:	220a      	movs	r2, #10
 8008668:	4658      	mov	r0, fp
 800866a:	f000 faf7 	bl	8008c5c <__multadd>
 800866e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008670:	4681      	mov	r9, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 8172 	beq.w	800895c <_dtoa_r+0xb4c>
 8008678:	2300      	movs	r3, #0
 800867a:	4629      	mov	r1, r5
 800867c:	220a      	movs	r2, #10
 800867e:	4658      	mov	r0, fp
 8008680:	f000 faec 	bl	8008c5c <__multadd>
 8008684:	9b00      	ldr	r3, [sp, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	4605      	mov	r5, r0
 800868a:	dc67      	bgt.n	800875c <_dtoa_r+0x94c>
 800868c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800868e:	2b02      	cmp	r3, #2
 8008690:	dc41      	bgt.n	8008716 <_dtoa_r+0x906>
 8008692:	e063      	b.n	800875c <_dtoa_r+0x94c>
 8008694:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008696:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800869a:	e746      	b.n	800852a <_dtoa_r+0x71a>
 800869c:	9b07      	ldr	r3, [sp, #28]
 800869e:	1e5c      	subs	r4, r3, #1
 80086a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086a2:	42a3      	cmp	r3, r4
 80086a4:	bfbf      	itttt	lt
 80086a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80086a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80086aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80086ac:	1ae3      	sublt	r3, r4, r3
 80086ae:	bfb4      	ite	lt
 80086b0:	18d2      	addlt	r2, r2, r3
 80086b2:	1b1c      	subge	r4, r3, r4
 80086b4:	9b07      	ldr	r3, [sp, #28]
 80086b6:	bfbc      	itt	lt
 80086b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80086ba:	2400      	movlt	r4, #0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	bfb5      	itete	lt
 80086c0:	eba8 0603 	sublt.w	r6, r8, r3
 80086c4:	9b07      	ldrge	r3, [sp, #28]
 80086c6:	2300      	movlt	r3, #0
 80086c8:	4646      	movge	r6, r8
 80086ca:	e730      	b.n	800852e <_dtoa_r+0x71e>
 80086cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80086d0:	4646      	mov	r6, r8
 80086d2:	e735      	b.n	8008540 <_dtoa_r+0x730>
 80086d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086d6:	e75c      	b.n	8008592 <_dtoa_r+0x782>
 80086d8:	2300      	movs	r3, #0
 80086da:	e788      	b.n	80085ee <_dtoa_r+0x7de>
 80086dc:	3fe00000 	.word	0x3fe00000
 80086e0:	40240000 	.word	0x40240000
 80086e4:	40140000 	.word	0x40140000
 80086e8:	9b02      	ldr	r3, [sp, #8]
 80086ea:	e780      	b.n	80085ee <_dtoa_r+0x7de>
 80086ec:	2300      	movs	r3, #0
 80086ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80086f0:	e782      	b.n	80085f8 <_dtoa_r+0x7e8>
 80086f2:	d099      	beq.n	8008628 <_dtoa_r+0x818>
 80086f4:	9a08      	ldr	r2, [sp, #32]
 80086f6:	331c      	adds	r3, #28
 80086f8:	441a      	add	r2, r3
 80086fa:	4498      	add	r8, r3
 80086fc:	441e      	add	r6, r3
 80086fe:	9208      	str	r2, [sp, #32]
 8008700:	e792      	b.n	8008628 <_dtoa_r+0x818>
 8008702:	4603      	mov	r3, r0
 8008704:	e7f6      	b.n	80086f4 <_dtoa_r+0x8e4>
 8008706:	9b07      	ldr	r3, [sp, #28]
 8008708:	9704      	str	r7, [sp, #16]
 800870a:	2b00      	cmp	r3, #0
 800870c:	dc20      	bgt.n	8008750 <_dtoa_r+0x940>
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008712:	2b02      	cmp	r3, #2
 8008714:	dd1e      	ble.n	8008754 <_dtoa_r+0x944>
 8008716:	9b00      	ldr	r3, [sp, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	f47f aec0 	bne.w	800849e <_dtoa_r+0x68e>
 800871e:	4621      	mov	r1, r4
 8008720:	2205      	movs	r2, #5
 8008722:	4658      	mov	r0, fp
 8008724:	f000 fa9a 	bl	8008c5c <__multadd>
 8008728:	4601      	mov	r1, r0
 800872a:	4604      	mov	r4, r0
 800872c:	4648      	mov	r0, r9
 800872e:	f000 fcad 	bl	800908c <__mcmp>
 8008732:	2800      	cmp	r0, #0
 8008734:	f77f aeb3 	ble.w	800849e <_dtoa_r+0x68e>
 8008738:	4656      	mov	r6, sl
 800873a:	2331      	movs	r3, #49	@ 0x31
 800873c:	f806 3b01 	strb.w	r3, [r6], #1
 8008740:	9b04      	ldr	r3, [sp, #16]
 8008742:	3301      	adds	r3, #1
 8008744:	9304      	str	r3, [sp, #16]
 8008746:	e6ae      	b.n	80084a6 <_dtoa_r+0x696>
 8008748:	9c07      	ldr	r4, [sp, #28]
 800874a:	9704      	str	r7, [sp, #16]
 800874c:	4625      	mov	r5, r4
 800874e:	e7f3      	b.n	8008738 <_dtoa_r+0x928>
 8008750:	9b07      	ldr	r3, [sp, #28]
 8008752:	9300      	str	r3, [sp, #0]
 8008754:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 8104 	beq.w	8008964 <_dtoa_r+0xb54>
 800875c:	2e00      	cmp	r6, #0
 800875e:	dd05      	ble.n	800876c <_dtoa_r+0x95c>
 8008760:	4629      	mov	r1, r5
 8008762:	4632      	mov	r2, r6
 8008764:	4658      	mov	r0, fp
 8008766:	f000 fc25 	bl	8008fb4 <__lshift>
 800876a:	4605      	mov	r5, r0
 800876c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800876e:	2b00      	cmp	r3, #0
 8008770:	d05a      	beq.n	8008828 <_dtoa_r+0xa18>
 8008772:	6869      	ldr	r1, [r5, #4]
 8008774:	4658      	mov	r0, fp
 8008776:	f000 fa0f 	bl	8008b98 <_Balloc>
 800877a:	4606      	mov	r6, r0
 800877c:	b928      	cbnz	r0, 800878a <_dtoa_r+0x97a>
 800877e:	4b84      	ldr	r3, [pc, #528]	@ (8008990 <_dtoa_r+0xb80>)
 8008780:	4602      	mov	r2, r0
 8008782:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008786:	f7ff bb5a 	b.w	8007e3e <_dtoa_r+0x2e>
 800878a:	692a      	ldr	r2, [r5, #16]
 800878c:	3202      	adds	r2, #2
 800878e:	0092      	lsls	r2, r2, #2
 8008790:	f105 010c 	add.w	r1, r5, #12
 8008794:	300c      	adds	r0, #12
 8008796:	f001 f813 	bl	80097c0 <memcpy>
 800879a:	2201      	movs	r2, #1
 800879c:	4631      	mov	r1, r6
 800879e:	4658      	mov	r0, fp
 80087a0:	f000 fc08 	bl	8008fb4 <__lshift>
 80087a4:	f10a 0301 	add.w	r3, sl, #1
 80087a8:	9307      	str	r3, [sp, #28]
 80087aa:	9b00      	ldr	r3, [sp, #0]
 80087ac:	4453      	add	r3, sl
 80087ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087b0:	9b02      	ldr	r3, [sp, #8]
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	462f      	mov	r7, r5
 80087b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80087ba:	4605      	mov	r5, r0
 80087bc:	9b07      	ldr	r3, [sp, #28]
 80087be:	4621      	mov	r1, r4
 80087c0:	3b01      	subs	r3, #1
 80087c2:	4648      	mov	r0, r9
 80087c4:	9300      	str	r3, [sp, #0]
 80087c6:	f7ff fa98 	bl	8007cfa <quorem>
 80087ca:	4639      	mov	r1, r7
 80087cc:	9002      	str	r0, [sp, #8]
 80087ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087d2:	4648      	mov	r0, r9
 80087d4:	f000 fc5a 	bl	800908c <__mcmp>
 80087d8:	462a      	mov	r2, r5
 80087da:	9008      	str	r0, [sp, #32]
 80087dc:	4621      	mov	r1, r4
 80087de:	4658      	mov	r0, fp
 80087e0:	f000 fc70 	bl	80090c4 <__mdiff>
 80087e4:	68c2      	ldr	r2, [r0, #12]
 80087e6:	4606      	mov	r6, r0
 80087e8:	bb02      	cbnz	r2, 800882c <_dtoa_r+0xa1c>
 80087ea:	4601      	mov	r1, r0
 80087ec:	4648      	mov	r0, r9
 80087ee:	f000 fc4d 	bl	800908c <__mcmp>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4631      	mov	r1, r6
 80087f6:	4658      	mov	r0, fp
 80087f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80087fa:	f000 fa0d 	bl	8008c18 <_Bfree>
 80087fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008802:	9e07      	ldr	r6, [sp, #28]
 8008804:	ea43 0102 	orr.w	r1, r3, r2
 8008808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800880a:	4319      	orrs	r1, r3
 800880c:	d110      	bne.n	8008830 <_dtoa_r+0xa20>
 800880e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008812:	d029      	beq.n	8008868 <_dtoa_r+0xa58>
 8008814:	9b08      	ldr	r3, [sp, #32]
 8008816:	2b00      	cmp	r3, #0
 8008818:	dd02      	ble.n	8008820 <_dtoa_r+0xa10>
 800881a:	9b02      	ldr	r3, [sp, #8]
 800881c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008820:	9b00      	ldr	r3, [sp, #0]
 8008822:	f883 8000 	strb.w	r8, [r3]
 8008826:	e63f      	b.n	80084a8 <_dtoa_r+0x698>
 8008828:	4628      	mov	r0, r5
 800882a:	e7bb      	b.n	80087a4 <_dtoa_r+0x994>
 800882c:	2201      	movs	r2, #1
 800882e:	e7e1      	b.n	80087f4 <_dtoa_r+0x9e4>
 8008830:	9b08      	ldr	r3, [sp, #32]
 8008832:	2b00      	cmp	r3, #0
 8008834:	db04      	blt.n	8008840 <_dtoa_r+0xa30>
 8008836:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008838:	430b      	orrs	r3, r1
 800883a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800883c:	430b      	orrs	r3, r1
 800883e:	d120      	bne.n	8008882 <_dtoa_r+0xa72>
 8008840:	2a00      	cmp	r2, #0
 8008842:	dded      	ble.n	8008820 <_dtoa_r+0xa10>
 8008844:	4649      	mov	r1, r9
 8008846:	2201      	movs	r2, #1
 8008848:	4658      	mov	r0, fp
 800884a:	f000 fbb3 	bl	8008fb4 <__lshift>
 800884e:	4621      	mov	r1, r4
 8008850:	4681      	mov	r9, r0
 8008852:	f000 fc1b 	bl	800908c <__mcmp>
 8008856:	2800      	cmp	r0, #0
 8008858:	dc03      	bgt.n	8008862 <_dtoa_r+0xa52>
 800885a:	d1e1      	bne.n	8008820 <_dtoa_r+0xa10>
 800885c:	f018 0f01 	tst.w	r8, #1
 8008860:	d0de      	beq.n	8008820 <_dtoa_r+0xa10>
 8008862:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008866:	d1d8      	bne.n	800881a <_dtoa_r+0xa0a>
 8008868:	9a00      	ldr	r2, [sp, #0]
 800886a:	2339      	movs	r3, #57	@ 0x39
 800886c:	7013      	strb	r3, [r2, #0]
 800886e:	4633      	mov	r3, r6
 8008870:	461e      	mov	r6, r3
 8008872:	3b01      	subs	r3, #1
 8008874:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008878:	2a39      	cmp	r2, #57	@ 0x39
 800887a:	d052      	beq.n	8008922 <_dtoa_r+0xb12>
 800887c:	3201      	adds	r2, #1
 800887e:	701a      	strb	r2, [r3, #0]
 8008880:	e612      	b.n	80084a8 <_dtoa_r+0x698>
 8008882:	2a00      	cmp	r2, #0
 8008884:	dd07      	ble.n	8008896 <_dtoa_r+0xa86>
 8008886:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800888a:	d0ed      	beq.n	8008868 <_dtoa_r+0xa58>
 800888c:	9a00      	ldr	r2, [sp, #0]
 800888e:	f108 0301 	add.w	r3, r8, #1
 8008892:	7013      	strb	r3, [r2, #0]
 8008894:	e608      	b.n	80084a8 <_dtoa_r+0x698>
 8008896:	9b07      	ldr	r3, [sp, #28]
 8008898:	9a07      	ldr	r2, [sp, #28]
 800889a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800889e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d028      	beq.n	80088f6 <_dtoa_r+0xae6>
 80088a4:	4649      	mov	r1, r9
 80088a6:	2300      	movs	r3, #0
 80088a8:	220a      	movs	r2, #10
 80088aa:	4658      	mov	r0, fp
 80088ac:	f000 f9d6 	bl	8008c5c <__multadd>
 80088b0:	42af      	cmp	r7, r5
 80088b2:	4681      	mov	r9, r0
 80088b4:	f04f 0300 	mov.w	r3, #0
 80088b8:	f04f 020a 	mov.w	r2, #10
 80088bc:	4639      	mov	r1, r7
 80088be:	4658      	mov	r0, fp
 80088c0:	d107      	bne.n	80088d2 <_dtoa_r+0xac2>
 80088c2:	f000 f9cb 	bl	8008c5c <__multadd>
 80088c6:	4607      	mov	r7, r0
 80088c8:	4605      	mov	r5, r0
 80088ca:	9b07      	ldr	r3, [sp, #28]
 80088cc:	3301      	adds	r3, #1
 80088ce:	9307      	str	r3, [sp, #28]
 80088d0:	e774      	b.n	80087bc <_dtoa_r+0x9ac>
 80088d2:	f000 f9c3 	bl	8008c5c <__multadd>
 80088d6:	4629      	mov	r1, r5
 80088d8:	4607      	mov	r7, r0
 80088da:	2300      	movs	r3, #0
 80088dc:	220a      	movs	r2, #10
 80088de:	4658      	mov	r0, fp
 80088e0:	f000 f9bc 	bl	8008c5c <__multadd>
 80088e4:	4605      	mov	r5, r0
 80088e6:	e7f0      	b.n	80088ca <_dtoa_r+0xaba>
 80088e8:	9b00      	ldr	r3, [sp, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	bfcc      	ite	gt
 80088ee:	461e      	movgt	r6, r3
 80088f0:	2601      	movle	r6, #1
 80088f2:	4456      	add	r6, sl
 80088f4:	2700      	movs	r7, #0
 80088f6:	4649      	mov	r1, r9
 80088f8:	2201      	movs	r2, #1
 80088fa:	4658      	mov	r0, fp
 80088fc:	f000 fb5a 	bl	8008fb4 <__lshift>
 8008900:	4621      	mov	r1, r4
 8008902:	4681      	mov	r9, r0
 8008904:	f000 fbc2 	bl	800908c <__mcmp>
 8008908:	2800      	cmp	r0, #0
 800890a:	dcb0      	bgt.n	800886e <_dtoa_r+0xa5e>
 800890c:	d102      	bne.n	8008914 <_dtoa_r+0xb04>
 800890e:	f018 0f01 	tst.w	r8, #1
 8008912:	d1ac      	bne.n	800886e <_dtoa_r+0xa5e>
 8008914:	4633      	mov	r3, r6
 8008916:	461e      	mov	r6, r3
 8008918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800891c:	2a30      	cmp	r2, #48	@ 0x30
 800891e:	d0fa      	beq.n	8008916 <_dtoa_r+0xb06>
 8008920:	e5c2      	b.n	80084a8 <_dtoa_r+0x698>
 8008922:	459a      	cmp	sl, r3
 8008924:	d1a4      	bne.n	8008870 <_dtoa_r+0xa60>
 8008926:	9b04      	ldr	r3, [sp, #16]
 8008928:	3301      	adds	r3, #1
 800892a:	9304      	str	r3, [sp, #16]
 800892c:	2331      	movs	r3, #49	@ 0x31
 800892e:	f88a 3000 	strb.w	r3, [sl]
 8008932:	e5b9      	b.n	80084a8 <_dtoa_r+0x698>
 8008934:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008936:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008994 <_dtoa_r+0xb84>
 800893a:	b11b      	cbz	r3, 8008944 <_dtoa_r+0xb34>
 800893c:	f10a 0308 	add.w	r3, sl, #8
 8008940:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008942:	6013      	str	r3, [r2, #0]
 8008944:	4650      	mov	r0, sl
 8008946:	b019      	add	sp, #100	@ 0x64
 8008948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800894c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800894e:	2b01      	cmp	r3, #1
 8008950:	f77f ae37 	ble.w	80085c2 <_dtoa_r+0x7b2>
 8008954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008956:	930a      	str	r3, [sp, #40]	@ 0x28
 8008958:	2001      	movs	r0, #1
 800895a:	e655      	b.n	8008608 <_dtoa_r+0x7f8>
 800895c:	9b00      	ldr	r3, [sp, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	f77f aed6 	ble.w	8008710 <_dtoa_r+0x900>
 8008964:	4656      	mov	r6, sl
 8008966:	4621      	mov	r1, r4
 8008968:	4648      	mov	r0, r9
 800896a:	f7ff f9c6 	bl	8007cfa <quorem>
 800896e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008972:	f806 8b01 	strb.w	r8, [r6], #1
 8008976:	9b00      	ldr	r3, [sp, #0]
 8008978:	eba6 020a 	sub.w	r2, r6, sl
 800897c:	4293      	cmp	r3, r2
 800897e:	ddb3      	ble.n	80088e8 <_dtoa_r+0xad8>
 8008980:	4649      	mov	r1, r9
 8008982:	2300      	movs	r3, #0
 8008984:	220a      	movs	r2, #10
 8008986:	4658      	mov	r0, fp
 8008988:	f000 f968 	bl	8008c5c <__multadd>
 800898c:	4681      	mov	r9, r0
 800898e:	e7ea      	b.n	8008966 <_dtoa_r+0xb56>
 8008990:	0801d50c 	.word	0x0801d50c
 8008994:	0801d490 	.word	0x0801d490

08008998 <_free_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4605      	mov	r5, r0
 800899c:	2900      	cmp	r1, #0
 800899e:	d041      	beq.n	8008a24 <_free_r+0x8c>
 80089a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089a4:	1f0c      	subs	r4, r1, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	bfb8      	it	lt
 80089aa:	18e4      	addlt	r4, r4, r3
 80089ac:	f000 f8e8 	bl	8008b80 <__malloc_lock>
 80089b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008a28 <_free_r+0x90>)
 80089b2:	6813      	ldr	r3, [r2, #0]
 80089b4:	b933      	cbnz	r3, 80089c4 <_free_r+0x2c>
 80089b6:	6063      	str	r3, [r4, #4]
 80089b8:	6014      	str	r4, [r2, #0]
 80089ba:	4628      	mov	r0, r5
 80089bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089c0:	f000 b8e4 	b.w	8008b8c <__malloc_unlock>
 80089c4:	42a3      	cmp	r3, r4
 80089c6:	d908      	bls.n	80089da <_free_r+0x42>
 80089c8:	6820      	ldr	r0, [r4, #0]
 80089ca:	1821      	adds	r1, r4, r0
 80089cc:	428b      	cmp	r3, r1
 80089ce:	bf01      	itttt	eq
 80089d0:	6819      	ldreq	r1, [r3, #0]
 80089d2:	685b      	ldreq	r3, [r3, #4]
 80089d4:	1809      	addeq	r1, r1, r0
 80089d6:	6021      	streq	r1, [r4, #0]
 80089d8:	e7ed      	b.n	80089b6 <_free_r+0x1e>
 80089da:	461a      	mov	r2, r3
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	b10b      	cbz	r3, 80089e4 <_free_r+0x4c>
 80089e0:	42a3      	cmp	r3, r4
 80089e2:	d9fa      	bls.n	80089da <_free_r+0x42>
 80089e4:	6811      	ldr	r1, [r2, #0]
 80089e6:	1850      	adds	r0, r2, r1
 80089e8:	42a0      	cmp	r0, r4
 80089ea:	d10b      	bne.n	8008a04 <_free_r+0x6c>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	4401      	add	r1, r0
 80089f0:	1850      	adds	r0, r2, r1
 80089f2:	4283      	cmp	r3, r0
 80089f4:	6011      	str	r1, [r2, #0]
 80089f6:	d1e0      	bne.n	80089ba <_free_r+0x22>
 80089f8:	6818      	ldr	r0, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	6053      	str	r3, [r2, #4]
 80089fe:	4408      	add	r0, r1
 8008a00:	6010      	str	r0, [r2, #0]
 8008a02:	e7da      	b.n	80089ba <_free_r+0x22>
 8008a04:	d902      	bls.n	8008a0c <_free_r+0x74>
 8008a06:	230c      	movs	r3, #12
 8008a08:	602b      	str	r3, [r5, #0]
 8008a0a:	e7d6      	b.n	80089ba <_free_r+0x22>
 8008a0c:	6820      	ldr	r0, [r4, #0]
 8008a0e:	1821      	adds	r1, r4, r0
 8008a10:	428b      	cmp	r3, r1
 8008a12:	bf04      	itt	eq
 8008a14:	6819      	ldreq	r1, [r3, #0]
 8008a16:	685b      	ldreq	r3, [r3, #4]
 8008a18:	6063      	str	r3, [r4, #4]
 8008a1a:	bf04      	itt	eq
 8008a1c:	1809      	addeq	r1, r1, r0
 8008a1e:	6021      	streq	r1, [r4, #0]
 8008a20:	6054      	str	r4, [r2, #4]
 8008a22:	e7ca      	b.n	80089ba <_free_r+0x22>
 8008a24:	bd38      	pop	{r3, r4, r5, pc}
 8008a26:	bf00      	nop
 8008a28:	20002290 	.word	0x20002290

08008a2c <malloc>:
 8008a2c:	4b02      	ldr	r3, [pc, #8]	@ (8008a38 <malloc+0xc>)
 8008a2e:	4601      	mov	r1, r0
 8008a30:	6818      	ldr	r0, [r3, #0]
 8008a32:	f000 b825 	b.w	8008a80 <_malloc_r>
 8008a36:	bf00      	nop
 8008a38:	20000018 	.word	0x20000018

08008a3c <sbrk_aligned>:
 8008a3c:	b570      	push	{r4, r5, r6, lr}
 8008a3e:	4e0f      	ldr	r6, [pc, #60]	@ (8008a7c <sbrk_aligned+0x40>)
 8008a40:	460c      	mov	r4, r1
 8008a42:	6831      	ldr	r1, [r6, #0]
 8008a44:	4605      	mov	r5, r0
 8008a46:	b911      	cbnz	r1, 8008a4e <sbrk_aligned+0x12>
 8008a48:	f000 feaa 	bl	80097a0 <_sbrk_r>
 8008a4c:	6030      	str	r0, [r6, #0]
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4628      	mov	r0, r5
 8008a52:	f000 fea5 	bl	80097a0 <_sbrk_r>
 8008a56:	1c43      	adds	r3, r0, #1
 8008a58:	d103      	bne.n	8008a62 <sbrk_aligned+0x26>
 8008a5a:	f04f 34ff 	mov.w	r4, #4294967295
 8008a5e:	4620      	mov	r0, r4
 8008a60:	bd70      	pop	{r4, r5, r6, pc}
 8008a62:	1cc4      	adds	r4, r0, #3
 8008a64:	f024 0403 	bic.w	r4, r4, #3
 8008a68:	42a0      	cmp	r0, r4
 8008a6a:	d0f8      	beq.n	8008a5e <sbrk_aligned+0x22>
 8008a6c:	1a21      	subs	r1, r4, r0
 8008a6e:	4628      	mov	r0, r5
 8008a70:	f000 fe96 	bl	80097a0 <_sbrk_r>
 8008a74:	3001      	adds	r0, #1
 8008a76:	d1f2      	bne.n	8008a5e <sbrk_aligned+0x22>
 8008a78:	e7ef      	b.n	8008a5a <sbrk_aligned+0x1e>
 8008a7a:	bf00      	nop
 8008a7c:	2000228c 	.word	0x2000228c

08008a80 <_malloc_r>:
 8008a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a84:	1ccd      	adds	r5, r1, #3
 8008a86:	f025 0503 	bic.w	r5, r5, #3
 8008a8a:	3508      	adds	r5, #8
 8008a8c:	2d0c      	cmp	r5, #12
 8008a8e:	bf38      	it	cc
 8008a90:	250c      	movcc	r5, #12
 8008a92:	2d00      	cmp	r5, #0
 8008a94:	4606      	mov	r6, r0
 8008a96:	db01      	blt.n	8008a9c <_malloc_r+0x1c>
 8008a98:	42a9      	cmp	r1, r5
 8008a9a:	d904      	bls.n	8008aa6 <_malloc_r+0x26>
 8008a9c:	230c      	movs	r3, #12
 8008a9e:	6033      	str	r3, [r6, #0]
 8008aa0:	2000      	movs	r0, #0
 8008aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b7c <_malloc_r+0xfc>
 8008aaa:	f000 f869 	bl	8008b80 <__malloc_lock>
 8008aae:	f8d8 3000 	ldr.w	r3, [r8]
 8008ab2:	461c      	mov	r4, r3
 8008ab4:	bb44      	cbnz	r4, 8008b08 <_malloc_r+0x88>
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f7ff ffbf 	bl	8008a3c <sbrk_aligned>
 8008abe:	1c43      	adds	r3, r0, #1
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	d158      	bne.n	8008b76 <_malloc_r+0xf6>
 8008ac4:	f8d8 4000 	ldr.w	r4, [r8]
 8008ac8:	4627      	mov	r7, r4
 8008aca:	2f00      	cmp	r7, #0
 8008acc:	d143      	bne.n	8008b56 <_malloc_r+0xd6>
 8008ace:	2c00      	cmp	r4, #0
 8008ad0:	d04b      	beq.n	8008b6a <_malloc_r+0xea>
 8008ad2:	6823      	ldr	r3, [r4, #0]
 8008ad4:	4639      	mov	r1, r7
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	eb04 0903 	add.w	r9, r4, r3
 8008adc:	f000 fe60 	bl	80097a0 <_sbrk_r>
 8008ae0:	4581      	cmp	r9, r0
 8008ae2:	d142      	bne.n	8008b6a <_malloc_r+0xea>
 8008ae4:	6821      	ldr	r1, [r4, #0]
 8008ae6:	1a6d      	subs	r5, r5, r1
 8008ae8:	4629      	mov	r1, r5
 8008aea:	4630      	mov	r0, r6
 8008aec:	f7ff ffa6 	bl	8008a3c <sbrk_aligned>
 8008af0:	3001      	adds	r0, #1
 8008af2:	d03a      	beq.n	8008b6a <_malloc_r+0xea>
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	442b      	add	r3, r5
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	f8d8 3000 	ldr.w	r3, [r8]
 8008afe:	685a      	ldr	r2, [r3, #4]
 8008b00:	bb62      	cbnz	r2, 8008b5c <_malloc_r+0xdc>
 8008b02:	f8c8 7000 	str.w	r7, [r8]
 8008b06:	e00f      	b.n	8008b28 <_malloc_r+0xa8>
 8008b08:	6822      	ldr	r2, [r4, #0]
 8008b0a:	1b52      	subs	r2, r2, r5
 8008b0c:	d420      	bmi.n	8008b50 <_malloc_r+0xd0>
 8008b0e:	2a0b      	cmp	r2, #11
 8008b10:	d917      	bls.n	8008b42 <_malloc_r+0xc2>
 8008b12:	1961      	adds	r1, r4, r5
 8008b14:	42a3      	cmp	r3, r4
 8008b16:	6025      	str	r5, [r4, #0]
 8008b18:	bf18      	it	ne
 8008b1a:	6059      	strne	r1, [r3, #4]
 8008b1c:	6863      	ldr	r3, [r4, #4]
 8008b1e:	bf08      	it	eq
 8008b20:	f8c8 1000 	streq.w	r1, [r8]
 8008b24:	5162      	str	r2, [r4, r5]
 8008b26:	604b      	str	r3, [r1, #4]
 8008b28:	4630      	mov	r0, r6
 8008b2a:	f000 f82f 	bl	8008b8c <__malloc_unlock>
 8008b2e:	f104 000b 	add.w	r0, r4, #11
 8008b32:	1d23      	adds	r3, r4, #4
 8008b34:	f020 0007 	bic.w	r0, r0, #7
 8008b38:	1ac2      	subs	r2, r0, r3
 8008b3a:	bf1c      	itt	ne
 8008b3c:	1a1b      	subne	r3, r3, r0
 8008b3e:	50a3      	strne	r3, [r4, r2]
 8008b40:	e7af      	b.n	8008aa2 <_malloc_r+0x22>
 8008b42:	6862      	ldr	r2, [r4, #4]
 8008b44:	42a3      	cmp	r3, r4
 8008b46:	bf0c      	ite	eq
 8008b48:	f8c8 2000 	streq.w	r2, [r8]
 8008b4c:	605a      	strne	r2, [r3, #4]
 8008b4e:	e7eb      	b.n	8008b28 <_malloc_r+0xa8>
 8008b50:	4623      	mov	r3, r4
 8008b52:	6864      	ldr	r4, [r4, #4]
 8008b54:	e7ae      	b.n	8008ab4 <_malloc_r+0x34>
 8008b56:	463c      	mov	r4, r7
 8008b58:	687f      	ldr	r7, [r7, #4]
 8008b5a:	e7b6      	b.n	8008aca <_malloc_r+0x4a>
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	42a3      	cmp	r3, r4
 8008b62:	d1fb      	bne.n	8008b5c <_malloc_r+0xdc>
 8008b64:	2300      	movs	r3, #0
 8008b66:	6053      	str	r3, [r2, #4]
 8008b68:	e7de      	b.n	8008b28 <_malloc_r+0xa8>
 8008b6a:	230c      	movs	r3, #12
 8008b6c:	6033      	str	r3, [r6, #0]
 8008b6e:	4630      	mov	r0, r6
 8008b70:	f000 f80c 	bl	8008b8c <__malloc_unlock>
 8008b74:	e794      	b.n	8008aa0 <_malloc_r+0x20>
 8008b76:	6005      	str	r5, [r0, #0]
 8008b78:	e7d6      	b.n	8008b28 <_malloc_r+0xa8>
 8008b7a:	bf00      	nop
 8008b7c:	20002290 	.word	0x20002290

08008b80 <__malloc_lock>:
 8008b80:	4801      	ldr	r0, [pc, #4]	@ (8008b88 <__malloc_lock+0x8>)
 8008b82:	f7ff b8b8 	b.w	8007cf6 <__retarget_lock_acquire_recursive>
 8008b86:	bf00      	nop
 8008b88:	20002288 	.word	0x20002288

08008b8c <__malloc_unlock>:
 8008b8c:	4801      	ldr	r0, [pc, #4]	@ (8008b94 <__malloc_unlock+0x8>)
 8008b8e:	f7ff b8b3 	b.w	8007cf8 <__retarget_lock_release_recursive>
 8008b92:	bf00      	nop
 8008b94:	20002288 	.word	0x20002288

08008b98 <_Balloc>:
 8008b98:	b570      	push	{r4, r5, r6, lr}
 8008b9a:	69c6      	ldr	r6, [r0, #28]
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	b976      	cbnz	r6, 8008bc0 <_Balloc+0x28>
 8008ba2:	2010      	movs	r0, #16
 8008ba4:	f7ff ff42 	bl	8008a2c <malloc>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	61e0      	str	r0, [r4, #28]
 8008bac:	b920      	cbnz	r0, 8008bb8 <_Balloc+0x20>
 8008bae:	4b18      	ldr	r3, [pc, #96]	@ (8008c10 <_Balloc+0x78>)
 8008bb0:	4818      	ldr	r0, [pc, #96]	@ (8008c14 <_Balloc+0x7c>)
 8008bb2:	216b      	movs	r1, #107	@ 0x6b
 8008bb4:	f000 fe12 	bl	80097dc <__assert_func>
 8008bb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bbc:	6006      	str	r6, [r0, #0]
 8008bbe:	60c6      	str	r6, [r0, #12]
 8008bc0:	69e6      	ldr	r6, [r4, #28]
 8008bc2:	68f3      	ldr	r3, [r6, #12]
 8008bc4:	b183      	cbz	r3, 8008be8 <_Balloc+0x50>
 8008bc6:	69e3      	ldr	r3, [r4, #28]
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bce:	b9b8      	cbnz	r0, 8008c00 <_Balloc+0x68>
 8008bd0:	2101      	movs	r1, #1
 8008bd2:	fa01 f605 	lsl.w	r6, r1, r5
 8008bd6:	1d72      	adds	r2, r6, #5
 8008bd8:	0092      	lsls	r2, r2, #2
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 fe1c 	bl	8009818 <_calloc_r>
 8008be0:	b160      	cbz	r0, 8008bfc <_Balloc+0x64>
 8008be2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008be6:	e00e      	b.n	8008c06 <_Balloc+0x6e>
 8008be8:	2221      	movs	r2, #33	@ 0x21
 8008bea:	2104      	movs	r1, #4
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 fe13 	bl	8009818 <_calloc_r>
 8008bf2:	69e3      	ldr	r3, [r4, #28]
 8008bf4:	60f0      	str	r0, [r6, #12]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1e4      	bne.n	8008bc6 <_Balloc+0x2e>
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	bd70      	pop	{r4, r5, r6, pc}
 8008c00:	6802      	ldr	r2, [r0, #0]
 8008c02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c06:	2300      	movs	r3, #0
 8008c08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c0c:	e7f7      	b.n	8008bfe <_Balloc+0x66>
 8008c0e:	bf00      	nop
 8008c10:	0801d49d 	.word	0x0801d49d
 8008c14:	0801d51d 	.word	0x0801d51d

08008c18 <_Bfree>:
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	69c6      	ldr	r6, [r0, #28]
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	460c      	mov	r4, r1
 8008c20:	b976      	cbnz	r6, 8008c40 <_Bfree+0x28>
 8008c22:	2010      	movs	r0, #16
 8008c24:	f7ff ff02 	bl	8008a2c <malloc>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	61e8      	str	r0, [r5, #28]
 8008c2c:	b920      	cbnz	r0, 8008c38 <_Bfree+0x20>
 8008c2e:	4b09      	ldr	r3, [pc, #36]	@ (8008c54 <_Bfree+0x3c>)
 8008c30:	4809      	ldr	r0, [pc, #36]	@ (8008c58 <_Bfree+0x40>)
 8008c32:	218f      	movs	r1, #143	@ 0x8f
 8008c34:	f000 fdd2 	bl	80097dc <__assert_func>
 8008c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c3c:	6006      	str	r6, [r0, #0]
 8008c3e:	60c6      	str	r6, [r0, #12]
 8008c40:	b13c      	cbz	r4, 8008c52 <_Bfree+0x3a>
 8008c42:	69eb      	ldr	r3, [r5, #28]
 8008c44:	6862      	ldr	r2, [r4, #4]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c4c:	6021      	str	r1, [r4, #0]
 8008c4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c52:	bd70      	pop	{r4, r5, r6, pc}
 8008c54:	0801d49d 	.word	0x0801d49d
 8008c58:	0801d51d 	.word	0x0801d51d

08008c5c <__multadd>:
 8008c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c60:	690d      	ldr	r5, [r1, #16]
 8008c62:	4607      	mov	r7, r0
 8008c64:	460c      	mov	r4, r1
 8008c66:	461e      	mov	r6, r3
 8008c68:	f101 0c14 	add.w	ip, r1, #20
 8008c6c:	2000      	movs	r0, #0
 8008c6e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c72:	b299      	uxth	r1, r3
 8008c74:	fb02 6101 	mla	r1, r2, r1, r6
 8008c78:	0c1e      	lsrs	r6, r3, #16
 8008c7a:	0c0b      	lsrs	r3, r1, #16
 8008c7c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c80:	b289      	uxth	r1, r1
 8008c82:	3001      	adds	r0, #1
 8008c84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c88:	4285      	cmp	r5, r0
 8008c8a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c92:	dcec      	bgt.n	8008c6e <__multadd+0x12>
 8008c94:	b30e      	cbz	r6, 8008cda <__multadd+0x7e>
 8008c96:	68a3      	ldr	r3, [r4, #8]
 8008c98:	42ab      	cmp	r3, r5
 8008c9a:	dc19      	bgt.n	8008cd0 <__multadd+0x74>
 8008c9c:	6861      	ldr	r1, [r4, #4]
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	3101      	adds	r1, #1
 8008ca2:	f7ff ff79 	bl	8008b98 <_Balloc>
 8008ca6:	4680      	mov	r8, r0
 8008ca8:	b928      	cbnz	r0, 8008cb6 <__multadd+0x5a>
 8008caa:	4602      	mov	r2, r0
 8008cac:	4b0c      	ldr	r3, [pc, #48]	@ (8008ce0 <__multadd+0x84>)
 8008cae:	480d      	ldr	r0, [pc, #52]	@ (8008ce4 <__multadd+0x88>)
 8008cb0:	21ba      	movs	r1, #186	@ 0xba
 8008cb2:	f000 fd93 	bl	80097dc <__assert_func>
 8008cb6:	6922      	ldr	r2, [r4, #16]
 8008cb8:	3202      	adds	r2, #2
 8008cba:	f104 010c 	add.w	r1, r4, #12
 8008cbe:	0092      	lsls	r2, r2, #2
 8008cc0:	300c      	adds	r0, #12
 8008cc2:	f000 fd7d 	bl	80097c0 <memcpy>
 8008cc6:	4621      	mov	r1, r4
 8008cc8:	4638      	mov	r0, r7
 8008cca:	f7ff ffa5 	bl	8008c18 <_Bfree>
 8008cce:	4644      	mov	r4, r8
 8008cd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cd4:	3501      	adds	r5, #1
 8008cd6:	615e      	str	r6, [r3, #20]
 8008cd8:	6125      	str	r5, [r4, #16]
 8008cda:	4620      	mov	r0, r4
 8008cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ce0:	0801d50c 	.word	0x0801d50c
 8008ce4:	0801d51d 	.word	0x0801d51d

08008ce8 <__hi0bits>:
 8008ce8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008cec:	4603      	mov	r3, r0
 8008cee:	bf36      	itet	cc
 8008cf0:	0403      	lslcc	r3, r0, #16
 8008cf2:	2000      	movcs	r0, #0
 8008cf4:	2010      	movcc	r0, #16
 8008cf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cfa:	bf3c      	itt	cc
 8008cfc:	021b      	lslcc	r3, r3, #8
 8008cfe:	3008      	addcc	r0, #8
 8008d00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d04:	bf3c      	itt	cc
 8008d06:	011b      	lslcc	r3, r3, #4
 8008d08:	3004      	addcc	r0, #4
 8008d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d0e:	bf3c      	itt	cc
 8008d10:	009b      	lslcc	r3, r3, #2
 8008d12:	3002      	addcc	r0, #2
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	db05      	blt.n	8008d24 <__hi0bits+0x3c>
 8008d18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d1c:	f100 0001 	add.w	r0, r0, #1
 8008d20:	bf08      	it	eq
 8008d22:	2020      	moveq	r0, #32
 8008d24:	4770      	bx	lr

08008d26 <__lo0bits>:
 8008d26:	6803      	ldr	r3, [r0, #0]
 8008d28:	4602      	mov	r2, r0
 8008d2a:	f013 0007 	ands.w	r0, r3, #7
 8008d2e:	d00b      	beq.n	8008d48 <__lo0bits+0x22>
 8008d30:	07d9      	lsls	r1, r3, #31
 8008d32:	d421      	bmi.n	8008d78 <__lo0bits+0x52>
 8008d34:	0798      	lsls	r0, r3, #30
 8008d36:	bf49      	itett	mi
 8008d38:	085b      	lsrmi	r3, r3, #1
 8008d3a:	089b      	lsrpl	r3, r3, #2
 8008d3c:	2001      	movmi	r0, #1
 8008d3e:	6013      	strmi	r3, [r2, #0]
 8008d40:	bf5c      	itt	pl
 8008d42:	6013      	strpl	r3, [r2, #0]
 8008d44:	2002      	movpl	r0, #2
 8008d46:	4770      	bx	lr
 8008d48:	b299      	uxth	r1, r3
 8008d4a:	b909      	cbnz	r1, 8008d50 <__lo0bits+0x2a>
 8008d4c:	0c1b      	lsrs	r3, r3, #16
 8008d4e:	2010      	movs	r0, #16
 8008d50:	b2d9      	uxtb	r1, r3
 8008d52:	b909      	cbnz	r1, 8008d58 <__lo0bits+0x32>
 8008d54:	3008      	adds	r0, #8
 8008d56:	0a1b      	lsrs	r3, r3, #8
 8008d58:	0719      	lsls	r1, r3, #28
 8008d5a:	bf04      	itt	eq
 8008d5c:	091b      	lsreq	r3, r3, #4
 8008d5e:	3004      	addeq	r0, #4
 8008d60:	0799      	lsls	r1, r3, #30
 8008d62:	bf04      	itt	eq
 8008d64:	089b      	lsreq	r3, r3, #2
 8008d66:	3002      	addeq	r0, #2
 8008d68:	07d9      	lsls	r1, r3, #31
 8008d6a:	d403      	bmi.n	8008d74 <__lo0bits+0x4e>
 8008d6c:	085b      	lsrs	r3, r3, #1
 8008d6e:	f100 0001 	add.w	r0, r0, #1
 8008d72:	d003      	beq.n	8008d7c <__lo0bits+0x56>
 8008d74:	6013      	str	r3, [r2, #0]
 8008d76:	4770      	bx	lr
 8008d78:	2000      	movs	r0, #0
 8008d7a:	4770      	bx	lr
 8008d7c:	2020      	movs	r0, #32
 8008d7e:	4770      	bx	lr

08008d80 <__i2b>:
 8008d80:	b510      	push	{r4, lr}
 8008d82:	460c      	mov	r4, r1
 8008d84:	2101      	movs	r1, #1
 8008d86:	f7ff ff07 	bl	8008b98 <_Balloc>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	b928      	cbnz	r0, 8008d9a <__i2b+0x1a>
 8008d8e:	4b05      	ldr	r3, [pc, #20]	@ (8008da4 <__i2b+0x24>)
 8008d90:	4805      	ldr	r0, [pc, #20]	@ (8008da8 <__i2b+0x28>)
 8008d92:	f240 1145 	movw	r1, #325	@ 0x145
 8008d96:	f000 fd21 	bl	80097dc <__assert_func>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	6144      	str	r4, [r0, #20]
 8008d9e:	6103      	str	r3, [r0, #16]
 8008da0:	bd10      	pop	{r4, pc}
 8008da2:	bf00      	nop
 8008da4:	0801d50c 	.word	0x0801d50c
 8008da8:	0801d51d 	.word	0x0801d51d

08008dac <__multiply>:
 8008dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db0:	4614      	mov	r4, r2
 8008db2:	690a      	ldr	r2, [r1, #16]
 8008db4:	6923      	ldr	r3, [r4, #16]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	bfa8      	it	ge
 8008dba:	4623      	movge	r3, r4
 8008dbc:	460f      	mov	r7, r1
 8008dbe:	bfa4      	itt	ge
 8008dc0:	460c      	movge	r4, r1
 8008dc2:	461f      	movge	r7, r3
 8008dc4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008dc8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008dcc:	68a3      	ldr	r3, [r4, #8]
 8008dce:	6861      	ldr	r1, [r4, #4]
 8008dd0:	eb0a 0609 	add.w	r6, sl, r9
 8008dd4:	42b3      	cmp	r3, r6
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	bfb8      	it	lt
 8008dda:	3101      	addlt	r1, #1
 8008ddc:	f7ff fedc 	bl	8008b98 <_Balloc>
 8008de0:	b930      	cbnz	r0, 8008df0 <__multiply+0x44>
 8008de2:	4602      	mov	r2, r0
 8008de4:	4b44      	ldr	r3, [pc, #272]	@ (8008ef8 <__multiply+0x14c>)
 8008de6:	4845      	ldr	r0, [pc, #276]	@ (8008efc <__multiply+0x150>)
 8008de8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008dec:	f000 fcf6 	bl	80097dc <__assert_func>
 8008df0:	f100 0514 	add.w	r5, r0, #20
 8008df4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008df8:	462b      	mov	r3, r5
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	4543      	cmp	r3, r8
 8008dfe:	d321      	bcc.n	8008e44 <__multiply+0x98>
 8008e00:	f107 0114 	add.w	r1, r7, #20
 8008e04:	f104 0214 	add.w	r2, r4, #20
 8008e08:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e0c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e10:	9302      	str	r3, [sp, #8]
 8008e12:	1b13      	subs	r3, r2, r4
 8008e14:	3b15      	subs	r3, #21
 8008e16:	f023 0303 	bic.w	r3, r3, #3
 8008e1a:	3304      	adds	r3, #4
 8008e1c:	f104 0715 	add.w	r7, r4, #21
 8008e20:	42ba      	cmp	r2, r7
 8008e22:	bf38      	it	cc
 8008e24:	2304      	movcc	r3, #4
 8008e26:	9301      	str	r3, [sp, #4]
 8008e28:	9b02      	ldr	r3, [sp, #8]
 8008e2a:	9103      	str	r1, [sp, #12]
 8008e2c:	428b      	cmp	r3, r1
 8008e2e:	d80c      	bhi.n	8008e4a <__multiply+0x9e>
 8008e30:	2e00      	cmp	r6, #0
 8008e32:	dd03      	ble.n	8008e3c <__multiply+0x90>
 8008e34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d05b      	beq.n	8008ef4 <__multiply+0x148>
 8008e3c:	6106      	str	r6, [r0, #16]
 8008e3e:	b005      	add	sp, #20
 8008e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e44:	f843 2b04 	str.w	r2, [r3], #4
 8008e48:	e7d8      	b.n	8008dfc <__multiply+0x50>
 8008e4a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e4e:	f1ba 0f00 	cmp.w	sl, #0
 8008e52:	d024      	beq.n	8008e9e <__multiply+0xf2>
 8008e54:	f104 0e14 	add.w	lr, r4, #20
 8008e58:	46a9      	mov	r9, r5
 8008e5a:	f04f 0c00 	mov.w	ip, #0
 8008e5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e62:	f8d9 3000 	ldr.w	r3, [r9]
 8008e66:	fa1f fb87 	uxth.w	fp, r7
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e70:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008e74:	f8d9 7000 	ldr.w	r7, [r9]
 8008e78:	4463      	add	r3, ip
 8008e7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e7e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008e82:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008e8c:	4572      	cmp	r2, lr
 8008e8e:	f849 3b04 	str.w	r3, [r9], #4
 8008e92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e96:	d8e2      	bhi.n	8008e5e <__multiply+0xb2>
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	f845 c003 	str.w	ip, [r5, r3]
 8008e9e:	9b03      	ldr	r3, [sp, #12]
 8008ea0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008ea4:	3104      	adds	r1, #4
 8008ea6:	f1b9 0f00 	cmp.w	r9, #0
 8008eaa:	d021      	beq.n	8008ef0 <__multiply+0x144>
 8008eac:	682b      	ldr	r3, [r5, #0]
 8008eae:	f104 0c14 	add.w	ip, r4, #20
 8008eb2:	46ae      	mov	lr, r5
 8008eb4:	f04f 0a00 	mov.w	sl, #0
 8008eb8:	f8bc b000 	ldrh.w	fp, [ip]
 8008ebc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008ec0:	fb09 770b 	mla	r7, r9, fp, r7
 8008ec4:	4457      	add	r7, sl
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008ecc:	f84e 3b04 	str.w	r3, [lr], #4
 8008ed0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ed4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed8:	f8be 3000 	ldrh.w	r3, [lr]
 8008edc:	fb09 330a 	mla	r3, r9, sl, r3
 8008ee0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008ee4:	4562      	cmp	r2, ip
 8008ee6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008eea:	d8e5      	bhi.n	8008eb8 <__multiply+0x10c>
 8008eec:	9f01      	ldr	r7, [sp, #4]
 8008eee:	51eb      	str	r3, [r5, r7]
 8008ef0:	3504      	adds	r5, #4
 8008ef2:	e799      	b.n	8008e28 <__multiply+0x7c>
 8008ef4:	3e01      	subs	r6, #1
 8008ef6:	e79b      	b.n	8008e30 <__multiply+0x84>
 8008ef8:	0801d50c 	.word	0x0801d50c
 8008efc:	0801d51d 	.word	0x0801d51d

08008f00 <__pow5mult>:
 8008f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f04:	4615      	mov	r5, r2
 8008f06:	f012 0203 	ands.w	r2, r2, #3
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	460e      	mov	r6, r1
 8008f0e:	d007      	beq.n	8008f20 <__pow5mult+0x20>
 8008f10:	4c25      	ldr	r4, [pc, #148]	@ (8008fa8 <__pow5mult+0xa8>)
 8008f12:	3a01      	subs	r2, #1
 8008f14:	2300      	movs	r3, #0
 8008f16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f1a:	f7ff fe9f 	bl	8008c5c <__multadd>
 8008f1e:	4606      	mov	r6, r0
 8008f20:	10ad      	asrs	r5, r5, #2
 8008f22:	d03d      	beq.n	8008fa0 <__pow5mult+0xa0>
 8008f24:	69fc      	ldr	r4, [r7, #28]
 8008f26:	b97c      	cbnz	r4, 8008f48 <__pow5mult+0x48>
 8008f28:	2010      	movs	r0, #16
 8008f2a:	f7ff fd7f 	bl	8008a2c <malloc>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	61f8      	str	r0, [r7, #28]
 8008f32:	b928      	cbnz	r0, 8008f40 <__pow5mult+0x40>
 8008f34:	4b1d      	ldr	r3, [pc, #116]	@ (8008fac <__pow5mult+0xac>)
 8008f36:	481e      	ldr	r0, [pc, #120]	@ (8008fb0 <__pow5mult+0xb0>)
 8008f38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f3c:	f000 fc4e 	bl	80097dc <__assert_func>
 8008f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f44:	6004      	str	r4, [r0, #0]
 8008f46:	60c4      	str	r4, [r0, #12]
 8008f48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f50:	b94c      	cbnz	r4, 8008f66 <__pow5mult+0x66>
 8008f52:	f240 2171 	movw	r1, #625	@ 0x271
 8008f56:	4638      	mov	r0, r7
 8008f58:	f7ff ff12 	bl	8008d80 <__i2b>
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f62:	4604      	mov	r4, r0
 8008f64:	6003      	str	r3, [r0, #0]
 8008f66:	f04f 0900 	mov.w	r9, #0
 8008f6a:	07eb      	lsls	r3, r5, #31
 8008f6c:	d50a      	bpl.n	8008f84 <__pow5mult+0x84>
 8008f6e:	4631      	mov	r1, r6
 8008f70:	4622      	mov	r2, r4
 8008f72:	4638      	mov	r0, r7
 8008f74:	f7ff ff1a 	bl	8008dac <__multiply>
 8008f78:	4631      	mov	r1, r6
 8008f7a:	4680      	mov	r8, r0
 8008f7c:	4638      	mov	r0, r7
 8008f7e:	f7ff fe4b 	bl	8008c18 <_Bfree>
 8008f82:	4646      	mov	r6, r8
 8008f84:	106d      	asrs	r5, r5, #1
 8008f86:	d00b      	beq.n	8008fa0 <__pow5mult+0xa0>
 8008f88:	6820      	ldr	r0, [r4, #0]
 8008f8a:	b938      	cbnz	r0, 8008f9c <__pow5mult+0x9c>
 8008f8c:	4622      	mov	r2, r4
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4638      	mov	r0, r7
 8008f92:	f7ff ff0b 	bl	8008dac <__multiply>
 8008f96:	6020      	str	r0, [r4, #0]
 8008f98:	f8c0 9000 	str.w	r9, [r0]
 8008f9c:	4604      	mov	r4, r0
 8008f9e:	e7e4      	b.n	8008f6a <__pow5mult+0x6a>
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fa6:	bf00      	nop
 8008fa8:	0801d578 	.word	0x0801d578
 8008fac:	0801d49d 	.word	0x0801d49d
 8008fb0:	0801d51d 	.word	0x0801d51d

08008fb4 <__lshift>:
 8008fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fb8:	460c      	mov	r4, r1
 8008fba:	6849      	ldr	r1, [r1, #4]
 8008fbc:	6923      	ldr	r3, [r4, #16]
 8008fbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fc2:	68a3      	ldr	r3, [r4, #8]
 8008fc4:	4607      	mov	r7, r0
 8008fc6:	4691      	mov	r9, r2
 8008fc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fcc:	f108 0601 	add.w	r6, r8, #1
 8008fd0:	42b3      	cmp	r3, r6
 8008fd2:	db0b      	blt.n	8008fec <__lshift+0x38>
 8008fd4:	4638      	mov	r0, r7
 8008fd6:	f7ff fddf 	bl	8008b98 <_Balloc>
 8008fda:	4605      	mov	r5, r0
 8008fdc:	b948      	cbnz	r0, 8008ff2 <__lshift+0x3e>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	4b28      	ldr	r3, [pc, #160]	@ (8009084 <__lshift+0xd0>)
 8008fe2:	4829      	ldr	r0, [pc, #164]	@ (8009088 <__lshift+0xd4>)
 8008fe4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008fe8:	f000 fbf8 	bl	80097dc <__assert_func>
 8008fec:	3101      	adds	r1, #1
 8008fee:	005b      	lsls	r3, r3, #1
 8008ff0:	e7ee      	b.n	8008fd0 <__lshift+0x1c>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	f100 0114 	add.w	r1, r0, #20
 8008ff8:	f100 0210 	add.w	r2, r0, #16
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	4553      	cmp	r3, sl
 8009000:	db33      	blt.n	800906a <__lshift+0xb6>
 8009002:	6920      	ldr	r0, [r4, #16]
 8009004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009008:	f104 0314 	add.w	r3, r4, #20
 800900c:	f019 091f 	ands.w	r9, r9, #31
 8009010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009014:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009018:	d02b      	beq.n	8009072 <__lshift+0xbe>
 800901a:	f1c9 0e20 	rsb	lr, r9, #32
 800901e:	468a      	mov	sl, r1
 8009020:	2200      	movs	r2, #0
 8009022:	6818      	ldr	r0, [r3, #0]
 8009024:	fa00 f009 	lsl.w	r0, r0, r9
 8009028:	4310      	orrs	r0, r2
 800902a:	f84a 0b04 	str.w	r0, [sl], #4
 800902e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009032:	459c      	cmp	ip, r3
 8009034:	fa22 f20e 	lsr.w	r2, r2, lr
 8009038:	d8f3      	bhi.n	8009022 <__lshift+0x6e>
 800903a:	ebac 0304 	sub.w	r3, ip, r4
 800903e:	3b15      	subs	r3, #21
 8009040:	f023 0303 	bic.w	r3, r3, #3
 8009044:	3304      	adds	r3, #4
 8009046:	f104 0015 	add.w	r0, r4, #21
 800904a:	4584      	cmp	ip, r0
 800904c:	bf38      	it	cc
 800904e:	2304      	movcc	r3, #4
 8009050:	50ca      	str	r2, [r1, r3]
 8009052:	b10a      	cbz	r2, 8009058 <__lshift+0xa4>
 8009054:	f108 0602 	add.w	r6, r8, #2
 8009058:	3e01      	subs	r6, #1
 800905a:	4638      	mov	r0, r7
 800905c:	612e      	str	r6, [r5, #16]
 800905e:	4621      	mov	r1, r4
 8009060:	f7ff fdda 	bl	8008c18 <_Bfree>
 8009064:	4628      	mov	r0, r5
 8009066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800906a:	f842 0f04 	str.w	r0, [r2, #4]!
 800906e:	3301      	adds	r3, #1
 8009070:	e7c5      	b.n	8008ffe <__lshift+0x4a>
 8009072:	3904      	subs	r1, #4
 8009074:	f853 2b04 	ldr.w	r2, [r3], #4
 8009078:	f841 2f04 	str.w	r2, [r1, #4]!
 800907c:	459c      	cmp	ip, r3
 800907e:	d8f9      	bhi.n	8009074 <__lshift+0xc0>
 8009080:	e7ea      	b.n	8009058 <__lshift+0xa4>
 8009082:	bf00      	nop
 8009084:	0801d50c 	.word	0x0801d50c
 8009088:	0801d51d 	.word	0x0801d51d

0800908c <__mcmp>:
 800908c:	690a      	ldr	r2, [r1, #16]
 800908e:	4603      	mov	r3, r0
 8009090:	6900      	ldr	r0, [r0, #16]
 8009092:	1a80      	subs	r0, r0, r2
 8009094:	b530      	push	{r4, r5, lr}
 8009096:	d10e      	bne.n	80090b6 <__mcmp+0x2a>
 8009098:	3314      	adds	r3, #20
 800909a:	3114      	adds	r1, #20
 800909c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80090a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80090a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090ac:	4295      	cmp	r5, r2
 80090ae:	d003      	beq.n	80090b8 <__mcmp+0x2c>
 80090b0:	d205      	bcs.n	80090be <__mcmp+0x32>
 80090b2:	f04f 30ff 	mov.w	r0, #4294967295
 80090b6:	bd30      	pop	{r4, r5, pc}
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	d3f3      	bcc.n	80090a4 <__mcmp+0x18>
 80090bc:	e7fb      	b.n	80090b6 <__mcmp+0x2a>
 80090be:	2001      	movs	r0, #1
 80090c0:	e7f9      	b.n	80090b6 <__mcmp+0x2a>
	...

080090c4 <__mdiff>:
 80090c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c8:	4689      	mov	r9, r1
 80090ca:	4606      	mov	r6, r0
 80090cc:	4611      	mov	r1, r2
 80090ce:	4648      	mov	r0, r9
 80090d0:	4614      	mov	r4, r2
 80090d2:	f7ff ffdb 	bl	800908c <__mcmp>
 80090d6:	1e05      	subs	r5, r0, #0
 80090d8:	d112      	bne.n	8009100 <__mdiff+0x3c>
 80090da:	4629      	mov	r1, r5
 80090dc:	4630      	mov	r0, r6
 80090de:	f7ff fd5b 	bl	8008b98 <_Balloc>
 80090e2:	4602      	mov	r2, r0
 80090e4:	b928      	cbnz	r0, 80090f2 <__mdiff+0x2e>
 80090e6:	4b3f      	ldr	r3, [pc, #252]	@ (80091e4 <__mdiff+0x120>)
 80090e8:	f240 2137 	movw	r1, #567	@ 0x237
 80090ec:	483e      	ldr	r0, [pc, #248]	@ (80091e8 <__mdiff+0x124>)
 80090ee:	f000 fb75 	bl	80097dc <__assert_func>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090f8:	4610      	mov	r0, r2
 80090fa:	b003      	add	sp, #12
 80090fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009100:	bfbc      	itt	lt
 8009102:	464b      	movlt	r3, r9
 8009104:	46a1      	movlt	r9, r4
 8009106:	4630      	mov	r0, r6
 8009108:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800910c:	bfba      	itte	lt
 800910e:	461c      	movlt	r4, r3
 8009110:	2501      	movlt	r5, #1
 8009112:	2500      	movge	r5, #0
 8009114:	f7ff fd40 	bl	8008b98 <_Balloc>
 8009118:	4602      	mov	r2, r0
 800911a:	b918      	cbnz	r0, 8009124 <__mdiff+0x60>
 800911c:	4b31      	ldr	r3, [pc, #196]	@ (80091e4 <__mdiff+0x120>)
 800911e:	f240 2145 	movw	r1, #581	@ 0x245
 8009122:	e7e3      	b.n	80090ec <__mdiff+0x28>
 8009124:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009128:	6926      	ldr	r6, [r4, #16]
 800912a:	60c5      	str	r5, [r0, #12]
 800912c:	f109 0310 	add.w	r3, r9, #16
 8009130:	f109 0514 	add.w	r5, r9, #20
 8009134:	f104 0e14 	add.w	lr, r4, #20
 8009138:	f100 0b14 	add.w	fp, r0, #20
 800913c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009140:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009144:	9301      	str	r3, [sp, #4]
 8009146:	46d9      	mov	r9, fp
 8009148:	f04f 0c00 	mov.w	ip, #0
 800914c:	9b01      	ldr	r3, [sp, #4]
 800914e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009152:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009156:	9301      	str	r3, [sp, #4]
 8009158:	fa1f f38a 	uxth.w	r3, sl
 800915c:	4619      	mov	r1, r3
 800915e:	b283      	uxth	r3, r0
 8009160:	1acb      	subs	r3, r1, r3
 8009162:	0c00      	lsrs	r0, r0, #16
 8009164:	4463      	add	r3, ip
 8009166:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800916a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800916e:	b29b      	uxth	r3, r3
 8009170:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009174:	4576      	cmp	r6, lr
 8009176:	f849 3b04 	str.w	r3, [r9], #4
 800917a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800917e:	d8e5      	bhi.n	800914c <__mdiff+0x88>
 8009180:	1b33      	subs	r3, r6, r4
 8009182:	3b15      	subs	r3, #21
 8009184:	f023 0303 	bic.w	r3, r3, #3
 8009188:	3415      	adds	r4, #21
 800918a:	3304      	adds	r3, #4
 800918c:	42a6      	cmp	r6, r4
 800918e:	bf38      	it	cc
 8009190:	2304      	movcc	r3, #4
 8009192:	441d      	add	r5, r3
 8009194:	445b      	add	r3, fp
 8009196:	461e      	mov	r6, r3
 8009198:	462c      	mov	r4, r5
 800919a:	4544      	cmp	r4, r8
 800919c:	d30e      	bcc.n	80091bc <__mdiff+0xf8>
 800919e:	f108 0103 	add.w	r1, r8, #3
 80091a2:	1b49      	subs	r1, r1, r5
 80091a4:	f021 0103 	bic.w	r1, r1, #3
 80091a8:	3d03      	subs	r5, #3
 80091aa:	45a8      	cmp	r8, r5
 80091ac:	bf38      	it	cc
 80091ae:	2100      	movcc	r1, #0
 80091b0:	440b      	add	r3, r1
 80091b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091b6:	b191      	cbz	r1, 80091de <__mdiff+0x11a>
 80091b8:	6117      	str	r7, [r2, #16]
 80091ba:	e79d      	b.n	80090f8 <__mdiff+0x34>
 80091bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80091c0:	46e6      	mov	lr, ip
 80091c2:	0c08      	lsrs	r0, r1, #16
 80091c4:	fa1c fc81 	uxtah	ip, ip, r1
 80091c8:	4471      	add	r1, lr
 80091ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091ce:	b289      	uxth	r1, r1
 80091d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091d4:	f846 1b04 	str.w	r1, [r6], #4
 80091d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091dc:	e7dd      	b.n	800919a <__mdiff+0xd6>
 80091de:	3f01      	subs	r7, #1
 80091e0:	e7e7      	b.n	80091b2 <__mdiff+0xee>
 80091e2:	bf00      	nop
 80091e4:	0801d50c 	.word	0x0801d50c
 80091e8:	0801d51d 	.word	0x0801d51d

080091ec <__d2b>:
 80091ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091f0:	460f      	mov	r7, r1
 80091f2:	2101      	movs	r1, #1
 80091f4:	ec59 8b10 	vmov	r8, r9, d0
 80091f8:	4616      	mov	r6, r2
 80091fa:	f7ff fccd 	bl	8008b98 <_Balloc>
 80091fe:	4604      	mov	r4, r0
 8009200:	b930      	cbnz	r0, 8009210 <__d2b+0x24>
 8009202:	4602      	mov	r2, r0
 8009204:	4b23      	ldr	r3, [pc, #140]	@ (8009294 <__d2b+0xa8>)
 8009206:	4824      	ldr	r0, [pc, #144]	@ (8009298 <__d2b+0xac>)
 8009208:	f240 310f 	movw	r1, #783	@ 0x30f
 800920c:	f000 fae6 	bl	80097dc <__assert_func>
 8009210:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009214:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009218:	b10d      	cbz	r5, 800921e <__d2b+0x32>
 800921a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800921e:	9301      	str	r3, [sp, #4]
 8009220:	f1b8 0300 	subs.w	r3, r8, #0
 8009224:	d023      	beq.n	800926e <__d2b+0x82>
 8009226:	4668      	mov	r0, sp
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	f7ff fd7c 	bl	8008d26 <__lo0bits>
 800922e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009232:	b1d0      	cbz	r0, 800926a <__d2b+0x7e>
 8009234:	f1c0 0320 	rsb	r3, r0, #32
 8009238:	fa02 f303 	lsl.w	r3, r2, r3
 800923c:	430b      	orrs	r3, r1
 800923e:	40c2      	lsrs	r2, r0
 8009240:	6163      	str	r3, [r4, #20]
 8009242:	9201      	str	r2, [sp, #4]
 8009244:	9b01      	ldr	r3, [sp, #4]
 8009246:	61a3      	str	r3, [r4, #24]
 8009248:	2b00      	cmp	r3, #0
 800924a:	bf0c      	ite	eq
 800924c:	2201      	moveq	r2, #1
 800924e:	2202      	movne	r2, #2
 8009250:	6122      	str	r2, [r4, #16]
 8009252:	b1a5      	cbz	r5, 800927e <__d2b+0x92>
 8009254:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009258:	4405      	add	r5, r0
 800925a:	603d      	str	r5, [r7, #0]
 800925c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009260:	6030      	str	r0, [r6, #0]
 8009262:	4620      	mov	r0, r4
 8009264:	b003      	add	sp, #12
 8009266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800926a:	6161      	str	r1, [r4, #20]
 800926c:	e7ea      	b.n	8009244 <__d2b+0x58>
 800926e:	a801      	add	r0, sp, #4
 8009270:	f7ff fd59 	bl	8008d26 <__lo0bits>
 8009274:	9b01      	ldr	r3, [sp, #4]
 8009276:	6163      	str	r3, [r4, #20]
 8009278:	3020      	adds	r0, #32
 800927a:	2201      	movs	r2, #1
 800927c:	e7e8      	b.n	8009250 <__d2b+0x64>
 800927e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009282:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009286:	6038      	str	r0, [r7, #0]
 8009288:	6918      	ldr	r0, [r3, #16]
 800928a:	f7ff fd2d 	bl	8008ce8 <__hi0bits>
 800928e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009292:	e7e5      	b.n	8009260 <__d2b+0x74>
 8009294:	0801d50c 	.word	0x0801d50c
 8009298:	0801d51d 	.word	0x0801d51d

0800929c <__sfputc_r>:
 800929c:	6893      	ldr	r3, [r2, #8]
 800929e:	3b01      	subs	r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	b410      	push	{r4}
 80092a4:	6093      	str	r3, [r2, #8]
 80092a6:	da08      	bge.n	80092ba <__sfputc_r+0x1e>
 80092a8:	6994      	ldr	r4, [r2, #24]
 80092aa:	42a3      	cmp	r3, r4
 80092ac:	db01      	blt.n	80092b2 <__sfputc_r+0x16>
 80092ae:	290a      	cmp	r1, #10
 80092b0:	d103      	bne.n	80092ba <__sfputc_r+0x1e>
 80092b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092b6:	f000 b9df 	b.w	8009678 <__swbuf_r>
 80092ba:	6813      	ldr	r3, [r2, #0]
 80092bc:	1c58      	adds	r0, r3, #1
 80092be:	6010      	str	r0, [r2, #0]
 80092c0:	7019      	strb	r1, [r3, #0]
 80092c2:	4608      	mov	r0, r1
 80092c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092c8:	4770      	bx	lr

080092ca <__sfputs_r>:
 80092ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092cc:	4606      	mov	r6, r0
 80092ce:	460f      	mov	r7, r1
 80092d0:	4614      	mov	r4, r2
 80092d2:	18d5      	adds	r5, r2, r3
 80092d4:	42ac      	cmp	r4, r5
 80092d6:	d101      	bne.n	80092dc <__sfputs_r+0x12>
 80092d8:	2000      	movs	r0, #0
 80092da:	e007      	b.n	80092ec <__sfputs_r+0x22>
 80092dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092e0:	463a      	mov	r2, r7
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7ff ffda 	bl	800929c <__sfputc_r>
 80092e8:	1c43      	adds	r3, r0, #1
 80092ea:	d1f3      	bne.n	80092d4 <__sfputs_r+0xa>
 80092ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080092f0 <_vfiprintf_r>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	460d      	mov	r5, r1
 80092f6:	b09d      	sub	sp, #116	@ 0x74
 80092f8:	4614      	mov	r4, r2
 80092fa:	4698      	mov	r8, r3
 80092fc:	4606      	mov	r6, r0
 80092fe:	b118      	cbz	r0, 8009308 <_vfiprintf_r+0x18>
 8009300:	6a03      	ldr	r3, [r0, #32]
 8009302:	b90b      	cbnz	r3, 8009308 <_vfiprintf_r+0x18>
 8009304:	f7fe fbee 	bl	8007ae4 <__sinit>
 8009308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800930a:	07d9      	lsls	r1, r3, #31
 800930c:	d405      	bmi.n	800931a <_vfiprintf_r+0x2a>
 800930e:	89ab      	ldrh	r3, [r5, #12]
 8009310:	059a      	lsls	r2, r3, #22
 8009312:	d402      	bmi.n	800931a <_vfiprintf_r+0x2a>
 8009314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009316:	f7fe fcee 	bl	8007cf6 <__retarget_lock_acquire_recursive>
 800931a:	89ab      	ldrh	r3, [r5, #12]
 800931c:	071b      	lsls	r3, r3, #28
 800931e:	d501      	bpl.n	8009324 <_vfiprintf_r+0x34>
 8009320:	692b      	ldr	r3, [r5, #16]
 8009322:	b99b      	cbnz	r3, 800934c <_vfiprintf_r+0x5c>
 8009324:	4629      	mov	r1, r5
 8009326:	4630      	mov	r0, r6
 8009328:	f000 f9e4 	bl	80096f4 <__swsetup_r>
 800932c:	b170      	cbz	r0, 800934c <_vfiprintf_r+0x5c>
 800932e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009330:	07dc      	lsls	r4, r3, #31
 8009332:	d504      	bpl.n	800933e <_vfiprintf_r+0x4e>
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	b01d      	add	sp, #116	@ 0x74
 800933a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933e:	89ab      	ldrh	r3, [r5, #12]
 8009340:	0598      	lsls	r0, r3, #22
 8009342:	d4f7      	bmi.n	8009334 <_vfiprintf_r+0x44>
 8009344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009346:	f7fe fcd7 	bl	8007cf8 <__retarget_lock_release_recursive>
 800934a:	e7f3      	b.n	8009334 <_vfiprintf_r+0x44>
 800934c:	2300      	movs	r3, #0
 800934e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009350:	2320      	movs	r3, #32
 8009352:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009356:	f8cd 800c 	str.w	r8, [sp, #12]
 800935a:	2330      	movs	r3, #48	@ 0x30
 800935c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800950c <_vfiprintf_r+0x21c>
 8009360:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009364:	f04f 0901 	mov.w	r9, #1
 8009368:	4623      	mov	r3, r4
 800936a:	469a      	mov	sl, r3
 800936c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009370:	b10a      	cbz	r2, 8009376 <_vfiprintf_r+0x86>
 8009372:	2a25      	cmp	r2, #37	@ 0x25
 8009374:	d1f9      	bne.n	800936a <_vfiprintf_r+0x7a>
 8009376:	ebba 0b04 	subs.w	fp, sl, r4
 800937a:	d00b      	beq.n	8009394 <_vfiprintf_r+0xa4>
 800937c:	465b      	mov	r3, fp
 800937e:	4622      	mov	r2, r4
 8009380:	4629      	mov	r1, r5
 8009382:	4630      	mov	r0, r6
 8009384:	f7ff ffa1 	bl	80092ca <__sfputs_r>
 8009388:	3001      	adds	r0, #1
 800938a:	f000 80a7 	beq.w	80094dc <_vfiprintf_r+0x1ec>
 800938e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009390:	445a      	add	r2, fp
 8009392:	9209      	str	r2, [sp, #36]	@ 0x24
 8009394:	f89a 3000 	ldrb.w	r3, [sl]
 8009398:	2b00      	cmp	r3, #0
 800939a:	f000 809f 	beq.w	80094dc <_vfiprintf_r+0x1ec>
 800939e:	2300      	movs	r3, #0
 80093a0:	f04f 32ff 	mov.w	r2, #4294967295
 80093a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093a8:	f10a 0a01 	add.w	sl, sl, #1
 80093ac:	9304      	str	r3, [sp, #16]
 80093ae:	9307      	str	r3, [sp, #28]
 80093b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80093b6:	4654      	mov	r4, sl
 80093b8:	2205      	movs	r2, #5
 80093ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093be:	4853      	ldr	r0, [pc, #332]	@ (800950c <_vfiprintf_r+0x21c>)
 80093c0:	f7f6 ff86 	bl	80002d0 <memchr>
 80093c4:	9a04      	ldr	r2, [sp, #16]
 80093c6:	b9d8      	cbnz	r0, 8009400 <_vfiprintf_r+0x110>
 80093c8:	06d1      	lsls	r1, r2, #27
 80093ca:	bf44      	itt	mi
 80093cc:	2320      	movmi	r3, #32
 80093ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093d2:	0713      	lsls	r3, r2, #28
 80093d4:	bf44      	itt	mi
 80093d6:	232b      	movmi	r3, #43	@ 0x2b
 80093d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093dc:	f89a 3000 	ldrb.w	r3, [sl]
 80093e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80093e2:	d015      	beq.n	8009410 <_vfiprintf_r+0x120>
 80093e4:	9a07      	ldr	r2, [sp, #28]
 80093e6:	4654      	mov	r4, sl
 80093e8:	2000      	movs	r0, #0
 80093ea:	f04f 0c0a 	mov.w	ip, #10
 80093ee:	4621      	mov	r1, r4
 80093f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093f4:	3b30      	subs	r3, #48	@ 0x30
 80093f6:	2b09      	cmp	r3, #9
 80093f8:	d94b      	bls.n	8009492 <_vfiprintf_r+0x1a2>
 80093fa:	b1b0      	cbz	r0, 800942a <_vfiprintf_r+0x13a>
 80093fc:	9207      	str	r2, [sp, #28]
 80093fe:	e014      	b.n	800942a <_vfiprintf_r+0x13a>
 8009400:	eba0 0308 	sub.w	r3, r0, r8
 8009404:	fa09 f303 	lsl.w	r3, r9, r3
 8009408:	4313      	orrs	r3, r2
 800940a:	9304      	str	r3, [sp, #16]
 800940c:	46a2      	mov	sl, r4
 800940e:	e7d2      	b.n	80093b6 <_vfiprintf_r+0xc6>
 8009410:	9b03      	ldr	r3, [sp, #12]
 8009412:	1d19      	adds	r1, r3, #4
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	9103      	str	r1, [sp, #12]
 8009418:	2b00      	cmp	r3, #0
 800941a:	bfbb      	ittet	lt
 800941c:	425b      	neglt	r3, r3
 800941e:	f042 0202 	orrlt.w	r2, r2, #2
 8009422:	9307      	strge	r3, [sp, #28]
 8009424:	9307      	strlt	r3, [sp, #28]
 8009426:	bfb8      	it	lt
 8009428:	9204      	strlt	r2, [sp, #16]
 800942a:	7823      	ldrb	r3, [r4, #0]
 800942c:	2b2e      	cmp	r3, #46	@ 0x2e
 800942e:	d10a      	bne.n	8009446 <_vfiprintf_r+0x156>
 8009430:	7863      	ldrb	r3, [r4, #1]
 8009432:	2b2a      	cmp	r3, #42	@ 0x2a
 8009434:	d132      	bne.n	800949c <_vfiprintf_r+0x1ac>
 8009436:	9b03      	ldr	r3, [sp, #12]
 8009438:	1d1a      	adds	r2, r3, #4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	9203      	str	r2, [sp, #12]
 800943e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009442:	3402      	adds	r4, #2
 8009444:	9305      	str	r3, [sp, #20]
 8009446:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800951c <_vfiprintf_r+0x22c>
 800944a:	7821      	ldrb	r1, [r4, #0]
 800944c:	2203      	movs	r2, #3
 800944e:	4650      	mov	r0, sl
 8009450:	f7f6 ff3e 	bl	80002d0 <memchr>
 8009454:	b138      	cbz	r0, 8009466 <_vfiprintf_r+0x176>
 8009456:	9b04      	ldr	r3, [sp, #16]
 8009458:	eba0 000a 	sub.w	r0, r0, sl
 800945c:	2240      	movs	r2, #64	@ 0x40
 800945e:	4082      	lsls	r2, r0
 8009460:	4313      	orrs	r3, r2
 8009462:	3401      	adds	r4, #1
 8009464:	9304      	str	r3, [sp, #16]
 8009466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946a:	4829      	ldr	r0, [pc, #164]	@ (8009510 <_vfiprintf_r+0x220>)
 800946c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009470:	2206      	movs	r2, #6
 8009472:	f7f6 ff2d 	bl	80002d0 <memchr>
 8009476:	2800      	cmp	r0, #0
 8009478:	d03f      	beq.n	80094fa <_vfiprintf_r+0x20a>
 800947a:	4b26      	ldr	r3, [pc, #152]	@ (8009514 <_vfiprintf_r+0x224>)
 800947c:	bb1b      	cbnz	r3, 80094c6 <_vfiprintf_r+0x1d6>
 800947e:	9b03      	ldr	r3, [sp, #12]
 8009480:	3307      	adds	r3, #7
 8009482:	f023 0307 	bic.w	r3, r3, #7
 8009486:	3308      	adds	r3, #8
 8009488:	9303      	str	r3, [sp, #12]
 800948a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800948c:	443b      	add	r3, r7
 800948e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009490:	e76a      	b.n	8009368 <_vfiprintf_r+0x78>
 8009492:	fb0c 3202 	mla	r2, ip, r2, r3
 8009496:	460c      	mov	r4, r1
 8009498:	2001      	movs	r0, #1
 800949a:	e7a8      	b.n	80093ee <_vfiprintf_r+0xfe>
 800949c:	2300      	movs	r3, #0
 800949e:	3401      	adds	r4, #1
 80094a0:	9305      	str	r3, [sp, #20]
 80094a2:	4619      	mov	r1, r3
 80094a4:	f04f 0c0a 	mov.w	ip, #10
 80094a8:	4620      	mov	r0, r4
 80094aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ae:	3a30      	subs	r2, #48	@ 0x30
 80094b0:	2a09      	cmp	r2, #9
 80094b2:	d903      	bls.n	80094bc <_vfiprintf_r+0x1cc>
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d0c6      	beq.n	8009446 <_vfiprintf_r+0x156>
 80094b8:	9105      	str	r1, [sp, #20]
 80094ba:	e7c4      	b.n	8009446 <_vfiprintf_r+0x156>
 80094bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80094c0:	4604      	mov	r4, r0
 80094c2:	2301      	movs	r3, #1
 80094c4:	e7f0      	b.n	80094a8 <_vfiprintf_r+0x1b8>
 80094c6:	ab03      	add	r3, sp, #12
 80094c8:	9300      	str	r3, [sp, #0]
 80094ca:	462a      	mov	r2, r5
 80094cc:	4b12      	ldr	r3, [pc, #72]	@ (8009518 <_vfiprintf_r+0x228>)
 80094ce:	a904      	add	r1, sp, #16
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7fd fec3 	bl	800725c <_printf_float>
 80094d6:	4607      	mov	r7, r0
 80094d8:	1c78      	adds	r0, r7, #1
 80094da:	d1d6      	bne.n	800948a <_vfiprintf_r+0x19a>
 80094dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094de:	07d9      	lsls	r1, r3, #31
 80094e0:	d405      	bmi.n	80094ee <_vfiprintf_r+0x1fe>
 80094e2:	89ab      	ldrh	r3, [r5, #12]
 80094e4:	059a      	lsls	r2, r3, #22
 80094e6:	d402      	bmi.n	80094ee <_vfiprintf_r+0x1fe>
 80094e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094ea:	f7fe fc05 	bl	8007cf8 <__retarget_lock_release_recursive>
 80094ee:	89ab      	ldrh	r3, [r5, #12]
 80094f0:	065b      	lsls	r3, r3, #25
 80094f2:	f53f af1f 	bmi.w	8009334 <_vfiprintf_r+0x44>
 80094f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094f8:	e71e      	b.n	8009338 <_vfiprintf_r+0x48>
 80094fa:	ab03      	add	r3, sp, #12
 80094fc:	9300      	str	r3, [sp, #0]
 80094fe:	462a      	mov	r2, r5
 8009500:	4b05      	ldr	r3, [pc, #20]	@ (8009518 <_vfiprintf_r+0x228>)
 8009502:	a904      	add	r1, sp, #16
 8009504:	4630      	mov	r0, r6
 8009506:	f7fe f941 	bl	800778c <_printf_i>
 800950a:	e7e4      	b.n	80094d6 <_vfiprintf_r+0x1e6>
 800950c:	0801d678 	.word	0x0801d678
 8009510:	0801d682 	.word	0x0801d682
 8009514:	0800725d 	.word	0x0800725d
 8009518:	080092cb 	.word	0x080092cb
 800951c:	0801d67e 	.word	0x0801d67e

08009520 <__sflush_r>:
 8009520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009528:	0716      	lsls	r6, r2, #28
 800952a:	4605      	mov	r5, r0
 800952c:	460c      	mov	r4, r1
 800952e:	d454      	bmi.n	80095da <__sflush_r+0xba>
 8009530:	684b      	ldr	r3, [r1, #4]
 8009532:	2b00      	cmp	r3, #0
 8009534:	dc02      	bgt.n	800953c <__sflush_r+0x1c>
 8009536:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009538:	2b00      	cmp	r3, #0
 800953a:	dd48      	ble.n	80095ce <__sflush_r+0xae>
 800953c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800953e:	2e00      	cmp	r6, #0
 8009540:	d045      	beq.n	80095ce <__sflush_r+0xae>
 8009542:	2300      	movs	r3, #0
 8009544:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009548:	682f      	ldr	r7, [r5, #0]
 800954a:	6a21      	ldr	r1, [r4, #32]
 800954c:	602b      	str	r3, [r5, #0]
 800954e:	d030      	beq.n	80095b2 <__sflush_r+0x92>
 8009550:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009552:	89a3      	ldrh	r3, [r4, #12]
 8009554:	0759      	lsls	r1, r3, #29
 8009556:	d505      	bpl.n	8009564 <__sflush_r+0x44>
 8009558:	6863      	ldr	r3, [r4, #4]
 800955a:	1ad2      	subs	r2, r2, r3
 800955c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800955e:	b10b      	cbz	r3, 8009564 <__sflush_r+0x44>
 8009560:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009562:	1ad2      	subs	r2, r2, r3
 8009564:	2300      	movs	r3, #0
 8009566:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009568:	6a21      	ldr	r1, [r4, #32]
 800956a:	4628      	mov	r0, r5
 800956c:	47b0      	blx	r6
 800956e:	1c43      	adds	r3, r0, #1
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	d106      	bne.n	8009582 <__sflush_r+0x62>
 8009574:	6829      	ldr	r1, [r5, #0]
 8009576:	291d      	cmp	r1, #29
 8009578:	d82b      	bhi.n	80095d2 <__sflush_r+0xb2>
 800957a:	4a2a      	ldr	r2, [pc, #168]	@ (8009624 <__sflush_r+0x104>)
 800957c:	410a      	asrs	r2, r1
 800957e:	07d6      	lsls	r6, r2, #31
 8009580:	d427      	bmi.n	80095d2 <__sflush_r+0xb2>
 8009582:	2200      	movs	r2, #0
 8009584:	6062      	str	r2, [r4, #4]
 8009586:	04d9      	lsls	r1, r3, #19
 8009588:	6922      	ldr	r2, [r4, #16]
 800958a:	6022      	str	r2, [r4, #0]
 800958c:	d504      	bpl.n	8009598 <__sflush_r+0x78>
 800958e:	1c42      	adds	r2, r0, #1
 8009590:	d101      	bne.n	8009596 <__sflush_r+0x76>
 8009592:	682b      	ldr	r3, [r5, #0]
 8009594:	b903      	cbnz	r3, 8009598 <__sflush_r+0x78>
 8009596:	6560      	str	r0, [r4, #84]	@ 0x54
 8009598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800959a:	602f      	str	r7, [r5, #0]
 800959c:	b1b9      	cbz	r1, 80095ce <__sflush_r+0xae>
 800959e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095a2:	4299      	cmp	r1, r3
 80095a4:	d002      	beq.n	80095ac <__sflush_r+0x8c>
 80095a6:	4628      	mov	r0, r5
 80095a8:	f7ff f9f6 	bl	8008998 <_free_r>
 80095ac:	2300      	movs	r3, #0
 80095ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80095b0:	e00d      	b.n	80095ce <__sflush_r+0xae>
 80095b2:	2301      	movs	r3, #1
 80095b4:	4628      	mov	r0, r5
 80095b6:	47b0      	blx	r6
 80095b8:	4602      	mov	r2, r0
 80095ba:	1c50      	adds	r0, r2, #1
 80095bc:	d1c9      	bne.n	8009552 <__sflush_r+0x32>
 80095be:	682b      	ldr	r3, [r5, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d0c6      	beq.n	8009552 <__sflush_r+0x32>
 80095c4:	2b1d      	cmp	r3, #29
 80095c6:	d001      	beq.n	80095cc <__sflush_r+0xac>
 80095c8:	2b16      	cmp	r3, #22
 80095ca:	d11e      	bne.n	800960a <__sflush_r+0xea>
 80095cc:	602f      	str	r7, [r5, #0]
 80095ce:	2000      	movs	r0, #0
 80095d0:	e022      	b.n	8009618 <__sflush_r+0xf8>
 80095d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095d6:	b21b      	sxth	r3, r3
 80095d8:	e01b      	b.n	8009612 <__sflush_r+0xf2>
 80095da:	690f      	ldr	r7, [r1, #16]
 80095dc:	2f00      	cmp	r7, #0
 80095de:	d0f6      	beq.n	80095ce <__sflush_r+0xae>
 80095e0:	0793      	lsls	r3, r2, #30
 80095e2:	680e      	ldr	r6, [r1, #0]
 80095e4:	bf08      	it	eq
 80095e6:	694b      	ldreq	r3, [r1, #20]
 80095e8:	600f      	str	r7, [r1, #0]
 80095ea:	bf18      	it	ne
 80095ec:	2300      	movne	r3, #0
 80095ee:	eba6 0807 	sub.w	r8, r6, r7
 80095f2:	608b      	str	r3, [r1, #8]
 80095f4:	f1b8 0f00 	cmp.w	r8, #0
 80095f8:	dde9      	ble.n	80095ce <__sflush_r+0xae>
 80095fa:	6a21      	ldr	r1, [r4, #32]
 80095fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80095fe:	4643      	mov	r3, r8
 8009600:	463a      	mov	r2, r7
 8009602:	4628      	mov	r0, r5
 8009604:	47b0      	blx	r6
 8009606:	2800      	cmp	r0, #0
 8009608:	dc08      	bgt.n	800961c <__sflush_r+0xfc>
 800960a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800960e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009612:	81a3      	strh	r3, [r4, #12]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800961c:	4407      	add	r7, r0
 800961e:	eba8 0800 	sub.w	r8, r8, r0
 8009622:	e7e7      	b.n	80095f4 <__sflush_r+0xd4>
 8009624:	dfbffffe 	.word	0xdfbffffe

08009628 <_fflush_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	690b      	ldr	r3, [r1, #16]
 800962c:	4605      	mov	r5, r0
 800962e:	460c      	mov	r4, r1
 8009630:	b913      	cbnz	r3, 8009638 <_fflush_r+0x10>
 8009632:	2500      	movs	r5, #0
 8009634:	4628      	mov	r0, r5
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	b118      	cbz	r0, 8009642 <_fflush_r+0x1a>
 800963a:	6a03      	ldr	r3, [r0, #32]
 800963c:	b90b      	cbnz	r3, 8009642 <_fflush_r+0x1a>
 800963e:	f7fe fa51 	bl	8007ae4 <__sinit>
 8009642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d0f3      	beq.n	8009632 <_fflush_r+0xa>
 800964a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800964c:	07d0      	lsls	r0, r2, #31
 800964e:	d404      	bmi.n	800965a <_fflush_r+0x32>
 8009650:	0599      	lsls	r1, r3, #22
 8009652:	d402      	bmi.n	800965a <_fflush_r+0x32>
 8009654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009656:	f7fe fb4e 	bl	8007cf6 <__retarget_lock_acquire_recursive>
 800965a:	4628      	mov	r0, r5
 800965c:	4621      	mov	r1, r4
 800965e:	f7ff ff5f 	bl	8009520 <__sflush_r>
 8009662:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009664:	07da      	lsls	r2, r3, #31
 8009666:	4605      	mov	r5, r0
 8009668:	d4e4      	bmi.n	8009634 <_fflush_r+0xc>
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	059b      	lsls	r3, r3, #22
 800966e:	d4e1      	bmi.n	8009634 <_fflush_r+0xc>
 8009670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009672:	f7fe fb41 	bl	8007cf8 <__retarget_lock_release_recursive>
 8009676:	e7dd      	b.n	8009634 <_fflush_r+0xc>

08009678 <__swbuf_r>:
 8009678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967a:	460e      	mov	r6, r1
 800967c:	4614      	mov	r4, r2
 800967e:	4605      	mov	r5, r0
 8009680:	b118      	cbz	r0, 800968a <__swbuf_r+0x12>
 8009682:	6a03      	ldr	r3, [r0, #32]
 8009684:	b90b      	cbnz	r3, 800968a <__swbuf_r+0x12>
 8009686:	f7fe fa2d 	bl	8007ae4 <__sinit>
 800968a:	69a3      	ldr	r3, [r4, #24]
 800968c:	60a3      	str	r3, [r4, #8]
 800968e:	89a3      	ldrh	r3, [r4, #12]
 8009690:	071a      	lsls	r2, r3, #28
 8009692:	d501      	bpl.n	8009698 <__swbuf_r+0x20>
 8009694:	6923      	ldr	r3, [r4, #16]
 8009696:	b943      	cbnz	r3, 80096aa <__swbuf_r+0x32>
 8009698:	4621      	mov	r1, r4
 800969a:	4628      	mov	r0, r5
 800969c:	f000 f82a 	bl	80096f4 <__swsetup_r>
 80096a0:	b118      	cbz	r0, 80096aa <__swbuf_r+0x32>
 80096a2:	f04f 37ff 	mov.w	r7, #4294967295
 80096a6:	4638      	mov	r0, r7
 80096a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	6922      	ldr	r2, [r4, #16]
 80096ae:	1a98      	subs	r0, r3, r2
 80096b0:	6963      	ldr	r3, [r4, #20]
 80096b2:	b2f6      	uxtb	r6, r6
 80096b4:	4283      	cmp	r3, r0
 80096b6:	4637      	mov	r7, r6
 80096b8:	dc05      	bgt.n	80096c6 <__swbuf_r+0x4e>
 80096ba:	4621      	mov	r1, r4
 80096bc:	4628      	mov	r0, r5
 80096be:	f7ff ffb3 	bl	8009628 <_fflush_r>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d1ed      	bne.n	80096a2 <__swbuf_r+0x2a>
 80096c6:	68a3      	ldr	r3, [r4, #8]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	60a3      	str	r3, [r4, #8]
 80096cc:	6823      	ldr	r3, [r4, #0]
 80096ce:	1c5a      	adds	r2, r3, #1
 80096d0:	6022      	str	r2, [r4, #0]
 80096d2:	701e      	strb	r6, [r3, #0]
 80096d4:	6962      	ldr	r2, [r4, #20]
 80096d6:	1c43      	adds	r3, r0, #1
 80096d8:	429a      	cmp	r2, r3
 80096da:	d004      	beq.n	80096e6 <__swbuf_r+0x6e>
 80096dc:	89a3      	ldrh	r3, [r4, #12]
 80096de:	07db      	lsls	r3, r3, #31
 80096e0:	d5e1      	bpl.n	80096a6 <__swbuf_r+0x2e>
 80096e2:	2e0a      	cmp	r6, #10
 80096e4:	d1df      	bne.n	80096a6 <__swbuf_r+0x2e>
 80096e6:	4621      	mov	r1, r4
 80096e8:	4628      	mov	r0, r5
 80096ea:	f7ff ff9d 	bl	8009628 <_fflush_r>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d0d9      	beq.n	80096a6 <__swbuf_r+0x2e>
 80096f2:	e7d6      	b.n	80096a2 <__swbuf_r+0x2a>

080096f4 <__swsetup_r>:
 80096f4:	b538      	push	{r3, r4, r5, lr}
 80096f6:	4b29      	ldr	r3, [pc, #164]	@ (800979c <__swsetup_r+0xa8>)
 80096f8:	4605      	mov	r5, r0
 80096fa:	6818      	ldr	r0, [r3, #0]
 80096fc:	460c      	mov	r4, r1
 80096fe:	b118      	cbz	r0, 8009708 <__swsetup_r+0x14>
 8009700:	6a03      	ldr	r3, [r0, #32]
 8009702:	b90b      	cbnz	r3, 8009708 <__swsetup_r+0x14>
 8009704:	f7fe f9ee 	bl	8007ae4 <__sinit>
 8009708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800970c:	0719      	lsls	r1, r3, #28
 800970e:	d422      	bmi.n	8009756 <__swsetup_r+0x62>
 8009710:	06da      	lsls	r2, r3, #27
 8009712:	d407      	bmi.n	8009724 <__swsetup_r+0x30>
 8009714:	2209      	movs	r2, #9
 8009716:	602a      	str	r2, [r5, #0]
 8009718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800971c:	81a3      	strh	r3, [r4, #12]
 800971e:	f04f 30ff 	mov.w	r0, #4294967295
 8009722:	e033      	b.n	800978c <__swsetup_r+0x98>
 8009724:	0758      	lsls	r0, r3, #29
 8009726:	d512      	bpl.n	800974e <__swsetup_r+0x5a>
 8009728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800972a:	b141      	cbz	r1, 800973e <__swsetup_r+0x4a>
 800972c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009730:	4299      	cmp	r1, r3
 8009732:	d002      	beq.n	800973a <__swsetup_r+0x46>
 8009734:	4628      	mov	r0, r5
 8009736:	f7ff f92f 	bl	8008998 <_free_r>
 800973a:	2300      	movs	r3, #0
 800973c:	6363      	str	r3, [r4, #52]	@ 0x34
 800973e:	89a3      	ldrh	r3, [r4, #12]
 8009740:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009744:	81a3      	strh	r3, [r4, #12]
 8009746:	2300      	movs	r3, #0
 8009748:	6063      	str	r3, [r4, #4]
 800974a:	6923      	ldr	r3, [r4, #16]
 800974c:	6023      	str	r3, [r4, #0]
 800974e:	89a3      	ldrh	r3, [r4, #12]
 8009750:	f043 0308 	orr.w	r3, r3, #8
 8009754:	81a3      	strh	r3, [r4, #12]
 8009756:	6923      	ldr	r3, [r4, #16]
 8009758:	b94b      	cbnz	r3, 800976e <__swsetup_r+0x7a>
 800975a:	89a3      	ldrh	r3, [r4, #12]
 800975c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009764:	d003      	beq.n	800976e <__swsetup_r+0x7a>
 8009766:	4621      	mov	r1, r4
 8009768:	4628      	mov	r0, r5
 800976a:	f000 f8c1 	bl	80098f0 <__smakebuf_r>
 800976e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009772:	f013 0201 	ands.w	r2, r3, #1
 8009776:	d00a      	beq.n	800978e <__swsetup_r+0x9a>
 8009778:	2200      	movs	r2, #0
 800977a:	60a2      	str	r2, [r4, #8]
 800977c:	6962      	ldr	r2, [r4, #20]
 800977e:	4252      	negs	r2, r2
 8009780:	61a2      	str	r2, [r4, #24]
 8009782:	6922      	ldr	r2, [r4, #16]
 8009784:	b942      	cbnz	r2, 8009798 <__swsetup_r+0xa4>
 8009786:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800978a:	d1c5      	bne.n	8009718 <__swsetup_r+0x24>
 800978c:	bd38      	pop	{r3, r4, r5, pc}
 800978e:	0799      	lsls	r1, r3, #30
 8009790:	bf58      	it	pl
 8009792:	6962      	ldrpl	r2, [r4, #20]
 8009794:	60a2      	str	r2, [r4, #8]
 8009796:	e7f4      	b.n	8009782 <__swsetup_r+0x8e>
 8009798:	2000      	movs	r0, #0
 800979a:	e7f7      	b.n	800978c <__swsetup_r+0x98>
 800979c:	20000018 	.word	0x20000018

080097a0 <_sbrk_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4d06      	ldr	r5, [pc, #24]	@ (80097bc <_sbrk_r+0x1c>)
 80097a4:	2300      	movs	r3, #0
 80097a6:	4604      	mov	r4, r0
 80097a8:	4608      	mov	r0, r1
 80097aa:	602b      	str	r3, [r5, #0]
 80097ac:	f7f8 ffd0 	bl	8002750 <_sbrk>
 80097b0:	1c43      	adds	r3, r0, #1
 80097b2:	d102      	bne.n	80097ba <_sbrk_r+0x1a>
 80097b4:	682b      	ldr	r3, [r5, #0]
 80097b6:	b103      	cbz	r3, 80097ba <_sbrk_r+0x1a>
 80097b8:	6023      	str	r3, [r4, #0]
 80097ba:	bd38      	pop	{r3, r4, r5, pc}
 80097bc:	20002284 	.word	0x20002284

080097c0 <memcpy>:
 80097c0:	440a      	add	r2, r1
 80097c2:	4291      	cmp	r1, r2
 80097c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80097c8:	d100      	bne.n	80097cc <memcpy+0xc>
 80097ca:	4770      	bx	lr
 80097cc:	b510      	push	{r4, lr}
 80097ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097d6:	4291      	cmp	r1, r2
 80097d8:	d1f9      	bne.n	80097ce <memcpy+0xe>
 80097da:	bd10      	pop	{r4, pc}

080097dc <__assert_func>:
 80097dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097de:	4614      	mov	r4, r2
 80097e0:	461a      	mov	r2, r3
 80097e2:	4b09      	ldr	r3, [pc, #36]	@ (8009808 <__assert_func+0x2c>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4605      	mov	r5, r0
 80097e8:	68d8      	ldr	r0, [r3, #12]
 80097ea:	b954      	cbnz	r4, 8009802 <__assert_func+0x26>
 80097ec:	4b07      	ldr	r3, [pc, #28]	@ (800980c <__assert_func+0x30>)
 80097ee:	461c      	mov	r4, r3
 80097f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097f4:	9100      	str	r1, [sp, #0]
 80097f6:	462b      	mov	r3, r5
 80097f8:	4905      	ldr	r1, [pc, #20]	@ (8009810 <__assert_func+0x34>)
 80097fa:	f000 f841 	bl	8009880 <fiprintf>
 80097fe:	f000 f8d5 	bl	80099ac <abort>
 8009802:	4b04      	ldr	r3, [pc, #16]	@ (8009814 <__assert_func+0x38>)
 8009804:	e7f4      	b.n	80097f0 <__assert_func+0x14>
 8009806:	bf00      	nop
 8009808:	20000018 	.word	0x20000018
 800980c:	0801d6ce 	.word	0x0801d6ce
 8009810:	0801d6a0 	.word	0x0801d6a0
 8009814:	0801d693 	.word	0x0801d693

08009818 <_calloc_r>:
 8009818:	b570      	push	{r4, r5, r6, lr}
 800981a:	fba1 5402 	umull	r5, r4, r1, r2
 800981e:	b93c      	cbnz	r4, 8009830 <_calloc_r+0x18>
 8009820:	4629      	mov	r1, r5
 8009822:	f7ff f92d 	bl	8008a80 <_malloc_r>
 8009826:	4606      	mov	r6, r0
 8009828:	b928      	cbnz	r0, 8009836 <_calloc_r+0x1e>
 800982a:	2600      	movs	r6, #0
 800982c:	4630      	mov	r0, r6
 800982e:	bd70      	pop	{r4, r5, r6, pc}
 8009830:	220c      	movs	r2, #12
 8009832:	6002      	str	r2, [r0, #0]
 8009834:	e7f9      	b.n	800982a <_calloc_r+0x12>
 8009836:	462a      	mov	r2, r5
 8009838:	4621      	mov	r1, r4
 800983a:	f7fe f9de 	bl	8007bfa <memset>
 800983e:	e7f5      	b.n	800982c <_calloc_r+0x14>

08009840 <__ascii_mbtowc>:
 8009840:	b082      	sub	sp, #8
 8009842:	b901      	cbnz	r1, 8009846 <__ascii_mbtowc+0x6>
 8009844:	a901      	add	r1, sp, #4
 8009846:	b142      	cbz	r2, 800985a <__ascii_mbtowc+0x1a>
 8009848:	b14b      	cbz	r3, 800985e <__ascii_mbtowc+0x1e>
 800984a:	7813      	ldrb	r3, [r2, #0]
 800984c:	600b      	str	r3, [r1, #0]
 800984e:	7812      	ldrb	r2, [r2, #0]
 8009850:	1e10      	subs	r0, r2, #0
 8009852:	bf18      	it	ne
 8009854:	2001      	movne	r0, #1
 8009856:	b002      	add	sp, #8
 8009858:	4770      	bx	lr
 800985a:	4610      	mov	r0, r2
 800985c:	e7fb      	b.n	8009856 <__ascii_mbtowc+0x16>
 800985e:	f06f 0001 	mvn.w	r0, #1
 8009862:	e7f8      	b.n	8009856 <__ascii_mbtowc+0x16>

08009864 <__ascii_wctomb>:
 8009864:	4603      	mov	r3, r0
 8009866:	4608      	mov	r0, r1
 8009868:	b141      	cbz	r1, 800987c <__ascii_wctomb+0x18>
 800986a:	2aff      	cmp	r2, #255	@ 0xff
 800986c:	d904      	bls.n	8009878 <__ascii_wctomb+0x14>
 800986e:	228a      	movs	r2, #138	@ 0x8a
 8009870:	601a      	str	r2, [r3, #0]
 8009872:	f04f 30ff 	mov.w	r0, #4294967295
 8009876:	4770      	bx	lr
 8009878:	700a      	strb	r2, [r1, #0]
 800987a:	2001      	movs	r0, #1
 800987c:	4770      	bx	lr
	...

08009880 <fiprintf>:
 8009880:	b40e      	push	{r1, r2, r3}
 8009882:	b503      	push	{r0, r1, lr}
 8009884:	4601      	mov	r1, r0
 8009886:	ab03      	add	r3, sp, #12
 8009888:	4805      	ldr	r0, [pc, #20]	@ (80098a0 <fiprintf+0x20>)
 800988a:	f853 2b04 	ldr.w	r2, [r3], #4
 800988e:	6800      	ldr	r0, [r0, #0]
 8009890:	9301      	str	r3, [sp, #4]
 8009892:	f7ff fd2d 	bl	80092f0 <_vfiprintf_r>
 8009896:	b002      	add	sp, #8
 8009898:	f85d eb04 	ldr.w	lr, [sp], #4
 800989c:	b003      	add	sp, #12
 800989e:	4770      	bx	lr
 80098a0:	20000018 	.word	0x20000018

080098a4 <__swhatbuf_r>:
 80098a4:	b570      	push	{r4, r5, r6, lr}
 80098a6:	460c      	mov	r4, r1
 80098a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ac:	2900      	cmp	r1, #0
 80098ae:	b096      	sub	sp, #88	@ 0x58
 80098b0:	4615      	mov	r5, r2
 80098b2:	461e      	mov	r6, r3
 80098b4:	da0d      	bge.n	80098d2 <__swhatbuf_r+0x2e>
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80098bc:	f04f 0100 	mov.w	r1, #0
 80098c0:	bf14      	ite	ne
 80098c2:	2340      	movne	r3, #64	@ 0x40
 80098c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80098c8:	2000      	movs	r0, #0
 80098ca:	6031      	str	r1, [r6, #0]
 80098cc:	602b      	str	r3, [r5, #0]
 80098ce:	b016      	add	sp, #88	@ 0x58
 80098d0:	bd70      	pop	{r4, r5, r6, pc}
 80098d2:	466a      	mov	r2, sp
 80098d4:	f000 f848 	bl	8009968 <_fstat_r>
 80098d8:	2800      	cmp	r0, #0
 80098da:	dbec      	blt.n	80098b6 <__swhatbuf_r+0x12>
 80098dc:	9901      	ldr	r1, [sp, #4]
 80098de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80098e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80098e6:	4259      	negs	r1, r3
 80098e8:	4159      	adcs	r1, r3
 80098ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098ee:	e7eb      	b.n	80098c8 <__swhatbuf_r+0x24>

080098f0 <__smakebuf_r>:
 80098f0:	898b      	ldrh	r3, [r1, #12]
 80098f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098f4:	079d      	lsls	r5, r3, #30
 80098f6:	4606      	mov	r6, r0
 80098f8:	460c      	mov	r4, r1
 80098fa:	d507      	bpl.n	800990c <__smakebuf_r+0x1c>
 80098fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	6123      	str	r3, [r4, #16]
 8009904:	2301      	movs	r3, #1
 8009906:	6163      	str	r3, [r4, #20]
 8009908:	b003      	add	sp, #12
 800990a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800990c:	ab01      	add	r3, sp, #4
 800990e:	466a      	mov	r2, sp
 8009910:	f7ff ffc8 	bl	80098a4 <__swhatbuf_r>
 8009914:	9f00      	ldr	r7, [sp, #0]
 8009916:	4605      	mov	r5, r0
 8009918:	4639      	mov	r1, r7
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff f8b0 	bl	8008a80 <_malloc_r>
 8009920:	b948      	cbnz	r0, 8009936 <__smakebuf_r+0x46>
 8009922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009926:	059a      	lsls	r2, r3, #22
 8009928:	d4ee      	bmi.n	8009908 <__smakebuf_r+0x18>
 800992a:	f023 0303 	bic.w	r3, r3, #3
 800992e:	f043 0302 	orr.w	r3, r3, #2
 8009932:	81a3      	strh	r3, [r4, #12]
 8009934:	e7e2      	b.n	80098fc <__smakebuf_r+0xc>
 8009936:	89a3      	ldrh	r3, [r4, #12]
 8009938:	6020      	str	r0, [r4, #0]
 800993a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800993e:	81a3      	strh	r3, [r4, #12]
 8009940:	9b01      	ldr	r3, [sp, #4]
 8009942:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009946:	b15b      	cbz	r3, 8009960 <__smakebuf_r+0x70>
 8009948:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800994c:	4630      	mov	r0, r6
 800994e:	f000 f81d 	bl	800998c <_isatty_r>
 8009952:	b128      	cbz	r0, 8009960 <__smakebuf_r+0x70>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	f023 0303 	bic.w	r3, r3, #3
 800995a:	f043 0301 	orr.w	r3, r3, #1
 800995e:	81a3      	strh	r3, [r4, #12]
 8009960:	89a3      	ldrh	r3, [r4, #12]
 8009962:	431d      	orrs	r5, r3
 8009964:	81a5      	strh	r5, [r4, #12]
 8009966:	e7cf      	b.n	8009908 <__smakebuf_r+0x18>

08009968 <_fstat_r>:
 8009968:	b538      	push	{r3, r4, r5, lr}
 800996a:	4d07      	ldr	r5, [pc, #28]	@ (8009988 <_fstat_r+0x20>)
 800996c:	2300      	movs	r3, #0
 800996e:	4604      	mov	r4, r0
 8009970:	4608      	mov	r0, r1
 8009972:	4611      	mov	r1, r2
 8009974:	602b      	str	r3, [r5, #0]
 8009976:	f7f8 fec3 	bl	8002700 <_fstat>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	d102      	bne.n	8009984 <_fstat_r+0x1c>
 800997e:	682b      	ldr	r3, [r5, #0]
 8009980:	b103      	cbz	r3, 8009984 <_fstat_r+0x1c>
 8009982:	6023      	str	r3, [r4, #0]
 8009984:	bd38      	pop	{r3, r4, r5, pc}
 8009986:	bf00      	nop
 8009988:	20002284 	.word	0x20002284

0800998c <_isatty_r>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4d06      	ldr	r5, [pc, #24]	@ (80099a8 <_isatty_r+0x1c>)
 8009990:	2300      	movs	r3, #0
 8009992:	4604      	mov	r4, r0
 8009994:	4608      	mov	r0, r1
 8009996:	602b      	str	r3, [r5, #0]
 8009998:	f7f8 fec2 	bl	8002720 <_isatty>
 800999c:	1c43      	adds	r3, r0, #1
 800999e:	d102      	bne.n	80099a6 <_isatty_r+0x1a>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	b103      	cbz	r3, 80099a6 <_isatty_r+0x1a>
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	bd38      	pop	{r3, r4, r5, pc}
 80099a8:	20002284 	.word	0x20002284

080099ac <abort>:
 80099ac:	b508      	push	{r3, lr}
 80099ae:	2006      	movs	r0, #6
 80099b0:	f000 f82c 	bl	8009a0c <raise>
 80099b4:	2001      	movs	r0, #1
 80099b6:	f7f8 fe6f 	bl	8002698 <_exit>

080099ba <_raise_r>:
 80099ba:	291f      	cmp	r1, #31
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4605      	mov	r5, r0
 80099c0:	460c      	mov	r4, r1
 80099c2:	d904      	bls.n	80099ce <_raise_r+0x14>
 80099c4:	2316      	movs	r3, #22
 80099c6:	6003      	str	r3, [r0, #0]
 80099c8:	f04f 30ff 	mov.w	r0, #4294967295
 80099cc:	bd38      	pop	{r3, r4, r5, pc}
 80099ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80099d0:	b112      	cbz	r2, 80099d8 <_raise_r+0x1e>
 80099d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099d6:	b94b      	cbnz	r3, 80099ec <_raise_r+0x32>
 80099d8:	4628      	mov	r0, r5
 80099da:	f000 f831 	bl	8009a40 <_getpid_r>
 80099de:	4622      	mov	r2, r4
 80099e0:	4601      	mov	r1, r0
 80099e2:	4628      	mov	r0, r5
 80099e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099e8:	f000 b818 	b.w	8009a1c <_kill_r>
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d00a      	beq.n	8009a06 <_raise_r+0x4c>
 80099f0:	1c59      	adds	r1, r3, #1
 80099f2:	d103      	bne.n	80099fc <_raise_r+0x42>
 80099f4:	2316      	movs	r3, #22
 80099f6:	6003      	str	r3, [r0, #0]
 80099f8:	2001      	movs	r0, #1
 80099fa:	e7e7      	b.n	80099cc <_raise_r+0x12>
 80099fc:	2100      	movs	r1, #0
 80099fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a02:	4620      	mov	r0, r4
 8009a04:	4798      	blx	r3
 8009a06:	2000      	movs	r0, #0
 8009a08:	e7e0      	b.n	80099cc <_raise_r+0x12>
	...

08009a0c <raise>:
 8009a0c:	4b02      	ldr	r3, [pc, #8]	@ (8009a18 <raise+0xc>)
 8009a0e:	4601      	mov	r1, r0
 8009a10:	6818      	ldr	r0, [r3, #0]
 8009a12:	f7ff bfd2 	b.w	80099ba <_raise_r>
 8009a16:	bf00      	nop
 8009a18:	20000018 	.word	0x20000018

08009a1c <_kill_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4d07      	ldr	r5, [pc, #28]	@ (8009a3c <_kill_r+0x20>)
 8009a20:	2300      	movs	r3, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	4611      	mov	r1, r2
 8009a28:	602b      	str	r3, [r5, #0]
 8009a2a:	f7f8 fe25 	bl	8002678 <_kill>
 8009a2e:	1c43      	adds	r3, r0, #1
 8009a30:	d102      	bne.n	8009a38 <_kill_r+0x1c>
 8009a32:	682b      	ldr	r3, [r5, #0]
 8009a34:	b103      	cbz	r3, 8009a38 <_kill_r+0x1c>
 8009a36:	6023      	str	r3, [r4, #0]
 8009a38:	bd38      	pop	{r3, r4, r5, pc}
 8009a3a:	bf00      	nop
 8009a3c:	20002284 	.word	0x20002284

08009a40 <_getpid_r>:
 8009a40:	f7f8 be12 	b.w	8002668 <_getpid>
 8009a44:	0000      	movs	r0, r0
	...

08009a48 <log>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	ed2d 8b02 	vpush	{d8}
 8009a4e:	ec55 4b10 	vmov	r4, r5, d0
 8009a52:	f000 f861 	bl	8009b18 <__ieee754_log>
 8009a56:	4622      	mov	r2, r4
 8009a58:	462b      	mov	r3, r5
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	4629      	mov	r1, r5
 8009a5e:	eeb0 8a40 	vmov.f32	s16, s0
 8009a62:	eef0 8a60 	vmov.f32	s17, s1
 8009a66:	f7f7 f8e1 	bl	8000c2c <__aeabi_dcmpun>
 8009a6a:	b998      	cbnz	r0, 8009a94 <log+0x4c>
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	2300      	movs	r3, #0
 8009a70:	4620      	mov	r0, r4
 8009a72:	4629      	mov	r1, r5
 8009a74:	f7f7 f8d0 	bl	8000c18 <__aeabi_dcmpgt>
 8009a78:	b960      	cbnz	r0, 8009a94 <log+0x4c>
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	4620      	mov	r0, r4
 8009a80:	4629      	mov	r1, r5
 8009a82:	f7f7 f8a1 	bl	8000bc8 <__aeabi_dcmpeq>
 8009a86:	b160      	cbz	r0, 8009aa2 <log+0x5a>
 8009a88:	f7fe f90a 	bl	8007ca0 <__errno>
 8009a8c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8009ab8 <log+0x70>
 8009a90:	2322      	movs	r3, #34	@ 0x22
 8009a92:	6003      	str	r3, [r0, #0]
 8009a94:	eeb0 0a48 	vmov.f32	s0, s16
 8009a98:	eef0 0a68 	vmov.f32	s1, s17
 8009a9c:	ecbd 8b02 	vpop	{d8}
 8009aa0:	bd38      	pop	{r3, r4, r5, pc}
 8009aa2:	f7fe f8fd 	bl	8007ca0 <__errno>
 8009aa6:	ecbd 8b02 	vpop	{d8}
 8009aaa:	2321      	movs	r3, #33	@ 0x21
 8009aac:	6003      	str	r3, [r0, #0]
 8009aae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ab2:	4803      	ldr	r0, [pc, #12]	@ (8009ac0 <log+0x78>)
 8009ab4:	f000 b824 	b.w	8009b00 <nan>
 8009ab8:	00000000 	.word	0x00000000
 8009abc:	fff00000 	.word	0xfff00000
 8009ac0:	0801d6ce 	.word	0x0801d6ce

08009ac4 <sqrtf>:
 8009ac4:	b508      	push	{r3, lr}
 8009ac6:	ed2d 8b02 	vpush	{d8}
 8009aca:	eeb0 8a40 	vmov.f32	s16, s0
 8009ace:	f000 f81f 	bl	8009b10 <__ieee754_sqrtf>
 8009ad2:	eeb4 8a48 	vcmp.f32	s16, s16
 8009ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ada:	d60c      	bvs.n	8009af6 <sqrtf+0x32>
 8009adc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009afc <sqrtf+0x38>
 8009ae0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ae8:	d505      	bpl.n	8009af6 <sqrtf+0x32>
 8009aea:	f7fe f8d9 	bl	8007ca0 <__errno>
 8009aee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009af2:	2321      	movs	r3, #33	@ 0x21
 8009af4:	6003      	str	r3, [r0, #0]
 8009af6:	ecbd 8b02 	vpop	{d8}
 8009afa:	bd08      	pop	{r3, pc}
 8009afc:	00000000 	.word	0x00000000

08009b00 <nan>:
 8009b00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009b08 <nan+0x8>
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	00000000 	.word	0x00000000
 8009b0c:	7ff80000 	.word	0x7ff80000

08009b10 <__ieee754_sqrtf>:
 8009b10:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009b14:	4770      	bx	lr
	...

08009b18 <__ieee754_log>:
 8009b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	ec51 0b10 	vmov	r0, r1, d0
 8009b20:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009b24:	b087      	sub	sp, #28
 8009b26:	460d      	mov	r5, r1
 8009b28:	da26      	bge.n	8009b78 <__ieee754_log+0x60>
 8009b2a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009b2e:	4303      	orrs	r3, r0
 8009b30:	4602      	mov	r2, r0
 8009b32:	d10a      	bne.n	8009b4a <__ieee754_log+0x32>
 8009b34:	49ce      	ldr	r1, [pc, #824]	@ (8009e70 <__ieee754_log+0x358>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	2300      	movs	r3, #0
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	f7f6 ff06 	bl	800094c <__aeabi_ddiv>
 8009b40:	ec41 0b10 	vmov	d0, r0, r1
 8009b44:	b007      	add	sp, #28
 8009b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b4a:	2900      	cmp	r1, #0
 8009b4c:	da05      	bge.n	8009b5a <__ieee754_log+0x42>
 8009b4e:	460b      	mov	r3, r1
 8009b50:	f7f6 fc1a 	bl	8000388 <__aeabi_dsub>
 8009b54:	2200      	movs	r2, #0
 8009b56:	2300      	movs	r3, #0
 8009b58:	e7f0      	b.n	8009b3c <__ieee754_log+0x24>
 8009b5a:	4bc6      	ldr	r3, [pc, #792]	@ (8009e74 <__ieee754_log+0x35c>)
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f7f6 fdcb 	bl	80006f8 <__aeabi_dmul>
 8009b62:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8009b66:	460d      	mov	r5, r1
 8009b68:	4ac3      	ldr	r2, [pc, #780]	@ (8009e78 <__ieee754_log+0x360>)
 8009b6a:	4295      	cmp	r5, r2
 8009b6c:	dd06      	ble.n	8009b7c <__ieee754_log+0x64>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	460b      	mov	r3, r1
 8009b72:	f7f6 fc0b 	bl	800038c <__adddf3>
 8009b76:	e7e3      	b.n	8009b40 <__ieee754_log+0x28>
 8009b78:	2300      	movs	r3, #0
 8009b7a:	e7f5      	b.n	8009b68 <__ieee754_log+0x50>
 8009b7c:	152c      	asrs	r4, r5, #20
 8009b7e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8009b82:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8009b86:	441c      	add	r4, r3
 8009b88:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8009b8c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8009b90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b94:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8009b98:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8009b9c:	ea42 0105 	orr.w	r1, r2, r5
 8009ba0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	4bb5      	ldr	r3, [pc, #724]	@ (8009e7c <__ieee754_log+0x364>)
 8009ba8:	f7f6 fbee 	bl	8000388 <__aeabi_dsub>
 8009bac:	1cab      	adds	r3, r5, #2
 8009bae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bb2:	2b02      	cmp	r3, #2
 8009bb4:	4682      	mov	sl, r0
 8009bb6:	468b      	mov	fp, r1
 8009bb8:	f04f 0200 	mov.w	r2, #0
 8009bbc:	dc53      	bgt.n	8009c66 <__ieee754_log+0x14e>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	f7f7 f802 	bl	8000bc8 <__aeabi_dcmpeq>
 8009bc4:	b1d0      	cbz	r0, 8009bfc <__ieee754_log+0xe4>
 8009bc6:	2c00      	cmp	r4, #0
 8009bc8:	f000 8120 	beq.w	8009e0c <__ieee754_log+0x2f4>
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f7f6 fd29 	bl	8000624 <__aeabi_i2d>
 8009bd2:	a391      	add	r3, pc, #580	@ (adr r3, 8009e18 <__ieee754_log+0x300>)
 8009bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd8:	4606      	mov	r6, r0
 8009bda:	460f      	mov	r7, r1
 8009bdc:	f7f6 fd8c 	bl	80006f8 <__aeabi_dmul>
 8009be0:	a38f      	add	r3, pc, #572	@ (adr r3, 8009e20 <__ieee754_log+0x308>)
 8009be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be6:	4604      	mov	r4, r0
 8009be8:	460d      	mov	r5, r1
 8009bea:	4630      	mov	r0, r6
 8009bec:	4639      	mov	r1, r7
 8009bee:	f7f6 fd83 	bl	80006f8 <__aeabi_dmul>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	e7ba      	b.n	8009b72 <__ieee754_log+0x5a>
 8009bfc:	a38a      	add	r3, pc, #552	@ (adr r3, 8009e28 <__ieee754_log+0x310>)
 8009bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c02:	4650      	mov	r0, sl
 8009c04:	4659      	mov	r1, fp
 8009c06:	f7f6 fd77 	bl	80006f8 <__aeabi_dmul>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	2000      	movs	r0, #0
 8009c10:	499b      	ldr	r1, [pc, #620]	@ (8009e80 <__ieee754_log+0x368>)
 8009c12:	f7f6 fbb9 	bl	8000388 <__aeabi_dsub>
 8009c16:	4652      	mov	r2, sl
 8009c18:	4606      	mov	r6, r0
 8009c1a:	460f      	mov	r7, r1
 8009c1c:	465b      	mov	r3, fp
 8009c1e:	4650      	mov	r0, sl
 8009c20:	4659      	mov	r1, fp
 8009c22:	f7f6 fd69 	bl	80006f8 <__aeabi_dmul>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4630      	mov	r0, r6
 8009c2c:	4639      	mov	r1, r7
 8009c2e:	f7f6 fd63 	bl	80006f8 <__aeabi_dmul>
 8009c32:	4606      	mov	r6, r0
 8009c34:	460f      	mov	r7, r1
 8009c36:	b914      	cbnz	r4, 8009c3e <__ieee754_log+0x126>
 8009c38:	4632      	mov	r2, r6
 8009c3a:	463b      	mov	r3, r7
 8009c3c:	e0a0      	b.n	8009d80 <__ieee754_log+0x268>
 8009c3e:	4620      	mov	r0, r4
 8009c40:	f7f6 fcf0 	bl	8000624 <__aeabi_i2d>
 8009c44:	a374      	add	r3, pc, #464	@ (adr r3, 8009e18 <__ieee754_log+0x300>)
 8009c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4a:	4680      	mov	r8, r0
 8009c4c:	4689      	mov	r9, r1
 8009c4e:	f7f6 fd53 	bl	80006f8 <__aeabi_dmul>
 8009c52:	a373      	add	r3, pc, #460	@ (adr r3, 8009e20 <__ieee754_log+0x308>)
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	4604      	mov	r4, r0
 8009c5a:	460d      	mov	r5, r1
 8009c5c:	4640      	mov	r0, r8
 8009c5e:	4649      	mov	r1, r9
 8009c60:	f7f6 fd4a 	bl	80006f8 <__aeabi_dmul>
 8009c64:	e0a5      	b.n	8009db2 <__ieee754_log+0x29a>
 8009c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009c6a:	f7f6 fb8f 	bl	800038c <__adddf3>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	4650      	mov	r0, sl
 8009c74:	4659      	mov	r1, fp
 8009c76:	f7f6 fe69 	bl	800094c <__aeabi_ddiv>
 8009c7a:	e9cd 0100 	strd	r0, r1, [sp]
 8009c7e:	4620      	mov	r0, r4
 8009c80:	f7f6 fcd0 	bl	8000624 <__aeabi_i2d>
 8009c84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c8c:	4610      	mov	r0, r2
 8009c8e:	4619      	mov	r1, r3
 8009c90:	f7f6 fd32 	bl	80006f8 <__aeabi_dmul>
 8009c94:	4602      	mov	r2, r0
 8009c96:	460b      	mov	r3, r1
 8009c98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c9c:	f7f6 fd2c 	bl	80006f8 <__aeabi_dmul>
 8009ca0:	a363      	add	r3, pc, #396	@ (adr r3, 8009e30 <__ieee754_log+0x318>)
 8009ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca6:	4680      	mov	r8, r0
 8009ca8:	4689      	mov	r9, r1
 8009caa:	f7f6 fd25 	bl	80006f8 <__aeabi_dmul>
 8009cae:	a362      	add	r3, pc, #392	@ (adr r3, 8009e38 <__ieee754_log+0x320>)
 8009cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb4:	f7f6 fb6a 	bl	800038c <__adddf3>
 8009cb8:	4642      	mov	r2, r8
 8009cba:	464b      	mov	r3, r9
 8009cbc:	f7f6 fd1c 	bl	80006f8 <__aeabi_dmul>
 8009cc0:	a35f      	add	r3, pc, #380	@ (adr r3, 8009e40 <__ieee754_log+0x328>)
 8009cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc6:	f7f6 fb61 	bl	800038c <__adddf3>
 8009cca:	4642      	mov	r2, r8
 8009ccc:	464b      	mov	r3, r9
 8009cce:	f7f6 fd13 	bl	80006f8 <__aeabi_dmul>
 8009cd2:	a35d      	add	r3, pc, #372	@ (adr r3, 8009e48 <__ieee754_log+0x330>)
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	f7f6 fb58 	bl	800038c <__adddf3>
 8009cdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ce0:	f7f6 fd0a 	bl	80006f8 <__aeabi_dmul>
 8009ce4:	a35a      	add	r3, pc, #360	@ (adr r3, 8009e50 <__ieee754_log+0x338>)
 8009ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cee:	4640      	mov	r0, r8
 8009cf0:	4649      	mov	r1, r9
 8009cf2:	f7f6 fd01 	bl	80006f8 <__aeabi_dmul>
 8009cf6:	a358      	add	r3, pc, #352	@ (adr r3, 8009e58 <__ieee754_log+0x340>)
 8009cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfc:	f7f6 fb46 	bl	800038c <__adddf3>
 8009d00:	4642      	mov	r2, r8
 8009d02:	464b      	mov	r3, r9
 8009d04:	f7f6 fcf8 	bl	80006f8 <__aeabi_dmul>
 8009d08:	a355      	add	r3, pc, #340	@ (adr r3, 8009e60 <__ieee754_log+0x348>)
 8009d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0e:	f7f6 fb3d 	bl	800038c <__adddf3>
 8009d12:	4642      	mov	r2, r8
 8009d14:	464b      	mov	r3, r9
 8009d16:	f7f6 fcef 	bl	80006f8 <__aeabi_dmul>
 8009d1a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8009d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d2a:	f7f6 fb2f 	bl	800038c <__adddf3>
 8009d2e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8009d32:	3551      	adds	r5, #81	@ 0x51
 8009d34:	4335      	orrs	r5, r6
 8009d36:	2d00      	cmp	r5, #0
 8009d38:	4680      	mov	r8, r0
 8009d3a:	4689      	mov	r9, r1
 8009d3c:	dd48      	ble.n	8009dd0 <__ieee754_log+0x2b8>
 8009d3e:	4b50      	ldr	r3, [pc, #320]	@ (8009e80 <__ieee754_log+0x368>)
 8009d40:	2200      	movs	r2, #0
 8009d42:	4650      	mov	r0, sl
 8009d44:	4659      	mov	r1, fp
 8009d46:	f7f6 fcd7 	bl	80006f8 <__aeabi_dmul>
 8009d4a:	4652      	mov	r2, sl
 8009d4c:	465b      	mov	r3, fp
 8009d4e:	f7f6 fcd3 	bl	80006f8 <__aeabi_dmul>
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	4606      	mov	r6, r0
 8009d58:	460f      	mov	r7, r1
 8009d5a:	4640      	mov	r0, r8
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	f7f6 fb15 	bl	800038c <__adddf3>
 8009d62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d66:	f7f6 fcc7 	bl	80006f8 <__aeabi_dmul>
 8009d6a:	4680      	mov	r8, r0
 8009d6c:	4689      	mov	r9, r1
 8009d6e:	b964      	cbnz	r4, 8009d8a <__ieee754_log+0x272>
 8009d70:	4602      	mov	r2, r0
 8009d72:	460b      	mov	r3, r1
 8009d74:	4630      	mov	r0, r6
 8009d76:	4639      	mov	r1, r7
 8009d78:	f7f6 fb06 	bl	8000388 <__aeabi_dsub>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	460b      	mov	r3, r1
 8009d80:	4650      	mov	r0, sl
 8009d82:	4659      	mov	r1, fp
 8009d84:	f7f6 fb00 	bl	8000388 <__aeabi_dsub>
 8009d88:	e6da      	b.n	8009b40 <__ieee754_log+0x28>
 8009d8a:	a323      	add	r3, pc, #140	@ (adr r3, 8009e18 <__ieee754_log+0x300>)
 8009d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d94:	f7f6 fcb0 	bl	80006f8 <__aeabi_dmul>
 8009d98:	a321      	add	r3, pc, #132	@ (adr r3, 8009e20 <__ieee754_log+0x308>)
 8009d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9e:	4604      	mov	r4, r0
 8009da0:	460d      	mov	r5, r1
 8009da2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009da6:	f7f6 fca7 	bl	80006f8 <__aeabi_dmul>
 8009daa:	4642      	mov	r2, r8
 8009dac:	464b      	mov	r3, r9
 8009dae:	f7f6 faed 	bl	800038c <__adddf3>
 8009db2:	4602      	mov	r2, r0
 8009db4:	460b      	mov	r3, r1
 8009db6:	4630      	mov	r0, r6
 8009db8:	4639      	mov	r1, r7
 8009dba:	f7f6 fae5 	bl	8000388 <__aeabi_dsub>
 8009dbe:	4652      	mov	r2, sl
 8009dc0:	465b      	mov	r3, fp
 8009dc2:	f7f6 fae1 	bl	8000388 <__aeabi_dsub>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	460b      	mov	r3, r1
 8009dca:	4620      	mov	r0, r4
 8009dcc:	4629      	mov	r1, r5
 8009dce:	e7d9      	b.n	8009d84 <__ieee754_log+0x26c>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4650      	mov	r0, sl
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	f7f6 fad6 	bl	8000388 <__aeabi_dsub>
 8009ddc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009de0:	f7f6 fc8a 	bl	80006f8 <__aeabi_dmul>
 8009de4:	4606      	mov	r6, r0
 8009de6:	460f      	mov	r7, r1
 8009de8:	2c00      	cmp	r4, #0
 8009dea:	f43f af25 	beq.w	8009c38 <__ieee754_log+0x120>
 8009dee:	a30a      	add	r3, pc, #40	@ (adr r3, 8009e18 <__ieee754_log+0x300>)
 8009df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009df8:	f7f6 fc7e 	bl	80006f8 <__aeabi_dmul>
 8009dfc:	a308      	add	r3, pc, #32	@ (adr r3, 8009e20 <__ieee754_log+0x308>)
 8009dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e02:	4604      	mov	r4, r0
 8009e04:	460d      	mov	r5, r1
 8009e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e0a:	e729      	b.n	8009c60 <__ieee754_log+0x148>
 8009e0c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8009e68 <__ieee754_log+0x350>
 8009e10:	e698      	b.n	8009b44 <__ieee754_log+0x2c>
 8009e12:	bf00      	nop
 8009e14:	f3af 8000 	nop.w
 8009e18:	fee00000 	.word	0xfee00000
 8009e1c:	3fe62e42 	.word	0x3fe62e42
 8009e20:	35793c76 	.word	0x35793c76
 8009e24:	3dea39ef 	.word	0x3dea39ef
 8009e28:	55555555 	.word	0x55555555
 8009e2c:	3fd55555 	.word	0x3fd55555
 8009e30:	df3e5244 	.word	0xdf3e5244
 8009e34:	3fc2f112 	.word	0x3fc2f112
 8009e38:	96cb03de 	.word	0x96cb03de
 8009e3c:	3fc74664 	.word	0x3fc74664
 8009e40:	94229359 	.word	0x94229359
 8009e44:	3fd24924 	.word	0x3fd24924
 8009e48:	55555593 	.word	0x55555593
 8009e4c:	3fe55555 	.word	0x3fe55555
 8009e50:	d078c69f 	.word	0xd078c69f
 8009e54:	3fc39a09 	.word	0x3fc39a09
 8009e58:	1d8e78af 	.word	0x1d8e78af
 8009e5c:	3fcc71c5 	.word	0x3fcc71c5
 8009e60:	9997fa04 	.word	0x9997fa04
 8009e64:	3fd99999 	.word	0x3fd99999
	...
 8009e70:	c3500000 	.word	0xc3500000
 8009e74:	43500000 	.word	0x43500000
 8009e78:	7fefffff 	.word	0x7fefffff
 8009e7c:	3ff00000 	.word	0x3ff00000
 8009e80:	3fe00000 	.word	0x3fe00000

08009e84 <_init>:
 8009e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e86:	bf00      	nop
 8009e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e8a:	bc08      	pop	{r3}
 8009e8c:	469e      	mov	lr, r3
 8009e8e:	4770      	bx	lr

08009e90 <_fini>:
 8009e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e92:	bf00      	nop
 8009e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e96:	bc08      	pop	{r3}
 8009e98:	469e      	mov	lr, r3
 8009e9a:	4770      	bx	lr
