{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748926169101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748926169101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 21:49:29 2025 " "Processing started: Mon Jun  2 21:49:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748926169101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926169101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_Ethernet -c ADC_Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Ethernet -c ADC_Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926169101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748926169234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748926169234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/sync_signal.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926174791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926174791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/hex_display.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926174791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926174791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926174793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926174793 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting a direction fpga.v(54) " "Verilog HDL syntax error at fpga.v(54) near text: \"wire\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748926174793 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fpga fpga.v(34) " "Ignored design unit \"fpga\" at fpga.v(34) due to previous errors" {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1748926174794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926174794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/debounce_switch.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/rtl/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926174794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926174794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/quartus/src/AD9201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/quartus/src/AD9201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD9201-fsm " "Found design unit 1: AD9201-fsm" {  } { { "ADC/quartus/src/AD9201.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/AD9201.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175132 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD9201 " "Found entity 1: AD9201" {  } { { "ADC/quartus/src/AD9201.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/AD9201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/quartus/src/contador_bt_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/quartus/src/contador_bt_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bt_10-secuencial " "Found design unit 1: contador_bt_10-secuencial" {  } { { "ADC/quartus/src/contador_bt_10.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_10.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175133 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bt_10 " "Found entity 1: contador_bt_10" {  } { { "ADC/quartus/src/contador_bt_10.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/quartus/src/contador_bt_250.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/quartus/src/contador_bt_250.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bt_250-secuencial " "Found design unit 1: contador_bt_250-secuencial" {  } { { "ADC/quartus/src/contador_bt_250.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_250.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175133 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bt_250 " "Found entity 1: contador_bt_250" {  } { { "ADC/quartus/src/contador_bt_250.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_250.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/quartus/src/contador_bt_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/quartus/src/contador_bt_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bt_n-secuencial " "Found design unit 1: contador_bt_n-secuencial" {  } { { "ADC/quartus/src/contador_bt_n.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_n.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175134 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bt_n " "Found entity 1: contador_bt_n" {  } { { "ADC/quartus/src/contador_bt_n.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/contador_bt_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/quartus/src/fsm_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC/quartus/src/fsm_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_toggle-fsm " "Found design unit 1: fsm_toggle-fsm" {  } { { "ADC/quartus/src/fsm_toggle.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/fsm_toggle.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175134 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_toggle " "Found entity 1: fsm_toggle" {  } { { "ADC/quartus/src/fsm_toggle.vhd" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ADC/quartus/src/fsm_toggle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748926175134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748926175208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  2 21:49:35 2025 " "Processing ended: Mon Jun  2 21:49:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748926175208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748926175208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748926175208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748926175208 ""}
