// Seed: 2815268083
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    output supply1 id_3
);
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(id_1 - 1)
  );
  always @(module_0 or posedge id_2) begin
    #1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output logic id_3
);
  always @(*) begin
    id_3 <= ~1'd0;
  end
  module_0(
      id_2, id_1, id_0, id_1
  );
endmodule
