\hypertarget{group___s_p_i___f_i_f_o__reception__threshold}{}\doxysection{SPI FIFO Reception Threshold}
\label{group___s_p_i___f_i_f_o__reception__threshold}\index{SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_gad59c107b3fee1ca1d6366b4b3c995c88}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_ga89c3d57e576b7855dc34df26fd6b9972}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+QF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_ga6e9184eadc370323383fe560209d1084}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+HF}}~(0x00000000U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This parameter can be one of the following values\+: SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD or SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+QF \+: RXNE event is generated if the FIFO level is greater or equal to 1/4(8-\/bits). SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+HF\+: RXNE event is generated if the FIFO level is greater or equal to 1/2(16 bits). 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___f_i_f_o__reception__threshold_gad59c107b3fee1ca1d6366b4b3c995c88}\label{group___s_p_i___f_i_f_o__reception__threshold_gad59c107b3fee1ca1d6366b4b3c995c88}} 
\index{SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}!SPI\_RXFIFO\_THRESHOLD@{SPI\_RXFIFO\_THRESHOLD}}
\index{SPI\_RXFIFO\_THRESHOLD@{SPI\_RXFIFO\_THRESHOLD}!SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}}
\doxysubsubsection{\texorpdfstring{SPI\_RXFIFO\_THRESHOLD}{SPI\_RXFIFO\_THRESHOLD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source_l00356}{356}} of file \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source}{stm32f7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___f_i_f_o__reception__threshold_ga6e9184eadc370323383fe560209d1084}\label{group___s_p_i___f_i_f_o__reception__threshold_ga6e9184eadc370323383fe560209d1084}} 
\index{SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}!SPI\_RXFIFO\_THRESHOLD\_HF@{SPI\_RXFIFO\_THRESHOLD\_HF}}
\index{SPI\_RXFIFO\_THRESHOLD\_HF@{SPI\_RXFIFO\_THRESHOLD\_HF}!SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}}
\doxysubsubsection{\texorpdfstring{SPI\_RXFIFO\_THRESHOLD\_HF}{SPI\_RXFIFO\_THRESHOLD\_HF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+HF~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source}{stm32f7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___f_i_f_o__reception__threshold_ga89c3d57e576b7855dc34df26fd6b9972}\label{group___s_p_i___f_i_f_o__reception__threshold_ga89c3d57e576b7855dc34df26fd6b9972}} 
\index{SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}!SPI\_RXFIFO\_THRESHOLD\_QF@{SPI\_RXFIFO\_THRESHOLD\_QF}}
\index{SPI\_RXFIFO\_THRESHOLD\_QF@{SPI\_RXFIFO\_THRESHOLD\_QF}!SPI FIFO Reception Threshold@{SPI FIFO Reception Threshold}}
\doxysubsubsection{\texorpdfstring{SPI\_RXFIFO\_THRESHOLD\_QF}{SPI\_RXFIFO\_THRESHOLD\_QF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+QF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source_l00357}{357}} of file \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source}{stm32f7xx\+\_\+hal\+\_\+spi.\+h}}.

