Analysis & Synthesis Status : Successful - Fri Mar 13 15:52:18 2015
Quartus II Version : 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition
Revision Name : full_adder
Top-level Entity Name : full_adder
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 6
    Dedicated logic registers : 0
Total registers : 0
Total pins : 14
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
