
../repos/sgerbino-table-2fdd8d0/bin/table_row_test:     file format elf32-littlearm


Disassembly of section .init:

00011a8c <.init>:
   11a8c:	push	{r3, lr}
   11a90:	bl	11b9c <_start@@Base+0x3c>
   11a94:	pop	{r3, pc}

Disassembly of section .plt:

00011a98 <strcmp@plt-0x14>:
   11a98:	push	{lr}		; (str lr, [sp, #-4]!)
   11a9c:	ldr	lr, [pc, #4]	; 11aa8 <strcmp@plt-0x4>
   11aa0:	add	lr, pc, lr
   11aa4:	ldr	pc, [lr, #8]!
   11aa8:	andeq	r4, r1, r8, asr r5

00011aac <strcmp@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #20, 20	; 0x14000
   11ab4:	ldr	pc, [ip, #1368]!	; 0x558

00011ab8 <printf@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #20, 20	; 0x14000
   11ac0:	ldr	pc, [ip, #1360]!	; 0x550

00011ac4 <free@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #20, 20	; 0x14000
   11acc:	ldr	pc, [ip, #1352]!	; 0x548

00011ad0 <time@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #20, 20	; 0x14000
   11ad8:	ldr	pc, [ip, #1344]!	; 0x540

00011adc <realloc@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #20, 20	; 0x14000
   11ae4:	ldr	pc, [ip, #1336]!	; 0x538

00011ae8 <strcpy@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #20, 20	; 0x14000
   11af0:	ldr	pc, [ip, #1328]!	; 0x530

00011af4 <malloc@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #20, 20	; 0x14000
   11afc:	ldr	pc, [ip, #1320]!	; 0x528

00011b00 <__libc_start_main@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #20, 20	; 0x14000
   11b08:	ldr	pc, [ip, #1312]!	; 0x520

00011b0c <__gmon_start__@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #20, 20	; 0x14000
   11b14:	ldr	pc, [ip, #1304]!	; 0x518

00011b18 <strlen@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #20, 20	; 0x14000
   11b20:	ldr	pc, [ip, #1296]!	; 0x510

00011b24 <srand@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #20, 20	; 0x14000
   11b2c:	ldr	pc, [ip, #1288]!	; 0x508

00011b30 <snprintf@plt>:
   11b30:	add	ip, pc, #0, 12
   11b34:	add	ip, ip, #20, 20	; 0x14000
   11b38:	ldr	pc, [ip, #1280]!	; 0x500

00011b3c <__isoc99_sscanf@plt>:
   11b3c:	add	ip, pc, #0, 12
   11b40:	add	ip, ip, #20, 20	; 0x14000
   11b44:	ldr	pc, [ip, #1272]!	; 0x4f8

00011b48 <rand@plt>:
   11b48:	add	ip, pc, #0, 12
   11b4c:	add	ip, ip, #20, 20	; 0x14000
   11b50:	ldr	pc, [ip, #1264]!	; 0x4f0

00011b54 <abort@plt>:
   11b54:	add	ip, pc, #0, 12
   11b58:	add	ip, ip, #20, 20	; 0x14000
   11b5c:	ldr	pc, [ip, #1256]!	; 0x4e8

Disassembly of section .text:

00011b60 <_start@@Base>:
   11b60:	mov	fp, #0
   11b64:	mov	lr, #0
   11b68:	pop	{r1}		; (ldr r1, [sp], #4)
   11b6c:	mov	r2, sp
   11b70:	push	{r2}		; (str r2, [sp, #-4]!)
   11b74:	push	{r0}		; (str r0, [sp, #-4]!)
   11b78:	ldr	ip, [pc, #16]	; 11b90 <_start@@Base+0x30>
   11b7c:	push	{ip}		; (str ip, [sp, #-4]!)
   11b80:	ldr	r0, [pc, #12]	; 11b94 <_start@@Base+0x34>
   11b84:	ldr	r3, [pc, #12]	; 11b98 <_start@@Base+0x38>
   11b88:	bl	11b00 <__libc_start_main@plt>
   11b8c:	bl	11b54 <abort@plt>
   11b90:	andeq	r5, r1, ip, lsl #1
   11b94:	andeq	r1, r1, r0, asr ip
   11b98:	andeq	r5, r1, ip, lsr #32
   11b9c:	ldr	r3, [pc, #20]	; 11bb8 <_start@@Base+0x58>
   11ba0:	ldr	r2, [pc, #20]	; 11bbc <_start@@Base+0x5c>
   11ba4:	add	r3, pc, r3
   11ba8:	ldr	r2, [r3, r2]
   11bac:	cmp	r2, #0
   11bb0:	bxeq	lr
   11bb4:	b	11b0c <__gmon_start__@plt>
   11bb8:	andeq	r4, r1, r4, asr r4
   11bbc:	andeq	r0, r0, r8, asr #32
   11bc0:	ldr	r0, [pc, #24]	; 11be0 <_start@@Base+0x80>
   11bc4:	ldr	r3, [pc, #24]	; 11be4 <_start@@Base+0x84>
   11bc8:	cmp	r3, r0
   11bcc:	bxeq	lr
   11bd0:	ldr	r3, [pc, #16]	; 11be8 <_start@@Base+0x88>
   11bd4:	cmp	r3, #0
   11bd8:	bxeq	lr
   11bdc:	bx	r3
   11be0:	andeq	r6, r2, r4, asr r0
   11be4:	andeq	r6, r2, r4, asr r0
   11be8:	andeq	r0, r0, r0
   11bec:	ldr	r0, [pc, #36]	; 11c18 <_start@@Base+0xb8>
   11bf0:	ldr	r1, [pc, #36]	; 11c1c <_start@@Base+0xbc>
   11bf4:	sub	r1, r1, r0
   11bf8:	asr	r1, r1, #2
   11bfc:	add	r1, r1, r1, lsr #31
   11c00:	asrs	r1, r1, #1
   11c04:	bxeq	lr
   11c08:	ldr	r3, [pc, #16]	; 11c20 <_start@@Base+0xc0>
   11c0c:	cmp	r3, #0
   11c10:	bxeq	lr
   11c14:	bx	r3
   11c18:	andeq	r6, r2, r4, asr r0
   11c1c:	andeq	r6, r2, r4, asr r0
   11c20:	andeq	r0, r0, r0
   11c24:	push	{r4, lr}
   11c28:	ldr	r4, [pc, #24]	; 11c48 <_start@@Base+0xe8>
   11c2c:	ldrb	r3, [r4]
   11c30:	cmp	r3, #0
   11c34:	popne	{r4, pc}
   11c38:	bl	11bc0 <_start@@Base+0x60>
   11c3c:	mov	r3, #1
   11c40:	strb	r3, [r4]
   11c44:	pop	{r4, pc}
   11c48:	andeq	r6, r2, r4, asr r0
   11c4c:	b	11bec <_start@@Base+0x8c>

00011c50 <main@@Base>:
   11c50:	strd	r4, [sp, #-12]!
   11c54:	str	lr, [sp, #8]
   11c58:	sub	sp, sp, #68	; 0x44
   11c5c:	add	r0, sp, #4
   11c60:	bl	11ad0 <time@plt>
   11c64:	bl	11b24 <srand@plt>
   11c68:	bl	11b48 <rand@plt>
   11c6c:	movw	r3, #34079	; 0x851f
   11c70:	movt	r3, #20971	; 0x51eb
   11c74:	umull	r2, r3, r3, r0
   11c78:	lsr	r3, r3, #5
   11c7c:	mov	r5, #100	; 0x64
   11c80:	mls	r3, r5, r3, r0
   11c84:	add	r5, r3, r5
   11c88:	add	r0, sp, #8
   11c8c:	bl	11cf4 <table_init@@Base>
   11c90:	mov	r4, #0
   11c94:	add	r0, sp, #8
   11c98:	bl	13740 <table_add_row@@Base>
   11c9c:	add	r4, r4, #1
   11ca0:	cmp	r5, r4
   11ca4:	bgt	11c94 <main@@Base+0x44>
   11ca8:	add	r0, sp, #8
   11cac:	bl	13738 <table_get_row_length@@Base>
   11cb0:	cmp	r5, r0
   11cb4:	moveq	r4, #0
   11cb8:	bne	11cd8 <main@@Base+0x88>
   11cbc:	add	r0, sp, #8
   11cc0:	bl	11d64 <table_destroy@@Base>
   11cc4:	mov	r0, r4
   11cc8:	add	sp, sp, #68	; 0x44
   11ccc:	ldrd	r4, [sp]
   11cd0:	add	sp, sp, #8
   11cd4:	pop	{pc}		; (ldr pc, [sp], #4)
   11cd8:	mov	r2, r0
   11cdc:	mov	r1, r5
   11ce0:	movw	r0, #20636	; 0x509c
   11ce4:	movt	r0, #1
   11ce8:	bl	11ab8 <printf@plt>
   11cec:	mvn	r4, #0
   11cf0:	b	11cbc <main@@Base+0x6c>

00011cf4 <table_init@@Base>:
   11cf4:	mov	r3, #0
   11cf8:	str	r3, [r0]
   11cfc:	str	r3, [r0, #4]
   11d00:	str	r3, [r0, #12]
   11d04:	mov	r2, #10
   11d08:	str	r2, [r0, #8]
   11d0c:	str	r3, [r0, #16]
   11d10:	str	r3, [r0, #20]
   11d14:	str	r3, [r0, #28]
   11d18:	mov	r1, #20
   11d1c:	str	r1, [r0, #24]
   11d20:	str	r3, [r0, #36]	; 0x24
   11d24:	str	r3, [r0, #40]	; 0x28
   11d28:	str	r3, [r0, #44]	; 0x2c
   11d2c:	str	r3, [r0, #32]
   11d30:	str	r3, [r0, #52]	; 0x34
   11d34:	str	r2, [r0, #48]	; 0x30
   11d38:	bx	lr

00011d3c <table_new@@Base>:
   11d3c:	str	r4, [sp, #-8]!
   11d40:	str	lr, [sp, #4]
   11d44:	mov	r0, #56	; 0x38
   11d48:	bl	11af4 <malloc@plt>
   11d4c:	mov	r4, r0
   11d50:	bl	11cf4 <table_init@@Base>
   11d54:	mov	r0, r4
   11d58:	ldr	r4, [sp]
   11d5c:	add	sp, sp, #4
   11d60:	pop	{pc}		; (ldr pc, [sp], #4)

00011d64 <table_destroy@@Base>:
   11d64:	strd	r4, [sp, #-16]!
   11d68:	str	r6, [sp, #8]
   11d6c:	str	lr, [sp, #12]
   11d70:	subs	r4, r0, #0
   11d74:	beq	11e34 <table_destroy@@Base+0xd0>
   11d78:	mov	r3, #64	; 0x40
   11d7c:	mvn	r2, #0
   11d80:	mov	r1, r2
   11d84:	mov	r0, r4
   11d88:	bl	12600 <table_notify@@Base>
   11d8c:	mov	r0, r4
   11d90:	bl	13738 <table_get_row_length@@Base>
   11d94:	subs	r6, r0, #0
   11d98:	ble	11db8 <table_destroy@@Base+0x54>
   11d9c:	mov	r5, #0
   11da0:	mov	r1, r5
   11da4:	mov	r0, r4
   11da8:	bl	136cc <table_row_destroy@@Base>
   11dac:	add	r5, r5, #1
   11db0:	cmp	r6, r5
   11db4:	bne	11da0 <table_destroy@@Base+0x3c>
   11db8:	ldr	r0, [r4, #16]
   11dbc:	cmp	r0, #0
   11dc0:	beq	11dc8 <table_destroy@@Base+0x64>
   11dc4:	bl	11ac4 <free@plt>
   11dc8:	mov	r0, r4
   11dcc:	bl	12734 <table_get_column_length@@Base>
   11dd0:	subs	r6, r0, #0
   11dd4:	ble	11df4 <table_destroy@@Base+0x90>
   11dd8:	mov	r5, #0
   11ddc:	mov	r1, r5
   11de0:	mov	r0, r4
   11de4:	bl	12708 <table_column_destroy@@Base>
   11de8:	add	r5, r5, #1
   11dec:	cmp	r6, r5
   11df0:	bne	11ddc <table_destroy@@Base+0x78>
   11df4:	ldr	r0, [r4]
   11df8:	cmp	r0, #0
   11dfc:	beq	11e04 <table_destroy@@Base+0xa0>
   11e00:	bl	11ac4 <free@plt>
   11e04:	ldr	r0, [r4, #36]	; 0x24
   11e08:	cmp	r0, #0
   11e0c:	beq	11e14 <table_destroy@@Base+0xb0>
   11e10:	bl	11ac4 <free@plt>
   11e14:	ldr	r0, [r4, #40]	; 0x28
   11e18:	cmp	r0, #0
   11e1c:	beq	11e24 <table_destroy@@Base+0xc0>
   11e20:	bl	11ac4 <free@plt>
   11e24:	ldr	r0, [r4, #44]	; 0x2c
   11e28:	cmp	r0, #0
   11e2c:	beq	11e34 <table_destroy@@Base+0xd0>
   11e30:	bl	11ac4 <free@plt>
   11e34:	ldrd	r4, [sp]
   11e38:	ldr	r6, [sp, #8]
   11e3c:	add	sp, sp, #12
   11e40:	pop	{pc}		; (ldr pc, [sp], #4)

00011e44 <table_delete@@Base>:
   11e44:	str	r4, [sp, #-8]!
   11e48:	str	lr, [sp, #4]
   11e4c:	mov	r4, r0
   11e50:	bl	11d64 <table_destroy@@Base>
   11e54:	mov	r0, r4
   11e58:	bl	11ac4 <free@plt>
   11e5c:	ldr	r4, [sp]
   11e60:	add	sp, sp, #4
   11e64:	pop	{pc}		; (ldr pc, [sp], #4)

00011e68 <table_dupe@@Base>:
   11e68:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11e6c:	strd	r6, [sp, #8]
   11e70:	strd	r8, [sp, #16]
   11e74:	str	lr, [sp, #24]
   11e78:	sub	sp, sp, #20
   11e7c:	mov	r6, r0
   11e80:	bl	13738 <table_get_row_length@@Base>
   11e84:	mov	r9, r0
   11e88:	mov	r0, r6
   11e8c:	bl	12734 <table_get_column_length@@Base>
   11e90:	mov	r7, r0
   11e94:	bl	11d3c <table_new@@Base>
   11e98:	mov	r8, r0
   11e9c:	cmp	r7, #0
   11ea0:	ble	11ee0 <table_dupe@@Base+0x78>
   11ea4:	mov	r4, #0
   11ea8:	mov	r1, r4
   11eac:	mov	r0, r6
   11eb0:	bl	12aa0 <table_get_column_name@@Base>
   11eb4:	mov	r5, r0
   11eb8:	mov	r1, r4
   11ebc:	mov	r0, r6
   11ec0:	bl	127b4 <table_get_column_data_type@@Base>
   11ec4:	mov	r2, r0
   11ec8:	mov	r1, r5
   11ecc:	mov	r0, r8
   11ed0:	bl	127c8 <table_add_column@@Base>
   11ed4:	add	r4, r4, #1
   11ed8:	cmp	r7, r4
   11edc:	bne	11ea8 <table_dupe@@Base+0x40>
   11ee0:	cmp	r9, #0
   11ee4:	ble	1234c <table_dupe@@Base+0x4e4>
   11ee8:	mov	r5, #0
   11eec:	b	12334 <table_dupe@@Base+0x4cc>
   11ef0:	mov	r2, r4
   11ef4:	mov	r1, r5
   11ef8:	mov	r0, r6
   11efc:	bl	1341c <table_get_int@@Base>
   11f00:	mov	r3, r0
   11f04:	mov	r2, r4
   11f08:	mov	r1, r5
   11f0c:	mov	r0, r8
   11f10:	bl	140e4 <table_set_int@@Base>
   11f14:	add	r4, r4, #1
   11f18:	cmp	r7, r4
   11f1c:	beq	12328 <table_dupe@@Base+0x4c0>
   11f20:	mov	r1, r4
   11f24:	mov	r0, r6
   11f28:	bl	127b4 <table_get_column_data_type@@Base>
   11f2c:	cmp	r0, #23
   11f30:	ldrls	pc, [pc, r0, lsl #2]
   11f34:	b	11f14 <table_dupe@@Base+0xac>
   11f38:	strdeq	r1, [r1], -r0
   11f3c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   11f40:	andeq	r1, r1, r0, asr #31
   11f44:	andeq	r1, r1, r8, ror #31
   11f48:	andeq	r2, r1, r0, lsl r0
   11f4c:	andeq	r2, r1, r8, lsr r0
   11f50:	andeq	r2, r1, r0, rrx
   11f54:	andeq	r2, r1, r8, lsl #1
   11f58:	strheq	r2, [r1], -r0
   11f5c:	ldrdeq	r2, [r1], -r8
   11f60:	andeq	r2, r1, r0, lsl #2
   11f64:	andeq	r2, r1, r8, lsr #2
   11f68:	andeq	r2, r1, r0, asr r1
   11f6c:	andeq	r2, r1, r8, ror r1
   11f70:	andeq	r2, r1, r0, lsr #3
   11f74:	andeq	r2, r1, r8, asr #3
   11f78:	andeq	r2, r1, r8, lsl r2
   11f7c:	andeq	r2, r1, ip, lsr r2
   11f80:	andeq	r2, r1, r0, ror #4
   11f84:	andeq	r2, r1, ip, lsr #5
   11f88:	ldrdeq	r2, [r1], -r4
   11f8c:	strdeq	r2, [r1], -r0
   11f90:	andeq	r2, r1, r4, lsl #5
   11f94:	strdeq	r2, [r1], -ip
   11f98:	mov	r2, r4
   11f9c:	mov	r1, r5
   11fa0:	mov	r0, r6
   11fa4:	bl	13438 <table_get_uint@@Base>
   11fa8:	mov	r3, r0
   11fac:	mov	r2, r4
   11fb0:	mov	r1, r5
   11fb4:	mov	r0, r8
   11fb8:	bl	14108 <table_set_uint@@Base>
   11fbc:	b	11f14 <table_dupe@@Base+0xac>
   11fc0:	mov	r2, r4
   11fc4:	mov	r1, r5
   11fc8:	mov	r0, r6
   11fcc:	bl	13454 <table_get_int8@@Base>
   11fd0:	mov	r3, r0
   11fd4:	mov	r2, r4
   11fd8:	mov	r1, r5
   11fdc:	mov	r0, r8
   11fe0:	bl	1412c <table_set_int8@@Base>
   11fe4:	b	11f14 <table_dupe@@Base+0xac>
   11fe8:	mov	r2, r4
   11fec:	mov	r1, r5
   11ff0:	mov	r0, r6
   11ff4:	bl	13470 <table_get_uint8@@Base>
   11ff8:	mov	r3, r0
   11ffc:	mov	r2, r4
   12000:	mov	r1, r5
   12004:	mov	r0, r8
   12008:	bl	14150 <table_set_uint8@@Base>
   1200c:	b	11f14 <table_dupe@@Base+0xac>
   12010:	mov	r2, r4
   12014:	mov	r1, r5
   12018:	mov	r0, r6
   1201c:	bl	1348c <table_get_int16@@Base>
   12020:	mov	r3, r0
   12024:	mov	r2, r4
   12028:	mov	r1, r5
   1202c:	mov	r0, r8
   12030:	bl	14174 <table_set_int16@@Base>
   12034:	b	11f14 <table_dupe@@Base+0xac>
   12038:	mov	r2, r4
   1203c:	mov	r1, r5
   12040:	mov	r0, r6
   12044:	bl	134a8 <table_get_uint16@@Base>
   12048:	mov	r3, r0
   1204c:	mov	r2, r4
   12050:	mov	r1, r5
   12054:	mov	r0, r8
   12058:	bl	14198 <table_set_uint16@@Base>
   1205c:	b	11f14 <table_dupe@@Base+0xac>
   12060:	mov	r2, r4
   12064:	mov	r1, r5
   12068:	mov	r0, r6
   1206c:	bl	134c4 <table_get_int32@@Base>
   12070:	mov	r3, r0
   12074:	mov	r2, r4
   12078:	mov	r1, r5
   1207c:	mov	r0, r8
   12080:	bl	141bc <table_set_int32@@Base>
   12084:	b	11f14 <table_dupe@@Base+0xac>
   12088:	mov	r2, r4
   1208c:	mov	r1, r5
   12090:	mov	r0, r6
   12094:	bl	134e0 <table_get_uint32@@Base>
   12098:	mov	r3, r0
   1209c:	mov	r2, r4
   120a0:	mov	r1, r5
   120a4:	mov	r0, r8
   120a8:	bl	141e0 <table_set_uint32@@Base>
   120ac:	b	11f14 <table_dupe@@Base+0xac>
   120b0:	mov	r2, r4
   120b4:	mov	r1, r5
   120b8:	mov	r0, r6
   120bc:	bl	134fc <table_get_int64@@Base>
   120c0:	strd	r0, [sp]
   120c4:	mov	r2, r4
   120c8:	mov	r1, r5
   120cc:	mov	r0, r8
   120d0:	bl	14204 <table_set_int64@@Base>
   120d4:	b	11f14 <table_dupe@@Base+0xac>
   120d8:	mov	r2, r4
   120dc:	mov	r1, r5
   120e0:	mov	r0, r6
   120e4:	bl	13518 <table_get_uint64@@Base>
   120e8:	strd	r0, [sp]
   120ec:	mov	r2, r4
   120f0:	mov	r1, r5
   120f4:	mov	r0, r8
   120f8:	bl	14224 <table_set_uint64@@Base>
   120fc:	b	11f14 <table_dupe@@Base+0xac>
   12100:	mov	r2, r4
   12104:	mov	r1, r5
   12108:	mov	r0, r6
   1210c:	bl	13534 <table_get_short@@Base>
   12110:	mov	r3, r0
   12114:	mov	r2, r4
   12118:	mov	r1, r5
   1211c:	mov	r0, r8
   12120:	bl	14244 <table_set_short@@Base>
   12124:	b	11f14 <table_dupe@@Base+0xac>
   12128:	mov	r2, r4
   1212c:	mov	r1, r5
   12130:	mov	r0, r6
   12134:	bl	13550 <table_get_ushort@@Base>
   12138:	mov	r3, r0
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r0, r8
   12148:	bl	14268 <table_set_ushort@@Base>
   1214c:	b	11f14 <table_dupe@@Base+0xac>
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r6
   1215c:	bl	1356c <table_get_long@@Base>
   12160:	mov	r3, r0
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r8
   12170:	bl	1428c <table_set_long@@Base>
   12174:	b	11f14 <table_dupe@@Base+0xac>
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r6
   12184:	bl	13588 <table_get_ulong@@Base>
   12188:	mov	r3, r0
   1218c:	mov	r2, r4
   12190:	mov	r1, r5
   12194:	mov	r0, r8
   12198:	bl	142b0 <table_set_ulong@@Base>
   1219c:	b	11f14 <table_dupe@@Base+0xac>
   121a0:	mov	r2, r4
   121a4:	mov	r1, r5
   121a8:	mov	r0, r6
   121ac:	bl	135a4 <table_get_llong@@Base>
   121b0:	strd	r0, [sp]
   121b4:	mov	r2, r4
   121b8:	mov	r1, r5
   121bc:	mov	r0, r8
   121c0:	bl	142d4 <table_set_llong@@Base>
   121c4:	b	11f14 <table_dupe@@Base+0xac>
   121c8:	mov	r2, r4
   121cc:	mov	r1, r5
   121d0:	mov	r0, r6
   121d4:	bl	135c0 <table_get_ullong@@Base>
   121d8:	strd	r0, [sp]
   121dc:	mov	r2, r4
   121e0:	mov	r1, r5
   121e4:	mov	r0, r8
   121e8:	bl	142f4 <table_set_ullong@@Base>
   121ec:	b	11f14 <table_dupe@@Base+0xac>
   121f0:	mov	r2, r4
   121f4:	mov	r1, r5
   121f8:	mov	r0, r6
   121fc:	bl	13668 <table_get_string@@Base>
   12200:	mov	r3, r0
   12204:	mov	r2, r4
   12208:	mov	r1, r5
   1220c:	mov	r0, r8
   12210:	bl	14380 <table_set_string@@Base>
   12214:	b	11f14 <table_dupe@@Base+0xac>
   12218:	mov	r2, r4
   1221c:	mov	r1, r5
   12220:	mov	r0, r6
   12224:	bl	135dc <table_get_float@@Base>
   12228:	mov	r2, r4
   1222c:	mov	r1, r5
   12230:	mov	r0, r8
   12234:	bl	14314 <table_set_float@@Base>
   12238:	b	11f14 <table_dupe@@Base+0xac>
   1223c:	mov	r2, r4
   12240:	mov	r1, r5
   12244:	mov	r0, r6
   12248:	bl	135f8 <table_get_double@@Base>
   1224c:	mov	r2, r4
   12250:	mov	r1, r5
   12254:	mov	r0, r8
   12258:	bl	14338 <table_set_double@@Base>
   1225c:	b	11f14 <table_dupe@@Base+0xac>
   12260:	mov	r2, r4
   12264:	mov	r1, r5
   12268:	mov	r0, r6
   1226c:	bl	13614 <table_get_ldouble@@Base>
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r0, r8
   1227c:	bl	1435c <table_set_ldouble@@Base>
   12280:	b	11f14 <table_dupe@@Base+0xac>
   12284:	mov	r2, r4
   12288:	mov	r1, r5
   1228c:	mov	r0, r6
   12290:	bl	13400 <table_get_bool@@Base>
   12294:	mov	r3, r0
   12298:	mov	r2, r4
   1229c:	mov	r1, r5
   122a0:	mov	r0, r8
   122a4:	bl	140c0 <table_set_bool@@Base>
   122a8:	b	11f14 <table_dupe@@Base+0xac>
   122ac:	mov	r2, r4
   122b0:	mov	r1, r5
   122b4:	mov	r0, r6
   122b8:	bl	13630 <table_get_char@@Base>
   122bc:	mov	r3, r0
   122c0:	mov	r2, r4
   122c4:	mov	r1, r5
   122c8:	mov	r0, r8
   122cc:	bl	1439c <table_set_char@@Base>
   122d0:	b	11f14 <table_dupe@@Base+0xac>
   122d4:	mov	r2, r4
   122d8:	mov	r1, r5
   122dc:	mov	r0, r6
   122e0:	bl	1364c <table_get_uchar@@Base>
   122e4:	mov	r3, r0
   122e8:	mov	r2, r4
   122ec:	mov	r1, r5
   122f0:	mov	r0, r8
   122f4:	bl	143c0 <table_set_uchar@@Base>
   122f8:	b	11f14 <table_dupe@@Base+0xac>
   122fc:	mov	r2, r4
   12300:	mov	r1, r5
   12304:	mov	r0, r6
   12308:	bl	13680 <table_get_ptr@@Base>
   1230c:	str	r0, [sp, #12]
   12310:	add	r3, sp, #12
   12314:	mov	r2, r4
   12318:	mov	r1, r5
   1231c:	mov	r0, r8
   12320:	bl	143e4 <table_set_ptr@@Base>
   12324:	b	11f14 <table_dupe@@Base+0xac>
   12328:	add	r5, r5, #1
   1232c:	cmp	r9, r5
   12330:	beq	1234c <table_dupe@@Base+0x4e4>
   12334:	mov	r0, r8
   12338:	bl	13740 <table_add_row@@Base>
   1233c:	cmp	r7, #0
   12340:	ble	12328 <table_dupe@@Base+0x4c0>
   12344:	mov	r4, #0
   12348:	b	11f20 <table_dupe@@Base+0xb8>
   1234c:	mov	r0, r8
   12350:	add	sp, sp, #20
   12354:	ldrd	r4, [sp]
   12358:	ldrd	r6, [sp, #8]
   1235c:	ldrd	r8, [sp, #16]
   12360:	add	sp, sp, #24
   12364:	pop	{pc}		; (ldr pc, [sp], #4)

00012368 <table_get_major_version@@Base>:
   12368:	mov	r0, #0
   1236c:	bx	lr

00012370 <table_get_minor_version@@Base>:
   12370:	mov	r0, #0
   12374:	bx	lr

00012378 <table_get_patch_version@@Base>:
   12378:	mov	r0, #0
   1237c:	bx	lr

00012380 <table_get_version@@Base>:
   12380:	movw	r0, #20760	; 0x5118
   12384:	movt	r0, #1
   12388:	bx	lr

0001238c <table_get_callback_length@@Base>:
   1238c:	ldr	r0, [r0, #32]
   12390:	bx	lr

00012394 <table_register_callback@@Base>:
   12394:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12398:	strd	r6, [sp, #8]
   1239c:	str	r8, [sp, #16]
   123a0:	str	lr, [sp, #20]
   123a4:	ldr	r5, [r0, #32]
   123a8:	cmp	r5, #0
   123ac:	ble	12408 <table_register_callback@@Base+0x74>
   123b0:	ldr	lr, [r0, #36]	; 0x24
   123b4:	sub	lr, lr, #4
   123b8:	mov	ip, #0
   123bc:	b	123cc <table_register_callback@@Base+0x38>
   123c0:	add	ip, ip, #1
   123c4:	cmp	ip, r5
   123c8:	beq	12408 <table_register_callback@@Base+0x74>
   123cc:	lsl	r6, ip, #2
   123d0:	ldr	r4, [lr, #4]!
   123d4:	cmp	r1, r4
   123d8:	bne	123c0 <table_register_callback@@Base+0x2c>
   123dc:	ldr	r4, [r0, #40]	; 0x28
   123e0:	ldr	r4, [r4, ip, lsl #2]
   123e4:	cmp	r2, r4
   123e8:	bne	123c0 <table_register_callback@@Base+0x2c>
   123ec:	cmp	ip, #0
   123f0:	ble	12408 <table_register_callback@@Base+0x74>
   123f4:	ldr	r2, [r0, #44]	; 0x2c
   123f8:	ldr	r8, [r2, r6]
   123fc:	orr	r8, r8, r3
   12400:	str	r8, [r2, r6]
   12404:	b	12454 <table_register_callback@@Base+0xc0>
   12408:	mov	r8, r3
   1240c:	mov	r7, r2
   12410:	mov	r6, r1
   12414:	mov	r4, r0
   12418:	ldr	r1, [r0, #48]	; 0x30
   1241c:	udiv	r3, r5, r1
   12420:	mls	r5, r1, r3, r5
   12424:	cmp	r5, #0
   12428:	beq	12468 <table_register_callback@@Base+0xd4>
   1242c:	ldr	r3, [r4, #32]
   12430:	ldr	r2, [r4, #36]	; 0x24
   12434:	str	r6, [r2, r3, lsl #2]
   12438:	ldr	r2, [r4, #40]	; 0x28
   1243c:	str	r7, [r2, r3, lsl #2]
   12440:	ldr	r2, [r4, #44]	; 0x2c
   12444:	str	r8, [r2, r3, lsl #2]
   12448:	ldr	r3, [r4, #32]
   1244c:	add	r3, r3, #1
   12450:	str	r3, [r4, #32]
   12454:	ldrd	r4, [sp]
   12458:	ldrd	r6, [sp, #8]
   1245c:	ldr	r8, [sp, #16]
   12460:	add	sp, sp, #20
   12464:	pop	{pc}		; (ldr pc, [sp], #4)
   12468:	ldr	r3, [r0, #52]	; 0x34
   1246c:	add	r1, r1, r3
   12470:	str	r1, [r0, #52]	; 0x34
   12474:	lsl	r1, r1, #2
   12478:	ldr	r0, [r0, #36]	; 0x24
   1247c:	bl	11adc <realloc@plt>
   12480:	str	r0, [r4, #36]	; 0x24
   12484:	ldr	r1, [r4, #52]	; 0x34
   12488:	lsl	r1, r1, #2
   1248c:	ldr	r0, [r4, #40]	; 0x28
   12490:	bl	11adc <realloc@plt>
   12494:	str	r0, [r4, #40]	; 0x28
   12498:	ldr	r1, [r4, #52]	; 0x34
   1249c:	lsl	r1, r1, #2
   124a0:	ldr	r0, [r4, #44]	; 0x2c
   124a4:	bl	11adc <realloc@plt>
   124a8:	str	r0, [r4, #44]	; 0x2c
   124ac:	b	1242c <table_register_callback@@Base+0x98>

000124b0 <table_unregister_callback@@Base>:
   124b0:	strd	r4, [sp, #-16]!
   124b4:	str	r6, [sp, #8]
   124b8:	str	lr, [sp, #12]
   124bc:	ldr	lr, [r0, #32]
   124c0:	cmp	lr, #0
   124c4:	ble	12570 <table_unregister_callback@@Base+0xc0>
   124c8:	ldr	r4, [r0, #36]	; 0x24
   124cc:	sub	r4, r4, #4
   124d0:	mov	r3, #0
   124d4:	b	124e4 <table_unregister_callback@@Base+0x34>
   124d8:	add	r3, r3, #1
   124dc:	cmp	r3, lr
   124e0:	beq	12570 <table_unregister_callback@@Base+0xc0>
   124e4:	ldr	r5, [r4, #4]!
   124e8:	cmp	r1, r5
   124ec:	bne	124d8 <table_unregister_callback@@Base+0x28>
   124f0:	ldr	r5, [r0, #40]	; 0x28
   124f4:	ldr	r5, [r5, r3, lsl #2]
   124f8:	cmp	r2, r5
   124fc:	bne	124d8 <table_unregister_callback@@Base+0x28>
   12500:	cmn	r3, #1
   12504:	beq	12570 <table_unregister_callback@@Base+0xc0>
   12508:	sub	r1, lr, #1
   1250c:	cmp	r1, r3
   12510:	ble	12558 <table_unregister_callback@@Base+0xa8>
   12514:	add	r2, r3, #1
   12518:	lsl	r2, r2, #2
   1251c:	ldr	r1, [r0, #36]	; 0x24
   12520:	ldr	ip, [r1, r2]
   12524:	str	ip, [r1, r3, lsl #2]
   12528:	ldr	r1, [r0, #40]	; 0x28
   1252c:	ldr	ip, [r1, r2]
   12530:	str	ip, [r1, r3, lsl #2]
   12534:	ldr	r1, [r0, #44]	; 0x2c
   12538:	ldr	ip, [r1, r2]
   1253c:	str	ip, [r1, r3, lsl #2]
   12540:	add	r3, r3, #1
   12544:	ldr	r1, [r0, #32]
   12548:	sub	r1, r1, #1
   1254c:	add	r2, r2, #4
   12550:	cmp	r1, r3
   12554:	bgt	1251c <table_unregister_callback@@Base+0x6c>
   12558:	str	r1, [r0, #32]
   1255c:	ldr	r2, [r0, #48]	; 0x30
   12560:	udiv	r3, r1, r2
   12564:	mls	r1, r2, r3, r1
   12568:	cmp	r1, #0
   1256c:	beq	12580 <table_unregister_callback@@Base+0xd0>
   12570:	ldrd	r4, [sp]
   12574:	ldr	r6, [sp, #8]
   12578:	add	sp, sp, #12
   1257c:	pop	{pc}		; (ldr pc, [sp], #4)
   12580:	mov	r4, r0
   12584:	ldr	r1, [r0, #52]	; 0x34
   12588:	sub	r1, r1, r2
   1258c:	str	r1, [r0, #52]	; 0x34
   12590:	cmp	r1, #0
   12594:	beq	125d4 <table_unregister_callback@@Base+0x124>
   12598:	lsl	r1, r1, #2
   1259c:	ldr	r0, [r0, #36]	; 0x24
   125a0:	bl	11adc <realloc@plt>
   125a4:	str	r0, [r4, #36]	; 0x24
   125a8:	ldr	r1, [r4, #52]	; 0x34
   125ac:	lsl	r1, r1, #2
   125b0:	ldr	r0, [r4, #40]	; 0x28
   125b4:	bl	11adc <realloc@plt>
   125b8:	str	r0, [r4, #40]	; 0x28
   125bc:	ldr	r1, [r4, #52]	; 0x34
   125c0:	lsl	r1, r1, #2
   125c4:	ldr	r0, [r4, #44]	; 0x2c
   125c8:	bl	11adc <realloc@plt>
   125cc:	str	r0, [r4, #44]	; 0x2c
   125d0:	b	12570 <table_unregister_callback@@Base+0xc0>
   125d4:	ldr	r0, [r0, #36]	; 0x24
   125d8:	bl	11ac4 <free@plt>
   125dc:	ldr	r0, [r4, #40]	; 0x28
   125e0:	bl	11ac4 <free@plt>
   125e4:	ldr	r0, [r4, #44]	; 0x2c
   125e8:	bl	11ac4 <free@plt>
   125ec:	mov	r3, #0
   125f0:	str	r3, [r4, #36]	; 0x24
   125f4:	str	r3, [r4, #40]	; 0x28
   125f8:	str	r3, [r4, #44]	; 0x2c
   125fc:	b	12570 <table_unregister_callback@@Base+0xc0>

00012600 <table_notify@@Base>:
   12600:	ldr	ip, [r0, #32]
   12604:	cmp	ip, #0
   12608:	bxle	lr
   1260c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12610:	strd	r6, [sp, #8]
   12614:	strd	r8, [sp, #16]
   12618:	str	lr, [sp, #24]
   1261c:	sub	sp, sp, #12
   12620:	mov	r6, r3
   12624:	mov	r8, r2
   12628:	mov	r7, r1
   1262c:	mov	r5, r0
   12630:	mov	r4, #0
   12634:	b	12648 <table_notify@@Base+0x48>
   12638:	add	r4, r4, #1
   1263c:	ldr	r0, [r5, #32]
   12640:	cmp	r0, r4
   12644:	ble	12684 <table_notify@@Base+0x84>
   12648:	ldr	r0, [r5, #44]	; 0x2c
   1264c:	ldr	r0, [r0, r4, lsl #2]
   12650:	tst	r6, r0
   12654:	beq	12638 <table_notify@@Base+0x38>
   12658:	ldr	r3, [r5, #36]	; 0x24
   1265c:	ldr	r2, [r5, #40]	; 0x28
   12660:	ldr	r2, [r2, r4, lsl #2]
   12664:	str	r2, [sp]
   12668:	ldr	r9, [r3, r4, lsl #2]
   1266c:	mov	r3, r6
   12670:	mov	r2, r8
   12674:	mov	r1, r7
   12678:	mov	r0, r5
   1267c:	blx	r9
   12680:	b	12638 <table_notify@@Base+0x38>
   12684:	add	sp, sp, #12
   12688:	ldrd	r4, [sp]
   1268c:	ldrd	r6, [sp, #8]
   12690:	ldrd	r8, [sp, #16]
   12694:	add	sp, sp, #24
   12698:	pop	{pc}		; (ldr pc, [sp], #4)

0001269c <table_column_init@@Base>:
   1269c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   126a0:	strd	r6, [sp, #8]
   126a4:	str	r8, [sp, #16]
   126a8:	str	lr, [sp, #20]
   126ac:	mov	r7, r2
   126b0:	mov	r8, r3
   126b4:	add	r1, r1, r1, lsl #1
   126b8:	lsl	r4, r1, #2
   126bc:	ldr	r6, [r0]
   126c0:	add	r5, r6, r4
   126c4:	mov	r0, r2
   126c8:	bl	11b18 <strlen@plt>
   126cc:	add	r0, r0, #1
   126d0:	bl	11af4 <malloc@plt>
   126d4:	str	r0, [r6, r4]
   126d8:	cmp	r0, #0
   126dc:	beq	126e8 <table_column_init@@Base+0x4c>
   126e0:	mov	r1, r7
   126e4:	bl	11ae8 <strcpy@plt>
   126e8:	str	r8, [r5, #4]
   126ec:	ldr	r3, [sp, #24]
   126f0:	str	r3, [r5, #8]
   126f4:	ldrd	r4, [sp]
   126f8:	ldrd	r6, [sp, #8]
   126fc:	ldr	r8, [sp, #16]
   12700:	add	sp, sp, #20
   12704:	pop	{pc}		; (ldr pc, [sp], #4)

00012708 <table_column_destroy@@Base>:
   12708:	ldr	r3, [r0]
   1270c:	add	r1, r1, r1, lsl #1
   12710:	ldr	r0, [r3, r1, lsl #2]
   12714:	cmp	r0, #0
   12718:	bxeq	lr
   1271c:	str	r4, [sp, #-8]!
   12720:	str	lr, [sp, #4]
   12724:	bl	11ac4 <free@plt>
   12728:	ldr	r4, [sp]
   1272c:	add	sp, sp, #4
   12730:	pop	{pc}		; (ldr pc, [sp], #4)

00012734 <table_get_column_length@@Base>:
   12734:	ldr	r0, [r0, #4]
   12738:	bx	lr

0001273c <table_get_column@@Base>:
   1273c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12740:	strd	r6, [sp, #8]
   12744:	str	r8, [sp, #16]
   12748:	str	lr, [sp, #20]
   1274c:	ldr	r7, [r0, #4]
   12750:	cmp	r7, #0
   12754:	ble	12790 <table_get_column@@Base+0x54>
   12758:	mov	r6, r1
   1275c:	ldr	r5, [r0]
   12760:	mov	r4, #0
   12764:	mov	r1, r6
   12768:	ldr	r0, [r5]
   1276c:	bl	11aac <strcmp@plt>
   12770:	cmp	r0, #0
   12774:	beq	12794 <table_get_column@@Base+0x58>
   12778:	add	r4, r4, #1
   1277c:	add	r5, r5, #12
   12780:	cmp	r4, r7
   12784:	bne	12764 <table_get_column@@Base+0x28>
   12788:	mvn	r4, #0
   1278c:	b	1279c <table_get_column@@Base+0x60>
   12790:	mov	r4, #0
   12794:	cmp	r4, r7
   12798:	mvneq	r4, #0
   1279c:	mov	r0, r4
   127a0:	ldrd	r4, [sp]
   127a4:	ldrd	r6, [sp, #8]
   127a8:	ldr	r8, [sp, #16]
   127ac:	add	sp, sp, #20
   127b0:	pop	{pc}		; (ldr pc, [sp], #4)

000127b4 <table_get_column_data_type@@Base>:
   127b4:	ldr	r3, [r0]
   127b8:	add	r1, r1, r1, lsl #1
   127bc:	add	r3, r3, r1, lsl #2
   127c0:	ldr	r0, [r3, #4]
   127c4:	bx	lr

000127c8 <table_add_column@@Base>:
   127c8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   127cc:	strd	r6, [sp, #8]
   127d0:	strd	r8, [sp, #16]
   127d4:	str	lr, [sp, #24]
   127d8:	sub	sp, sp, #12
   127dc:	mov	r4, r0
   127e0:	mov	r7, r1
   127e4:	mov	r6, r2
   127e8:	ldr	r1, [r0, #8]
   127ec:	ldr	r2, [r0, #4]
   127f0:	udiv	r3, r2, r1
   127f4:	mls	r3, r1, r3, r2
   127f8:	cmp	r3, #0
   127fc:	beq	12890 <table_add_column@@Base+0xc8>
   12800:	mov	r0, r4
   12804:	bl	13738 <table_get_row_length@@Base>
   12808:	mov	r8, r0
   1280c:	ldr	r9, [r4, #4]
   12810:	mov	r0, r6
   12814:	bl	13250 <table_get_default_compare_function_for_data_type@@Base>
   12818:	str	r0, [sp]
   1281c:	mov	r3, r6
   12820:	mov	r2, r7
   12824:	mov	r1, r9
   12828:	mov	r0, r4
   1282c:	bl	1269c <table_column_init@@Base>
   12830:	cmp	r8, #0
   12834:	ble	12858 <table_add_column@@Base+0x90>
   12838:	mov	r5, #0
   1283c:	mov	r2, r9
   12840:	mov	r1, r5
   12844:	mov	r0, r4
   12848:	bl	14f78 <table_cell_init@@Base>
   1284c:	add	r5, r5, #1
   12850:	cmp	r8, r5
   12854:	bne	1283c <table_add_column@@Base+0x74>
   12858:	mov	r3, #8
   1285c:	ldr	r2, [r4, #4]
   12860:	mvn	r1, #0
   12864:	mov	r0, r4
   12868:	bl	12600 <table_notify@@Base>
   1286c:	ldr	r0, [r4, #4]
   12870:	add	r3, r0, #1
   12874:	str	r3, [r4, #4]
   12878:	add	sp, sp, #12
   1287c:	ldrd	r4, [sp]
   12880:	ldrd	r6, [sp, #8]
   12884:	ldrd	r8, [sp, #16]
   12888:	add	sp, sp, #24
   1288c:	pop	{pc}		; (ldr pc, [sp], #4)
   12890:	ldr	r3, [r0, #12]
   12894:	add	r1, r1, r3
   12898:	str	r1, [r0, #12]
   1289c:	add	r1, r1, r1, lsl #1
   128a0:	lsl	r1, r1, #2
   128a4:	ldr	r0, [r0]
   128a8:	bl	11adc <realloc@plt>
   128ac:	str	r0, [r4]
   128b0:	mov	r0, r4
   128b4:	bl	13738 <table_get_row_length@@Base>
   128b8:	subs	r9, r0, #0
   128bc:	ble	12800 <table_add_column@@Base+0x38>
   128c0:	mov	r5, #0
   128c4:	mov	r1, r5
   128c8:	mov	r0, r4
   128cc:	bl	13930 <table_get_row_ptr@@Base>
   128d0:	mov	r8, r0
   128d4:	ldr	r1, [r4, #12]
   128d8:	lsl	r1, r1, #2
   128dc:	ldr	r0, [r0]
   128e0:	bl	11adc <realloc@plt>
   128e4:	str	r0, [r8]
   128e8:	add	r5, r5, #1
   128ec:	cmp	r9, r5
   128f0:	bne	128c4 <table_add_column@@Base+0xfc>
   128f4:	b	12800 <table_add_column@@Base+0x38>

000128f8 <table_remove_column@@Base>:
   128f8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   128fc:	strd	r6, [sp, #8]
   12900:	strd	r8, [sp, #16]
   12904:	str	sl, [sp, #24]
   12908:	str	lr, [sp, #28]
   1290c:	mov	r4, r0
   12910:	mov	r5, r1
   12914:	bl	12708 <table_column_destroy@@Base>
   12918:	ldr	r6, [r4, #4]
   1291c:	sub	r7, r6, #1
   12920:	cmp	r5, r7
   12924:	bge	1296c <table_remove_column@@Base+0x74>
   12928:	add	r2, r5, r5, lsl #1
   1292c:	lsl	r2, r2, #2
   12930:	mov	r8, r7
   12934:	mov	r0, r5
   12938:	ldr	r3, [r4]
   1293c:	add	r1, r3, r2
   12940:	add	r2, r2, #12
   12944:	add	r3, r3, r2
   12948:	ldr	lr, [r3]
   1294c:	ldr	ip, [r3, #4]
   12950:	ldr	r3, [r3, #8]
   12954:	str	lr, [r1]
   12958:	str	ip, [r1, #4]
   1295c:	str	r3, [r1, #8]
   12960:	add	r0, r0, #1
   12964:	cmp	r8, r0
   12968:	bne	12938 <table_remove_column@@Base+0x40>
   1296c:	mov	r0, r4
   12970:	bl	13738 <table_get_row_length@@Base>
   12974:	subs	r9, r0, #0
   12978:	ble	129e8 <table_remove_column@@Base+0xf0>
   1297c:	lsl	sl, r5, #2
   12980:	mov	r8, #0
   12984:	sub	r6, r6, #1
   12988:	b	12998 <table_remove_column@@Base+0xa0>
   1298c:	add	r8, r8, #1
   12990:	cmp	r9, r8
   12994:	beq	129e8 <table_remove_column@@Base+0xf0>
   12998:	mov	r2, r5
   1299c:	mov	r1, r8
   129a0:	mov	r0, r4
   129a4:	bl	14f98 <table_cell_destroy@@Base>
   129a8:	mov	r1, r8
   129ac:	mov	r0, r4
   129b0:	bl	13930 <table_get_row_ptr@@Base>
   129b4:	cmp	r5, r7
   129b8:	bge	1298c <table_remove_column@@Base+0x94>
   129bc:	mov	r3, sl
   129c0:	mov	r2, r5
   129c4:	ldr	r1, [r0]
   129c8:	add	ip, r1, r3
   129cc:	add	r3, r3, #4
   129d0:	ldr	r1, [r1, r3]
   129d4:	str	r1, [ip]
   129d8:	add	r2, r2, #1
   129dc:	cmp	r6, r2
   129e0:	bne	129c4 <table_remove_column@@Base+0xcc>
   129e4:	b	1298c <table_remove_column@@Base+0x94>
   129e8:	ldr	r3, [r4, #4]
   129ec:	sub	r3, r3, #1
   129f0:	str	r3, [r4, #4]
   129f4:	ldr	r1, [r4, #8]
   129f8:	udiv	r2, r3, r1
   129fc:	mls	r3, r1, r2, r3
   12a00:	cmp	r3, #0
   12a04:	beq	12a38 <table_remove_column@@Base+0x140>
   12a08:	mov	r3, #16
   12a0c:	mov	r2, r5
   12a10:	mvn	r1, #0
   12a14:	mov	r0, r4
   12a18:	bl	12600 <table_notify@@Base>
   12a1c:	mov	r0, #0
   12a20:	ldrd	r4, [sp]
   12a24:	ldrd	r6, [sp, #8]
   12a28:	ldrd	r8, [sp, #16]
   12a2c:	ldr	sl, [sp, #24]
   12a30:	add	sp, sp, #28
   12a34:	pop	{pc}		; (ldr pc, [sp], #4)
   12a38:	ldr	r3, [r4, #12]
   12a3c:	sub	r1, r3, r1
   12a40:	str	r1, [r4, #12]
   12a44:	add	r1, r1, r1, lsl #1
   12a48:	lsl	r1, r1, #2
   12a4c:	ldr	r0, [r4]
   12a50:	bl	11adc <realloc@plt>
   12a54:	str	r0, [r4]
   12a58:	mov	r0, r4
   12a5c:	bl	13738 <table_get_row_length@@Base>
   12a60:	subs	r8, r0, #0
   12a64:	ble	12a08 <table_remove_column@@Base+0x110>
   12a68:	mov	r6, #0
   12a6c:	mov	r1, r6
   12a70:	mov	r0, r4
   12a74:	bl	13930 <table_get_row_ptr@@Base>
   12a78:	mov	r7, r0
   12a7c:	ldr	r1, [r4, #12]
   12a80:	lsl	r1, r1, #2
   12a84:	ldr	r0, [r0]
   12a88:	bl	11adc <realloc@plt>
   12a8c:	str	r0, [r7]
   12a90:	add	r6, r6, #1
   12a94:	cmp	r8, r6
   12a98:	bne	12a6c <table_remove_column@@Base+0x174>
   12a9c:	b	12a08 <table_remove_column@@Base+0x110>

00012aa0 <table_get_column_name@@Base>:
   12aa0:	ldr	r3, [r0]
   12aa4:	add	r1, r1, r1, lsl #1
   12aa8:	ldr	r0, [r3, r1, lsl #2]
   12aac:	bx	lr

00012ab0 <table_get_col_ptr@@Base>:
   12ab0:	add	r1, r1, r1, lsl #1
   12ab4:	ldr	r0, [r0]
   12ab8:	add	r0, r0, r1, lsl #2
   12abc:	bx	lr

00012ac0 <table_get_column_compare_function@@Base>:
   12ac0:	ldr	r3, [r0]
   12ac4:	add	r1, r1, r1, lsl #1
   12ac8:	add	r3, r3, r1, lsl #2
   12acc:	ldr	r0, [r3, #8]
   12ad0:	bx	lr

00012ad4 <table_set_column_compare_function@@Base>:
   12ad4:	ldr	r3, [r0]
   12ad8:	add	r1, r1, r1, lsl #1
   12adc:	add	r3, r3, r1, lsl #2
   12ae0:	str	r2, [r3, #8]
   12ae4:	bx	lr

00012ae8 <table_compare_bool@@Base>:
   12ae8:	cmp	r0, #0
   12aec:	beq	12b18 <table_compare_bool@@Base+0x30>
   12af0:	cmp	r1, #0
   12af4:	beq	12b28 <table_compare_bool@@Base+0x40>
   12af8:	ldrb	r0, [r0]
   12afc:	ldrb	r1, [r1]
   12b00:	cmp	r0, r1
   12b04:	bhi	12b30 <table_compare_bool@@Base+0x48>
   12b08:	cmp	r0, r1
   12b0c:	movcs	r0, #0
   12b10:	mvncc	r0, #0
   12b14:	bx	lr
   12b18:	adds	r0, r1, #0
   12b1c:	movne	r0, #1
   12b20:	rsb	r0, r0, #0
   12b24:	bx	lr
   12b28:	mov	r0, #1
   12b2c:	bx	lr
   12b30:	mov	r0, #1
   12b34:	bx	lr

00012b38 <table_compare_int@@Base>:
   12b38:	cmp	r0, #0
   12b3c:	beq	12b68 <table_compare_int@@Base+0x30>
   12b40:	cmp	r1, #0
   12b44:	beq	12b78 <table_compare_int@@Base+0x40>
   12b48:	ldr	r0, [r0]
   12b4c:	ldr	r1, [r1]
   12b50:	cmp	r0, r1
   12b54:	bgt	12b80 <table_compare_int@@Base+0x48>
   12b58:	cmp	r0, r1
   12b5c:	movge	r0, #0
   12b60:	mvnlt	r0, #0
   12b64:	bx	lr
   12b68:	adds	r0, r1, #0
   12b6c:	movne	r0, #1
   12b70:	rsb	r0, r0, #0
   12b74:	bx	lr
   12b78:	mov	r0, #1
   12b7c:	bx	lr
   12b80:	mov	r0, #1
   12b84:	bx	lr

00012b88 <table_compare_uint@@Base>:
   12b88:	cmp	r0, #0
   12b8c:	beq	12bb8 <table_compare_uint@@Base+0x30>
   12b90:	cmp	r1, #0
   12b94:	beq	12bc8 <table_compare_uint@@Base+0x40>
   12b98:	ldr	r0, [r0]
   12b9c:	ldr	r1, [r1]
   12ba0:	cmp	r0, r1
   12ba4:	bhi	12bd0 <table_compare_uint@@Base+0x48>
   12ba8:	cmp	r0, r1
   12bac:	movcs	r0, #0
   12bb0:	mvncc	r0, #0
   12bb4:	bx	lr
   12bb8:	adds	r0, r1, #0
   12bbc:	movne	r0, #1
   12bc0:	rsb	r0, r0, #0
   12bc4:	bx	lr
   12bc8:	mov	r0, #1
   12bcc:	bx	lr
   12bd0:	mov	r0, #1
   12bd4:	bx	lr

00012bd8 <table_compare_int8@@Base>:
   12bd8:	cmp	r0, #0
   12bdc:	beq	12c08 <table_compare_int8@@Base+0x30>
   12be0:	cmp	r1, #0
   12be4:	beq	12c18 <table_compare_int8@@Base+0x40>
   12be8:	ldrsb	r0, [r0]
   12bec:	ldrsb	r1, [r1]
   12bf0:	cmp	r0, r1
   12bf4:	bgt	12c20 <table_compare_int8@@Base+0x48>
   12bf8:	cmp	r0, r1
   12bfc:	movge	r0, #0
   12c00:	mvnlt	r0, #0
   12c04:	bx	lr
   12c08:	adds	r0, r1, #0
   12c0c:	movne	r0, #1
   12c10:	rsb	r0, r0, #0
   12c14:	bx	lr
   12c18:	mov	r0, #1
   12c1c:	bx	lr
   12c20:	mov	r0, #1
   12c24:	bx	lr

00012c28 <table_compare_uint8@@Base>:
   12c28:	cmp	r0, #0
   12c2c:	beq	12c58 <table_compare_uint8@@Base+0x30>
   12c30:	cmp	r1, #0
   12c34:	beq	12c68 <table_compare_uint8@@Base+0x40>
   12c38:	ldrb	r0, [r0]
   12c3c:	ldrb	r1, [r1]
   12c40:	cmp	r0, r1
   12c44:	bhi	12c70 <table_compare_uint8@@Base+0x48>
   12c48:	cmp	r0, r1
   12c4c:	movcs	r0, #0
   12c50:	mvncc	r0, #0
   12c54:	bx	lr
   12c58:	adds	r0, r1, #0
   12c5c:	movne	r0, #1
   12c60:	rsb	r0, r0, #0
   12c64:	bx	lr
   12c68:	mov	r0, #1
   12c6c:	bx	lr
   12c70:	mov	r0, #1
   12c74:	bx	lr

00012c78 <table_compare_int16@@Base>:
   12c78:	cmp	r0, #0
   12c7c:	beq	12ca8 <table_compare_int16@@Base+0x30>
   12c80:	cmp	r1, #0
   12c84:	beq	12cb8 <table_compare_int16@@Base+0x40>
   12c88:	ldrsh	r0, [r0]
   12c8c:	ldrsh	r1, [r1]
   12c90:	cmp	r0, r1
   12c94:	bgt	12cc0 <table_compare_int16@@Base+0x48>
   12c98:	cmp	r0, r1
   12c9c:	movge	r0, #0
   12ca0:	mvnlt	r0, #0
   12ca4:	bx	lr
   12ca8:	adds	r0, r1, #0
   12cac:	movne	r0, #1
   12cb0:	rsb	r0, r0, #0
   12cb4:	bx	lr
   12cb8:	mov	r0, #1
   12cbc:	bx	lr
   12cc0:	mov	r0, #1
   12cc4:	bx	lr

00012cc8 <table_compare_uint16@@Base>:
   12cc8:	cmp	r0, #0
   12ccc:	beq	12cf8 <table_compare_uint16@@Base+0x30>
   12cd0:	cmp	r1, #0
   12cd4:	beq	12d08 <table_compare_uint16@@Base+0x40>
   12cd8:	ldrh	r0, [r0]
   12cdc:	ldrh	r1, [r1]
   12ce0:	cmp	r0, r1
   12ce4:	bhi	12d10 <table_compare_uint16@@Base+0x48>
   12ce8:	cmp	r0, r1
   12cec:	movcs	r0, #0
   12cf0:	mvncc	r0, #0
   12cf4:	bx	lr
   12cf8:	adds	r0, r1, #0
   12cfc:	movne	r0, #1
   12d00:	rsb	r0, r0, #0
   12d04:	bx	lr
   12d08:	mov	r0, #1
   12d0c:	bx	lr
   12d10:	mov	r0, #1
   12d14:	bx	lr

00012d18 <table_compare_int32@@Base>:
   12d18:	cmp	r0, #0
   12d1c:	beq	12d48 <table_compare_int32@@Base+0x30>
   12d20:	cmp	r1, #0
   12d24:	beq	12d58 <table_compare_int32@@Base+0x40>
   12d28:	ldr	r0, [r0]
   12d2c:	ldr	r1, [r1]
   12d30:	cmp	r0, r1
   12d34:	bgt	12d60 <table_compare_int32@@Base+0x48>
   12d38:	cmp	r0, r1
   12d3c:	movge	r0, #0
   12d40:	mvnlt	r0, #0
   12d44:	bx	lr
   12d48:	adds	r0, r1, #0
   12d4c:	movne	r0, #1
   12d50:	rsb	r0, r0, #0
   12d54:	bx	lr
   12d58:	mov	r0, #1
   12d5c:	bx	lr
   12d60:	mov	r0, #1
   12d64:	bx	lr

00012d68 <table_compare_uint32@@Base>:
   12d68:	cmp	r0, #0
   12d6c:	beq	12d98 <table_compare_uint32@@Base+0x30>
   12d70:	cmp	r1, #0
   12d74:	beq	12da8 <table_compare_uint32@@Base+0x40>
   12d78:	ldr	r0, [r0]
   12d7c:	ldr	r1, [r1]
   12d80:	cmp	r0, r1
   12d84:	bhi	12db0 <table_compare_uint32@@Base+0x48>
   12d88:	cmp	r0, r1
   12d8c:	movcs	r0, #0
   12d90:	mvncc	r0, #0
   12d94:	bx	lr
   12d98:	adds	r0, r1, #0
   12d9c:	movne	r0, #1
   12da0:	rsb	r0, r0, #0
   12da4:	bx	lr
   12da8:	mov	r0, #1
   12dac:	bx	lr
   12db0:	mov	r0, #1
   12db4:	bx	lr

00012db8 <table_compare_int64@@Base>:
   12db8:	cmp	r0, #0
   12dbc:	beq	12e00 <table_compare_int64@@Base+0x48>
   12dc0:	cmp	r1, #0
   12dc4:	beq	12e10 <table_compare_int64@@Base+0x58>
   12dc8:	strd	r4, [sp, #-8]!
   12dcc:	ldrd	r4, [r0]
   12dd0:	ldrd	r2, [r1]
   12dd4:	cmp	r2, r4
   12dd8:	sbcs	r1, r3, r5
   12ddc:	movlt	r0, #1
   12de0:	blt	12df4 <table_compare_int64@@Base+0x3c>
   12de4:	cmp	r4, r2
   12de8:	sbcs	r3, r5, r3
   12dec:	mvnlt	r0, #0
   12df0:	movge	r0, #0
   12df4:	ldrd	r4, [sp]
   12df8:	add	sp, sp, #8
   12dfc:	bx	lr
   12e00:	adds	r1, r1, #0
   12e04:	movne	r1, #1
   12e08:	rsb	r0, r1, #0
   12e0c:	bx	lr
   12e10:	mov	r0, #1
   12e14:	bx	lr

00012e18 <table_compare_uint64@@Base>:
   12e18:	cmp	r0, #0
   12e1c:	beq	12e58 <table_compare_uint64@@Base+0x40>
   12e20:	cmp	r1, #0
   12e24:	beq	12e68 <table_compare_uint64@@Base+0x50>
   12e28:	strd	r4, [sp, #-8]!
   12e2c:	ldrd	r4, [r0]
   12e30:	ldrd	r2, [r1]
   12e34:	cmp	r5, r3
   12e38:	cmpeq	r4, r2
   12e3c:	movhi	r0, #1
   12e40:	bhi	12e4c <table_compare_uint64@@Base+0x34>
   12e44:	mvncc	r0, #0
   12e48:	movcs	r0, #0
   12e4c:	ldrd	r4, [sp]
   12e50:	add	sp, sp, #8
   12e54:	bx	lr
   12e58:	adds	r1, r1, #0
   12e5c:	movne	r1, #1
   12e60:	rsb	r0, r1, #0
   12e64:	bx	lr
   12e68:	mov	r0, #1
   12e6c:	bx	lr

00012e70 <table_compare_short@@Base>:
   12e70:	cmp	r0, #0
   12e74:	beq	12ea0 <table_compare_short@@Base+0x30>
   12e78:	cmp	r1, #0
   12e7c:	beq	12eb0 <table_compare_short@@Base+0x40>
   12e80:	ldrsh	r0, [r0]
   12e84:	ldrsh	r1, [r1]
   12e88:	cmp	r0, r1
   12e8c:	bgt	12eb8 <table_compare_short@@Base+0x48>
   12e90:	cmp	r0, r1
   12e94:	movge	r0, #0
   12e98:	mvnlt	r0, #0
   12e9c:	bx	lr
   12ea0:	adds	r0, r1, #0
   12ea4:	movne	r0, #1
   12ea8:	rsb	r0, r0, #0
   12eac:	bx	lr
   12eb0:	mov	r0, #1
   12eb4:	bx	lr
   12eb8:	mov	r0, #1
   12ebc:	bx	lr

00012ec0 <table_compare_ushort@@Base>:
   12ec0:	cmp	r0, #0
   12ec4:	beq	12ef0 <table_compare_ushort@@Base+0x30>
   12ec8:	cmp	r1, #0
   12ecc:	beq	12f00 <table_compare_ushort@@Base+0x40>
   12ed0:	ldrh	r0, [r0]
   12ed4:	ldrh	r1, [r1]
   12ed8:	cmp	r0, r1
   12edc:	bhi	12f08 <table_compare_ushort@@Base+0x48>
   12ee0:	cmp	r0, r1
   12ee4:	movcs	r0, #0
   12ee8:	mvncc	r0, #0
   12eec:	bx	lr
   12ef0:	adds	r0, r1, #0
   12ef4:	movne	r0, #1
   12ef8:	rsb	r0, r0, #0
   12efc:	bx	lr
   12f00:	mov	r0, #1
   12f04:	bx	lr
   12f08:	mov	r0, #1
   12f0c:	bx	lr

00012f10 <table_compare_long@@Base>:
   12f10:	cmp	r0, #0
   12f14:	beq	12f40 <table_compare_long@@Base+0x30>
   12f18:	cmp	r1, #0
   12f1c:	beq	12f50 <table_compare_long@@Base+0x40>
   12f20:	ldr	r0, [r0]
   12f24:	ldr	r1, [r1]
   12f28:	cmp	r0, r1
   12f2c:	bgt	12f58 <table_compare_long@@Base+0x48>
   12f30:	cmp	r0, r1
   12f34:	movge	r0, #0
   12f38:	mvnlt	r0, #0
   12f3c:	bx	lr
   12f40:	adds	r0, r1, #0
   12f44:	movne	r0, #1
   12f48:	rsb	r0, r0, #0
   12f4c:	bx	lr
   12f50:	mov	r0, #1
   12f54:	bx	lr
   12f58:	mov	r0, #1
   12f5c:	bx	lr

00012f60 <table_compare_ulong@@Base>:
   12f60:	cmp	r0, #0
   12f64:	beq	12f90 <table_compare_ulong@@Base+0x30>
   12f68:	cmp	r1, #0
   12f6c:	beq	12fa0 <table_compare_ulong@@Base+0x40>
   12f70:	ldr	r0, [r0]
   12f74:	ldr	r1, [r1]
   12f78:	cmp	r0, r1
   12f7c:	bhi	12fa8 <table_compare_ulong@@Base+0x48>
   12f80:	cmp	r0, r1
   12f84:	movcs	r0, #0
   12f88:	mvncc	r0, #0
   12f8c:	bx	lr
   12f90:	adds	r0, r1, #0
   12f94:	movne	r0, #1
   12f98:	rsb	r0, r0, #0
   12f9c:	bx	lr
   12fa0:	mov	r0, #1
   12fa4:	bx	lr
   12fa8:	mov	r0, #1
   12fac:	bx	lr

00012fb0 <table_compare_llong@@Base>:
   12fb0:	cmp	r0, #0
   12fb4:	beq	12ff8 <table_compare_llong@@Base+0x48>
   12fb8:	cmp	r1, #0
   12fbc:	beq	13008 <table_compare_llong@@Base+0x58>
   12fc0:	strd	r4, [sp, #-8]!
   12fc4:	ldrd	r4, [r0]
   12fc8:	ldrd	r2, [r1]
   12fcc:	cmp	r2, r4
   12fd0:	sbcs	r1, r3, r5
   12fd4:	movlt	r0, #1
   12fd8:	blt	12fec <table_compare_llong@@Base+0x3c>
   12fdc:	cmp	r4, r2
   12fe0:	sbcs	r3, r5, r3
   12fe4:	mvnlt	r0, #0
   12fe8:	movge	r0, #0
   12fec:	ldrd	r4, [sp]
   12ff0:	add	sp, sp, #8
   12ff4:	bx	lr
   12ff8:	adds	r1, r1, #0
   12ffc:	movne	r1, #1
   13000:	rsb	r0, r1, #0
   13004:	bx	lr
   13008:	mov	r0, #1
   1300c:	bx	lr

00013010 <table_compare_ullong@@Base>:
   13010:	cmp	r0, #0
   13014:	beq	13040 <table_compare_ullong@@Base+0x30>
   13018:	cmp	r1, #0
   1301c:	beq	13050 <table_compare_ullong@@Base+0x40>
   13020:	ldr	r0, [r0]
   13024:	ldr	r1, [r1]
   13028:	cmp	r0, r1
   1302c:	bhi	13058 <table_compare_ullong@@Base+0x48>
   13030:	cmp	r0, r1
   13034:	movcs	r0, #0
   13038:	mvncc	r0, #0
   1303c:	bx	lr
   13040:	adds	r0, r1, #0
   13044:	movne	r0, #1
   13048:	rsb	r0, r0, #0
   1304c:	bx	lr
   13050:	mov	r0, #1
   13054:	bx	lr
   13058:	mov	r0, #1
   1305c:	bx	lr

00013060 <table_compare_float@@Base>:
   13060:	cmp	r0, #0
   13064:	beq	13090 <table_compare_float@@Base+0x30>
   13068:	cmp	r1, #0
   1306c:	beq	130a0 <table_compare_float@@Base+0x40>
   13070:	vldr	s14, [r0]
   13074:	vldr	s15, [r1]
   13078:	vcmpe.f32	s14, s15
   1307c:	vmrs	APSR_nzcv, fpscr
   13080:	bgt	130a8 <table_compare_float@@Base+0x48>
   13084:	mvnmi	r0, #0
   13088:	movpl	r0, #0
   1308c:	bx	lr
   13090:	adds	r1, r1, #0
   13094:	movne	r1, #1
   13098:	rsb	r0, r1, #0
   1309c:	bx	lr
   130a0:	mov	r0, #1
   130a4:	bx	lr
   130a8:	mov	r0, #1
   130ac:	bx	lr

000130b0 <table_compare_double@@Base>:
   130b0:	cmp	r0, #0
   130b4:	beq	130e0 <table_compare_double@@Base+0x30>
   130b8:	cmp	r1, #0
   130bc:	beq	130f0 <table_compare_double@@Base+0x40>
   130c0:	vldr	d6, [r0]
   130c4:	vldr	d7, [r1]
   130c8:	vcmpe.f64	d6, d7
   130cc:	vmrs	APSR_nzcv, fpscr
   130d0:	bgt	130f8 <table_compare_double@@Base+0x48>
   130d4:	mvnmi	r0, #0
   130d8:	movpl	r0, #0
   130dc:	bx	lr
   130e0:	adds	r1, r1, #0
   130e4:	movne	r1, #1
   130e8:	rsb	r0, r1, #0
   130ec:	bx	lr
   130f0:	mov	r0, #1
   130f4:	bx	lr
   130f8:	mov	r0, #1
   130fc:	bx	lr

00013100 <table_compare_ldouble@@Base>:
   13100:	cmp	r0, #0
   13104:	beq	13130 <table_compare_ldouble@@Base+0x30>
   13108:	cmp	r1, #0
   1310c:	beq	13140 <table_compare_ldouble@@Base+0x40>
   13110:	vldr	d6, [r0]
   13114:	vldr	d7, [r1]
   13118:	vcmpe.f64	d6, d7
   1311c:	vmrs	APSR_nzcv, fpscr
   13120:	bgt	13148 <table_compare_ldouble@@Base+0x48>
   13124:	mvnmi	r0, #0
   13128:	movpl	r0, #0
   1312c:	bx	lr
   13130:	adds	r1, r1, #0
   13134:	movne	r1, #1
   13138:	rsb	r0, r1, #0
   1313c:	bx	lr
   13140:	mov	r0, #1
   13144:	bx	lr
   13148:	mov	r0, #1
   1314c:	bx	lr

00013150 <table_compare_char@@Base>:
   13150:	cmp	r0, #0
   13154:	beq	13180 <table_compare_char@@Base+0x30>
   13158:	cmp	r1, #0
   1315c:	beq	13190 <table_compare_char@@Base+0x40>
   13160:	ldrb	r0, [r0]
   13164:	ldrb	r1, [r1]
   13168:	cmp	r0, r1
   1316c:	bhi	13198 <table_compare_char@@Base+0x48>
   13170:	cmp	r0, r1
   13174:	movcs	r0, #0
   13178:	mvncc	r0, #0
   1317c:	bx	lr
   13180:	adds	r0, r1, #0
   13184:	movne	r0, #1
   13188:	rsb	r0, r0, #0
   1318c:	bx	lr
   13190:	mov	r0, #1
   13194:	bx	lr
   13198:	mov	r0, #1
   1319c:	bx	lr

000131a0 <table_compare_uchar@@Base>:
   131a0:	cmp	r0, #0
   131a4:	beq	131d0 <table_compare_uchar@@Base+0x30>
   131a8:	cmp	r1, #0
   131ac:	beq	131e0 <table_compare_uchar@@Base+0x40>
   131b0:	ldrb	r0, [r0]
   131b4:	ldrb	r1, [r1]
   131b8:	cmp	r0, r1
   131bc:	bhi	131e8 <table_compare_uchar@@Base+0x48>
   131c0:	cmp	r0, r1
   131c4:	movcs	r0, #0
   131c8:	mvncc	r0, #0
   131cc:	bx	lr
   131d0:	adds	r0, r1, #0
   131d4:	movne	r0, #1
   131d8:	rsb	r0, r0, #0
   131dc:	bx	lr
   131e0:	mov	r0, #1
   131e4:	bx	lr
   131e8:	mov	r0, #1
   131ec:	bx	lr

000131f0 <table_compare_ptr@@Base>:
   131f0:	cmp	r0, r1
   131f4:	bhi	13208 <table_compare_ptr@@Base+0x18>
   131f8:	cmp	r0, r1
   131fc:	movcs	r0, #0
   13200:	mvncc	r0, #0
   13204:	bx	lr
   13208:	mov	r0, #1
   1320c:	bx	lr

00013210 <table_compare_string@@Base>:
   13210:	cmp	r0, #0
   13214:	beq	13238 <table_compare_string@@Base+0x28>
   13218:	cmp	r1, #0
   1321c:	beq	13248 <table_compare_string@@Base+0x38>
   13220:	str	r4, [sp, #-8]!
   13224:	str	lr, [sp, #4]
   13228:	bl	11aac <strcmp@plt>
   1322c:	ldr	r4, [sp]
   13230:	add	sp, sp, #4
   13234:	pop	{pc}		; (ldr pc, [sp], #4)
   13238:	adds	r1, r1, #0
   1323c:	movne	r1, #1
   13240:	rsb	r0, r1, #0
   13244:	bx	lr
   13248:	mov	r0, #1
   1324c:	bx	lr

00013250 <table_get_default_compare_function_for_data_type@@Base>:
   13250:	cmp	r0, #23
   13254:	ldrls	pc, [pc, r0, lsl #2]
   13258:	b	133dc <table_get_default_compare_function_for_data_type@@Base+0x18c>
   1325c:			; <UNDEFINED> instruction: 0x000132bc
   13260:	andeq	r3, r1, r8, asr #5
   13264:	ldrdeq	r3, [r1], -r4
   13268:	andeq	r3, r1, r0, ror #5
   1326c:	andeq	r3, r1, ip, ror #5
   13270:	strdeq	r3, [r1], -r8
   13274:	andeq	r3, r1, r4, lsl #6
   13278:	andeq	r3, r1, r0, lsl r3
   1327c:	andeq	r3, r1, ip, lsl r3
   13280:	andeq	r3, r1, r8, lsr #6
   13284:	andeq	r3, r1, r4, lsr r3
   13288:	andeq	r3, r1, r0, asr #6
   1328c:	andeq	r3, r1, ip, asr #6
   13290:	andeq	r3, r1, r8, asr r3
   13294:	andeq	r3, r1, r4, ror #6
   13298:	andeq	r3, r1, r0, ror r3
   1329c:	andeq	r3, r1, r8, lsl #7
   132a0:	muleq	r1, r4, r3
   132a4:	andeq	r3, r1, r0, lsr #7
   132a8:			; <UNDEFINED> instruction: 0x000133b8
   132ac:	andeq	r3, r1, r4, asr #7
   132b0:	andeq	r3, r1, ip, ror r3
   132b4:	andeq	r3, r1, ip, lsr #7
   132b8:	ldrdeq	r3, [r1], -r0
   132bc:	movw	r0, #11064	; 0x2b38
   132c0:	movt	r0, #1
   132c4:	bx	lr
   132c8:	movw	r0, #11144	; 0x2b88
   132cc:	movt	r0, #1
   132d0:	bx	lr
   132d4:	movw	r0, #11224	; 0x2bd8
   132d8:	movt	r0, #1
   132dc:	bx	lr
   132e0:	movw	r0, #11304	; 0x2c28
   132e4:	movt	r0, #1
   132e8:	bx	lr
   132ec:	movw	r0, #11384	; 0x2c78
   132f0:	movt	r0, #1
   132f4:	bx	lr
   132f8:	movw	r0, #11464	; 0x2cc8
   132fc:	movt	r0, #1
   13300:	bx	lr
   13304:	movw	r0, #11544	; 0x2d18
   13308:	movt	r0, #1
   1330c:	bx	lr
   13310:	movw	r0, #11624	; 0x2d68
   13314:	movt	r0, #1
   13318:	bx	lr
   1331c:	movw	r0, #11704	; 0x2db8
   13320:	movt	r0, #1
   13324:	bx	lr
   13328:	movw	r0, #11800	; 0x2e18
   1332c:	movt	r0, #1
   13330:	bx	lr
   13334:	movw	r0, #11888	; 0x2e70
   13338:	movt	r0, #1
   1333c:	bx	lr
   13340:	movw	r0, #11968	; 0x2ec0
   13344:	movt	r0, #1
   13348:	bx	lr
   1334c:	movw	r0, #12048	; 0x2f10
   13350:	movt	r0, #1
   13354:	bx	lr
   13358:	movw	r0, #12128	; 0x2f60
   1335c:	movt	r0, #1
   13360:	bx	lr
   13364:	movw	r0, #12208	; 0x2fb0
   13368:	movt	r0, #1
   1336c:	bx	lr
   13370:	movw	r0, #12304	; 0x3010
   13374:	movt	r0, #1
   13378:	bx	lr
   1337c:	movw	r0, #12816	; 0x3210
   13380:	movt	r0, #1
   13384:	bx	lr
   13388:	movw	r0, #12384	; 0x3060
   1338c:	movt	r0, #1
   13390:	bx	lr
   13394:	movw	r0, #12464	; 0x30b0
   13398:	movt	r0, #1
   1339c:	bx	lr
   133a0:	movw	r0, #12544	; 0x3100
   133a4:	movt	r0, #1
   133a8:	bx	lr
   133ac:	movw	r0, #10984	; 0x2ae8
   133b0:	movt	r0, #1
   133b4:	bx	lr
   133b8:	movw	r0, #12624	; 0x3150
   133bc:	movt	r0, #1
   133c0:	bx	lr
   133c4:	movw	r0, #12704	; 0x31a0
   133c8:	movt	r0, #1
   133cc:	bx	lr
   133d0:	movw	r0, #12784	; 0x31f0
   133d4:	movt	r0, #1
   133d8:	bx	lr
   133dc:	mov	r0, #0
   133e0:	bx	lr

000133e4 <table_get@@Base>:
   133e4:	str	r4, [sp, #-8]!
   133e8:	str	lr, [sp, #4]
   133ec:	bl	14f54 <table_get_cell_ptr@@Base>
   133f0:	ldr	r0, [r0]
   133f4:	ldr	r4, [sp]
   133f8:	add	sp, sp, #4
   133fc:	pop	{pc}		; (ldr pc, [sp], #4)

00013400 <table_get_bool@@Base>:
   13400:	str	r4, [sp, #-8]!
   13404:	str	lr, [sp, #4]
   13408:	bl	133e4 <table_get@@Base>
   1340c:	ldrb	r0, [r0]
   13410:	ldr	r4, [sp]
   13414:	add	sp, sp, #4
   13418:	pop	{pc}		; (ldr pc, [sp], #4)

0001341c <table_get_int@@Base>:
   1341c:	str	r4, [sp, #-8]!
   13420:	str	lr, [sp, #4]
   13424:	bl	133e4 <table_get@@Base>
   13428:	ldr	r0, [r0]
   1342c:	ldr	r4, [sp]
   13430:	add	sp, sp, #4
   13434:	pop	{pc}		; (ldr pc, [sp], #4)

00013438 <table_get_uint@@Base>:
   13438:	str	r4, [sp, #-8]!
   1343c:	str	lr, [sp, #4]
   13440:	bl	133e4 <table_get@@Base>
   13444:	ldr	r0, [r0]
   13448:	ldr	r4, [sp]
   1344c:	add	sp, sp, #4
   13450:	pop	{pc}		; (ldr pc, [sp], #4)

00013454 <table_get_int8@@Base>:
   13454:	str	r4, [sp, #-8]!
   13458:	str	lr, [sp, #4]
   1345c:	bl	133e4 <table_get@@Base>
   13460:	ldrsb	r0, [r0]
   13464:	ldr	r4, [sp]
   13468:	add	sp, sp, #4
   1346c:	pop	{pc}		; (ldr pc, [sp], #4)

00013470 <table_get_uint8@@Base>:
   13470:	str	r4, [sp, #-8]!
   13474:	str	lr, [sp, #4]
   13478:	bl	133e4 <table_get@@Base>
   1347c:	ldrb	r0, [r0]
   13480:	ldr	r4, [sp]
   13484:	add	sp, sp, #4
   13488:	pop	{pc}		; (ldr pc, [sp], #4)

0001348c <table_get_int16@@Base>:
   1348c:	str	r4, [sp, #-8]!
   13490:	str	lr, [sp, #4]
   13494:	bl	133e4 <table_get@@Base>
   13498:	ldrsh	r0, [r0]
   1349c:	ldr	r4, [sp]
   134a0:	add	sp, sp, #4
   134a4:	pop	{pc}		; (ldr pc, [sp], #4)

000134a8 <table_get_uint16@@Base>:
   134a8:	str	r4, [sp, #-8]!
   134ac:	str	lr, [sp, #4]
   134b0:	bl	133e4 <table_get@@Base>
   134b4:	ldrh	r0, [r0]
   134b8:	ldr	r4, [sp]
   134bc:	add	sp, sp, #4
   134c0:	pop	{pc}		; (ldr pc, [sp], #4)

000134c4 <table_get_int32@@Base>:
   134c4:	str	r4, [sp, #-8]!
   134c8:	str	lr, [sp, #4]
   134cc:	bl	133e4 <table_get@@Base>
   134d0:	ldr	r0, [r0]
   134d4:	ldr	r4, [sp]
   134d8:	add	sp, sp, #4
   134dc:	pop	{pc}		; (ldr pc, [sp], #4)

000134e0 <table_get_uint32@@Base>:
   134e0:	str	r4, [sp, #-8]!
   134e4:	str	lr, [sp, #4]
   134e8:	bl	133e4 <table_get@@Base>
   134ec:	ldr	r0, [r0]
   134f0:	ldr	r4, [sp]
   134f4:	add	sp, sp, #4
   134f8:	pop	{pc}		; (ldr pc, [sp], #4)

000134fc <table_get_int64@@Base>:
   134fc:	str	r4, [sp, #-8]!
   13500:	str	lr, [sp, #4]
   13504:	bl	133e4 <table_get@@Base>
   13508:	ldrd	r0, [r0]
   1350c:	ldr	r4, [sp]
   13510:	add	sp, sp, #4
   13514:	pop	{pc}		; (ldr pc, [sp], #4)

00013518 <table_get_uint64@@Base>:
   13518:	str	r4, [sp, #-8]!
   1351c:	str	lr, [sp, #4]
   13520:	bl	133e4 <table_get@@Base>
   13524:	ldrd	r0, [r0]
   13528:	ldr	r4, [sp]
   1352c:	add	sp, sp, #4
   13530:	pop	{pc}		; (ldr pc, [sp], #4)

00013534 <table_get_short@@Base>:
   13534:	str	r4, [sp, #-8]!
   13538:	str	lr, [sp, #4]
   1353c:	bl	133e4 <table_get@@Base>
   13540:	ldrsh	r0, [r0]
   13544:	ldr	r4, [sp]
   13548:	add	sp, sp, #4
   1354c:	pop	{pc}		; (ldr pc, [sp], #4)

00013550 <table_get_ushort@@Base>:
   13550:	str	r4, [sp, #-8]!
   13554:	str	lr, [sp, #4]
   13558:	bl	133e4 <table_get@@Base>
   1355c:	ldrh	r0, [r0]
   13560:	ldr	r4, [sp]
   13564:	add	sp, sp, #4
   13568:	pop	{pc}		; (ldr pc, [sp], #4)

0001356c <table_get_long@@Base>:
   1356c:	str	r4, [sp, #-8]!
   13570:	str	lr, [sp, #4]
   13574:	bl	133e4 <table_get@@Base>
   13578:	ldr	r0, [r0]
   1357c:	ldr	r4, [sp]
   13580:	add	sp, sp, #4
   13584:	pop	{pc}		; (ldr pc, [sp], #4)

00013588 <table_get_ulong@@Base>:
   13588:	str	r4, [sp, #-8]!
   1358c:	str	lr, [sp, #4]
   13590:	bl	133e4 <table_get@@Base>
   13594:	ldr	r0, [r0]
   13598:	ldr	r4, [sp]
   1359c:	add	sp, sp, #4
   135a0:	pop	{pc}		; (ldr pc, [sp], #4)

000135a4 <table_get_llong@@Base>:
   135a4:	str	r4, [sp, #-8]!
   135a8:	str	lr, [sp, #4]
   135ac:	bl	133e4 <table_get@@Base>
   135b0:	ldrd	r0, [r0]
   135b4:	ldr	r4, [sp]
   135b8:	add	sp, sp, #4
   135bc:	pop	{pc}		; (ldr pc, [sp], #4)

000135c0 <table_get_ullong@@Base>:
   135c0:	str	r4, [sp, #-8]!
   135c4:	str	lr, [sp, #4]
   135c8:	bl	133e4 <table_get@@Base>
   135cc:	ldrd	r0, [r0]
   135d0:	ldr	r4, [sp]
   135d4:	add	sp, sp, #4
   135d8:	pop	{pc}		; (ldr pc, [sp], #4)

000135dc <table_get_float@@Base>:
   135dc:	str	r4, [sp, #-8]!
   135e0:	str	lr, [sp, #4]
   135e4:	bl	133e4 <table_get@@Base>
   135e8:	vldr	s0, [r0]
   135ec:	ldr	r4, [sp]
   135f0:	add	sp, sp, #4
   135f4:	pop	{pc}		; (ldr pc, [sp], #4)

000135f8 <table_get_double@@Base>:
   135f8:	str	r4, [sp, #-8]!
   135fc:	str	lr, [sp, #4]
   13600:	bl	133e4 <table_get@@Base>
   13604:	vldr	d0, [r0]
   13608:	ldr	r4, [sp]
   1360c:	add	sp, sp, #4
   13610:	pop	{pc}		; (ldr pc, [sp], #4)

00013614 <table_get_ldouble@@Base>:
   13614:	str	r4, [sp, #-8]!
   13618:	str	lr, [sp, #4]
   1361c:	bl	133e4 <table_get@@Base>
   13620:	vldr	d0, [r0]
   13624:	ldr	r4, [sp]
   13628:	add	sp, sp, #4
   1362c:	pop	{pc}		; (ldr pc, [sp], #4)

00013630 <table_get_char@@Base>:
   13630:	str	r4, [sp, #-8]!
   13634:	str	lr, [sp, #4]
   13638:	bl	133e4 <table_get@@Base>
   1363c:	ldrb	r0, [r0]
   13640:	ldr	r4, [sp]
   13644:	add	sp, sp, #4
   13648:	pop	{pc}		; (ldr pc, [sp], #4)

0001364c <table_get_uchar@@Base>:
   1364c:	str	r4, [sp, #-8]!
   13650:	str	lr, [sp, #4]
   13654:	bl	133e4 <table_get@@Base>
   13658:	ldrb	r0, [r0]
   1365c:	ldr	r4, [sp]
   13660:	add	sp, sp, #4
   13664:	pop	{pc}		; (ldr pc, [sp], #4)

00013668 <table_get_string@@Base>:
   13668:	str	r4, [sp, #-8]!
   1366c:	str	lr, [sp, #4]
   13670:	bl	133e4 <table_get@@Base>
   13674:	ldr	r4, [sp]
   13678:	add	sp, sp, #4
   1367c:	pop	{pc}		; (ldr pc, [sp], #4)

00013680 <table_get_ptr@@Base>:
   13680:	str	r4, [sp, #-8]!
   13684:	str	lr, [sp, #4]
   13688:	bl	133e4 <table_get@@Base>
   1368c:	ldr	r4, [sp]
   13690:	add	sp, sp, #4
   13694:	pop	{pc}		; (ldr pc, [sp], #4)

00013698 <table_row_init@@Base>:
   13698:	strd	r4, [sp, #-16]!
   1369c:	str	r6, [sp, #8]
   136a0:	str	lr, [sp, #12]
   136a4:	mov	r5, r1
   136a8:	ldr	r4, [r0, #16]
   136ac:	ldr	r0, [r0, #12]
   136b0:	lsl	r0, r0, #2
   136b4:	bl	11af4 <malloc@plt>
   136b8:	str	r0, [r4, r5, lsl #2]
   136bc:	ldrd	r4, [sp]
   136c0:	ldr	r6, [sp, #8]
   136c4:	add	sp, sp, #12
   136c8:	pop	{pc}		; (ldr pc, [sp], #4)

000136cc <table_row_destroy@@Base>:
   136cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   136d0:	strd	r6, [sp, #8]
   136d4:	str	r8, [sp, #16]
   136d8:	str	lr, [sp, #20]
   136dc:	mov	r6, r0
   136e0:	mov	r5, r1
   136e4:	bl	12734 <table_get_column_length@@Base>
   136e8:	ldr	r8, [r6, #16]
   136ec:	subs	r7, r0, #0
   136f0:	ble	13714 <table_row_destroy@@Base+0x48>
   136f4:	mov	r4, #0
   136f8:	mov	r2, r4
   136fc:	mov	r1, r5
   13700:	mov	r0, r6
   13704:	bl	14f98 <table_cell_destroy@@Base>
   13708:	add	r4, r4, #1
   1370c:	cmp	r7, r4
   13710:	bne	136f8 <table_row_destroy@@Base+0x2c>
   13714:	ldr	r0, [r8, r5, lsl #2]
   13718:	cmp	r0, #0
   1371c:	beq	13724 <table_row_destroy@@Base+0x58>
   13720:	bl	11ac4 <free@plt>
   13724:	ldrd	r4, [sp]
   13728:	ldrd	r6, [sp, #8]
   1372c:	ldr	r8, [sp, #16]
   13730:	add	sp, sp, #20
   13734:	pop	{pc}		; (ldr pc, [sp], #4)

00013738 <table_get_row_length@@Base>:
   13738:	ldr	r0, [r0, #20]
   1373c:	bx	lr

00013740 <table_add_row@@Base>:
   13740:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13744:	strd	r6, [sp, #8]
   13748:	str	r8, [sp, #16]
   1374c:	str	lr, [sp, #20]
   13750:	mov	r4, r0
   13754:	ldr	r1, [r0, #24]
   13758:	ldr	r2, [r0, #20]
   1375c:	udiv	r3, r2, r1
   13760:	mls	r3, r1, r3, r2
   13764:	cmp	r3, #0
   13768:	beq	137e4 <table_add_row@@Base+0xa4>
   1376c:	ldr	r7, [r4, #20]
   13770:	mov	r0, r4
   13774:	bl	12734 <table_get_column_length@@Base>
   13778:	mov	r6, r0
   1377c:	mov	r1, r7
   13780:	mov	r0, r4
   13784:	bl	13698 <table_row_init@@Base>
   13788:	cmp	r6, #0
   1378c:	ble	137b0 <table_add_row@@Base+0x70>
   13790:	mov	r5, #0
   13794:	mov	r2, r5
   13798:	mov	r1, r7
   1379c:	mov	r0, r4
   137a0:	bl	14f78 <table_cell_init@@Base>
   137a4:	add	r5, r5, #1
   137a8:	cmp	r6, r5
   137ac:	bne	13794 <table_add_row@@Base+0x54>
   137b0:	mov	r3, #2
   137b4:	mvn	r2, #0
   137b8:	ldr	r1, [r4, #20]
   137bc:	mov	r0, r4
   137c0:	bl	12600 <table_notify@@Base>
   137c4:	ldr	r0, [r4, #20]
   137c8:	add	r3, r0, #1
   137cc:	str	r3, [r4, #20]
   137d0:	ldrd	r4, [sp]
   137d4:	ldrd	r6, [sp, #8]
   137d8:	ldr	r8, [sp, #16]
   137dc:	add	sp, sp, #20
   137e0:	pop	{pc}		; (ldr pc, [sp], #4)
   137e4:	ldr	r3, [r0, #28]
   137e8:	add	r1, r1, r3
   137ec:	str	r1, [r0, #28]
   137f0:	lsl	r1, r1, #2
   137f4:	ldr	r0, [r0, #16]
   137f8:	bl	11adc <realloc@plt>
   137fc:	str	r0, [r4, #16]
   13800:	b	1376c <table_add_row@@Base+0x2c>

00013804 <table_remove_row@@Base>:
   13804:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13808:	strd	r6, [sp, #8]
   1380c:	str	r8, [sp, #16]
   13810:	str	lr, [sp, #20]
   13814:	mov	r4, r0
   13818:	mov	r5, r1
   1381c:	ldr	r7, [r0, #20]
   13820:	bl	12734 <table_get_column_length@@Base>
   13824:	subs	r8, r0, #0
   13828:	ble	13878 <table_remove_row@@Base+0x74>
   1382c:	mov	r6, #0
   13830:	b	13844 <table_remove_row@@Base+0x40>
   13834:	bl	11ac4 <free@plt>
   13838:	add	r6, r6, #1
   1383c:	cmp	r8, r6
   13840:	beq	13878 <table_remove_row@@Base+0x74>
   13844:	mov	r1, r6
   13848:	mov	r0, r4
   1384c:	bl	127b4 <table_get_column_data_type@@Base>
   13850:	cmp	r0, #23
   13854:	beq	13838 <table_remove_row@@Base+0x34>
   13858:	mov	r2, r6
   1385c:	mov	r1, r5
   13860:	mov	r0, r4
   13864:	bl	14f54 <table_get_cell_ptr@@Base>
   13868:	ldr	r0, [r0]
   1386c:	cmp	r0, #0
   13870:	bne	13834 <table_remove_row@@Base+0x30>
   13874:	b	13838 <table_remove_row@@Base+0x34>
   13878:	lsl	r6, r5, #2
   1387c:	ldr	r3, [r4, #16]
   13880:	ldr	r0, [r3, r5, lsl #2]
   13884:	cmp	r0, #0
   13888:	beq	13890 <table_remove_row@@Base+0x8c>
   1388c:	bl	11ac4 <free@plt>
   13890:	sub	r3, r7, #1
   13894:	cmp	r5, r3
   13898:	bge	138c4 <table_remove_row@@Base+0xc0>
   1389c:	mov	r7, r3
   138a0:	mov	r3, r5
   138a4:	ldr	r2, [r4, #16]
   138a8:	add	r1, r2, r6
   138ac:	add	r6, r6, #4
   138b0:	ldr	r2, [r2, r6]
   138b4:	str	r2, [r1]
   138b8:	add	r3, r3, #1
   138bc:	cmp	r7, r3
   138c0:	bne	138a4 <table_remove_row@@Base+0xa0>
   138c4:	ldr	r3, [r4, #20]
   138c8:	sub	r3, r3, #1
   138cc:	str	r3, [r4, #20]
   138d0:	ldr	r1, [r4, #24]
   138d4:	udiv	r2, r3, r1
   138d8:	mls	r3, r1, r2, r3
   138dc:	cmp	r3, #0
   138e0:	beq	13910 <table_remove_row@@Base+0x10c>
   138e4:	mov	r3, #4
   138e8:	mvn	r2, #0
   138ec:	mov	r1, r5
   138f0:	mov	r0, r4
   138f4:	bl	12600 <table_notify@@Base>
   138f8:	mov	r0, #0
   138fc:	ldrd	r4, [sp]
   13900:	ldrd	r6, [sp, #8]
   13904:	ldr	r8, [sp, #16]
   13908:	add	sp, sp, #20
   1390c:	pop	{pc}		; (ldr pc, [sp], #4)
   13910:	ldr	r3, [r4, #28]
   13914:	sub	r1, r3, r1
   13918:	str	r1, [r4, #28]
   1391c:	lsl	r1, r1, #2
   13920:	ldr	r0, [r4, #16]
   13924:	bl	11adc <realloc@plt>
   13928:	str	r0, [r4, #16]
   1392c:	b	138e4 <table_remove_row@@Base+0xe0>

00013930 <table_get_row_ptr@@Base>:
   13930:	ldr	r0, [r0, #16]
   13934:	add	r0, r0, r1, lsl #2
   13938:	bx	lr

0001393c <table_set_row_ptr@@Base>:
   1393c:	ldr	r3, [r0, #16]
   13940:	ldr	r2, [r2]
   13944:	str	r2, [r3, r1, lsl #2]
   13948:	bx	lr

0001394c <table_set@@Base>:
   1394c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   13950:	strd	r6, [sp, #8]
   13954:	strd	r8, [sp, #16]
   13958:	str	sl, [sp, #24]
   1395c:	str	lr, [sp, #28]
   13960:	mov	r5, r0
   13964:	mov	r9, r1
   13968:	mov	r6, r2
   1396c:	mov	r7, r3
   13970:	ldr	r4, [sp, #32]
   13974:	bl	14f54 <table_get_cell_ptr@@Base>
   13978:	mov	r8, r0
   1397c:	mov	r1, r6
   13980:	mov	r0, r5
   13984:	bl	12ab0 <table_get_col_ptr@@Base>
   13988:	cmp	r4, #23
   1398c:	ldrls	pc, [pc, r4, lsl #2]
   13990:	b	14048 <table_set@@Base+0x6fc>
   13994:	andeq	r3, r1, r0, ror #20
   13998:	andeq	r3, r1, r0, lsr #21
   1399c:	andeq	r3, r1, r0, ror #21
   139a0:	andeq	r3, r1, r0, lsr #22
   139a4:	andeq	r3, r1, r0, ror #22
   139a8:	andeq	r3, r1, r0, lsr #23
   139ac:	andeq	r3, r1, r0, ror #23
   139b0:	andeq	r3, r1, r0, lsr #24
   139b4:	andeq	r3, r1, r0, ror #24
   139b8:	andeq	r3, r1, r8, lsr #25
   139bc:	strdeq	r3, [r1], -r0
   139c0:	andeq	r3, r1, r0, lsr sp
   139c4:	andeq	r3, r1, r0, ror sp
   139c8:			; <UNDEFINED> instruction: 0x00013db4
   139cc:	strdeq	r3, [r1], -r8
   139d0:	andeq	r3, r1, r4, asr #28
   139d4:	muleq	r1, r0, lr
   139d8:	ldrdeq	r3, [r1], -r4
   139dc:	andeq	r3, r1, r0, lsr #30
   139e0:	andeq	r3, r1, r8, lsr #31
   139e4:	andeq	r3, r1, ip, ror #31
   139e8:	andeq	r3, r1, ip, ror #30
   139ec:	strdeq	r3, [r1], -r4
   139f0:	andeq	r4, r1, r0, lsr r0
   139f4:	ldr	r3, [r0, #4]
   139f8:	cmp	r3, #22
   139fc:	bne	14050 <table_set@@Base+0x704>
   13a00:	ldr	r0, [r8]
   13a04:	cmp	r0, #0
   13a08:	beq	13a44 <table_set@@Base+0xf8>
   13a0c:	ldrb	r3, [r7]
   13a10:	strb	r3, [r0]
   13a14:	mov	r3, #1
   13a18:	mov	r2, r6
   13a1c:	mov	r1, r9
   13a20:	mov	r0, r5
   13a24:	bl	12600 <table_notify@@Base>
   13a28:	mov	r0, #0
   13a2c:	ldrd	r4, [sp]
   13a30:	ldrd	r6, [sp, #8]
   13a34:	ldrd	r8, [sp, #16]
   13a38:	ldr	sl, [sp, #24]
   13a3c:	add	sp, sp, #28
   13a40:	pop	{pc}		; (ldr pc, [sp], #4)
   13a44:	mov	r0, #1
   13a48:	bl	11af4 <malloc@plt>
   13a4c:	str	r0, [r8]
   13a50:	cmp	r0, #0
   13a54:	bne	13a0c <table_set@@Base+0xc0>
   13a58:	mvn	r0, #0
   13a5c:	b	13a2c <table_set@@Base+0xe0>
   13a60:	ldr	r3, [r0, #4]
   13a64:	cmp	r3, #0
   13a68:	bne	14058 <table_set@@Base+0x70c>
   13a6c:	ldr	r0, [r8]
   13a70:	cmp	r0, #0
   13a74:	beq	13a84 <table_set@@Base+0x138>
   13a78:	ldr	r3, [r7]
   13a7c:	str	r3, [r0]
   13a80:	b	13a14 <table_set@@Base+0xc8>
   13a84:	mov	r0, #4
   13a88:	bl	11af4 <malloc@plt>
   13a8c:	str	r0, [r8]
   13a90:	cmp	r0, #0
   13a94:	bne	13a78 <table_set@@Base+0x12c>
   13a98:	mvn	r0, #0
   13a9c:	b	13a2c <table_set@@Base+0xe0>
   13aa0:	ldr	r3, [r0, #4]
   13aa4:	cmp	r3, #1
   13aa8:	bne	14060 <table_set@@Base+0x714>
   13aac:	ldr	r0, [r8]
   13ab0:	cmp	r0, #0
   13ab4:	beq	13ac4 <table_set@@Base+0x178>
   13ab8:	ldr	r3, [r7]
   13abc:	str	r3, [r0]
   13ac0:	b	13a14 <table_set@@Base+0xc8>
   13ac4:	mov	r0, #4
   13ac8:	bl	11af4 <malloc@plt>
   13acc:	str	r0, [r8]
   13ad0:	cmp	r0, #0
   13ad4:	bne	13ab8 <table_set@@Base+0x16c>
   13ad8:	mvn	r0, #0
   13adc:	b	13a2c <table_set@@Base+0xe0>
   13ae0:	ldr	r3, [r0, #4]
   13ae4:	cmp	r3, #2
   13ae8:	bne	14068 <table_set@@Base+0x71c>
   13aec:	ldr	r0, [r8]
   13af0:	cmp	r0, #0
   13af4:	beq	13b04 <table_set@@Base+0x1b8>
   13af8:	ldrb	r3, [r7]
   13afc:	strb	r3, [r0]
   13b00:	b	13a14 <table_set@@Base+0xc8>
   13b04:	mov	r0, #1
   13b08:	bl	11af4 <malloc@plt>
   13b0c:	str	r0, [r8]
   13b10:	cmp	r0, #0
   13b14:	bne	13af8 <table_set@@Base+0x1ac>
   13b18:	mvn	r0, #0
   13b1c:	b	13a2c <table_set@@Base+0xe0>
   13b20:	ldr	r3, [r0, #4]
   13b24:	cmp	r3, #3
   13b28:	bne	14070 <table_set@@Base+0x724>
   13b2c:	ldr	r0, [r8]
   13b30:	cmp	r0, #0
   13b34:	beq	13b44 <table_set@@Base+0x1f8>
   13b38:	ldrb	r3, [r7]
   13b3c:	strb	r3, [r0]
   13b40:	b	13a14 <table_set@@Base+0xc8>
   13b44:	mov	r0, #1
   13b48:	bl	11af4 <malloc@plt>
   13b4c:	str	r0, [r8]
   13b50:	cmp	r0, #0
   13b54:	bne	13b38 <table_set@@Base+0x1ec>
   13b58:	mvn	r0, #0
   13b5c:	b	13a2c <table_set@@Base+0xe0>
   13b60:	ldr	r3, [r0, #4]
   13b64:	cmp	r3, #4
   13b68:	bne	14078 <table_set@@Base+0x72c>
   13b6c:	ldr	r0, [r8]
   13b70:	cmp	r0, #0
   13b74:	beq	13b84 <table_set@@Base+0x238>
   13b78:	ldrh	r3, [r7]
   13b7c:	strh	r3, [r0]
   13b80:	b	13a14 <table_set@@Base+0xc8>
   13b84:	mov	r0, #2
   13b88:	bl	11af4 <malloc@plt>
   13b8c:	str	r0, [r8]
   13b90:	cmp	r0, #0
   13b94:	bne	13b78 <table_set@@Base+0x22c>
   13b98:	mvn	r0, #0
   13b9c:	b	13a2c <table_set@@Base+0xe0>
   13ba0:	ldr	r3, [r0, #4]
   13ba4:	cmp	r3, #5
   13ba8:	bne	14080 <table_set@@Base+0x734>
   13bac:	ldr	r0, [r8]
   13bb0:	cmp	r0, #0
   13bb4:	beq	13bc4 <table_set@@Base+0x278>
   13bb8:	ldrh	r3, [r7]
   13bbc:	strh	r3, [r0]
   13bc0:	b	13a14 <table_set@@Base+0xc8>
   13bc4:	mov	r0, #2
   13bc8:	bl	11af4 <malloc@plt>
   13bcc:	str	r0, [r8]
   13bd0:	cmp	r0, #0
   13bd4:	bne	13bb8 <table_set@@Base+0x26c>
   13bd8:	mvn	r0, #0
   13bdc:	b	13a2c <table_set@@Base+0xe0>
   13be0:	ldr	r3, [r0, #4]
   13be4:	cmp	r3, #6
   13be8:	bne	14088 <table_set@@Base+0x73c>
   13bec:	ldr	r0, [r8]
   13bf0:	cmp	r0, #0
   13bf4:	beq	13c04 <table_set@@Base+0x2b8>
   13bf8:	ldr	r3, [r7]
   13bfc:	str	r3, [r0]
   13c00:	b	13a14 <table_set@@Base+0xc8>
   13c04:	mov	r0, #4
   13c08:	bl	11af4 <malloc@plt>
   13c0c:	str	r0, [r8]
   13c10:	cmp	r0, #0
   13c14:	bne	13bf8 <table_set@@Base+0x2ac>
   13c18:	mvn	r0, #0
   13c1c:	b	13a2c <table_set@@Base+0xe0>
   13c20:	ldr	r3, [r0, #4]
   13c24:	cmp	r3, #7
   13c28:	bne	14090 <table_set@@Base+0x744>
   13c2c:	ldr	r0, [r8]
   13c30:	cmp	r0, #0
   13c34:	beq	13c44 <table_set@@Base+0x2f8>
   13c38:	ldr	r3, [r7]
   13c3c:	str	r3, [r0]
   13c40:	b	13a14 <table_set@@Base+0xc8>
   13c44:	mov	r0, #4
   13c48:	bl	11af4 <malloc@plt>
   13c4c:	str	r0, [r8]
   13c50:	cmp	r0, #0
   13c54:	bne	13c38 <table_set@@Base+0x2ec>
   13c58:	mvn	r0, #0
   13c5c:	b	13a2c <table_set@@Base+0xe0>
   13c60:	ldr	r3, [r0, #4]
   13c64:	cmp	r3, #8
   13c68:	bne	14098 <table_set@@Base+0x74c>
   13c6c:	ldr	r0, [r8]
   13c70:	cmp	r0, #0
   13c74:	beq	13c8c <table_set@@Base+0x340>
   13c78:	ldr	r2, [r7]
   13c7c:	ldr	r3, [r7, #4]
   13c80:	str	r2, [r0]
   13c84:	str	r3, [r0, #4]
   13c88:	b	13a14 <table_set@@Base+0xc8>
   13c8c:	mov	r0, #8
   13c90:	bl	11af4 <malloc@plt>
   13c94:	str	r0, [r8]
   13c98:	cmp	r0, #0
   13c9c:	bne	13c78 <table_set@@Base+0x32c>
   13ca0:	mvn	r0, #0
   13ca4:	b	13a2c <table_set@@Base+0xe0>
   13ca8:	ldr	r3, [r0, #4]
   13cac:	cmp	r3, #9
   13cb0:	bne	140a0 <table_set@@Base+0x754>
   13cb4:	ldr	r0, [r8]
   13cb8:	cmp	r0, #0
   13cbc:	beq	13cd4 <table_set@@Base+0x388>
   13cc0:	ldr	r2, [r7]
   13cc4:	ldr	r3, [r7, #4]
   13cc8:	str	r2, [r0]
   13ccc:	str	r3, [r0, #4]
   13cd0:	b	13a14 <table_set@@Base+0xc8>
   13cd4:	mov	r0, #8
   13cd8:	bl	11af4 <malloc@plt>
   13cdc:	str	r0, [r8]
   13ce0:	cmp	r0, #0
   13ce4:	bne	13cc0 <table_set@@Base+0x374>
   13ce8:	mvn	r0, #0
   13cec:	b	13a2c <table_set@@Base+0xe0>
   13cf0:	ldr	r3, [r0, #4]
   13cf4:	cmp	r3, #10
   13cf8:	bne	140a8 <table_set@@Base+0x75c>
   13cfc:	ldr	r0, [r8]
   13d00:	cmp	r0, #0
   13d04:	beq	13d14 <table_set@@Base+0x3c8>
   13d08:	ldrh	r3, [r7]
   13d0c:	strh	r3, [r0]
   13d10:	b	13a14 <table_set@@Base+0xc8>
   13d14:	mov	r0, #2
   13d18:	bl	11af4 <malloc@plt>
   13d1c:	str	r0, [r8]
   13d20:	cmp	r0, #0
   13d24:	bne	13d08 <table_set@@Base+0x3bc>
   13d28:	mvn	r0, #0
   13d2c:	b	13a2c <table_set@@Base+0xe0>
   13d30:	ldr	r3, [r0, #4]
   13d34:	cmp	r3, #11
   13d38:	bne	140b0 <table_set@@Base+0x764>
   13d3c:	ldr	r0, [r8]
   13d40:	cmp	r0, #0
   13d44:	beq	13d54 <table_set@@Base+0x408>
   13d48:	ldrh	r3, [r7]
   13d4c:	strh	r3, [r0]
   13d50:	b	13a14 <table_set@@Base+0xc8>
   13d54:	mov	r0, #2
   13d58:	bl	11af4 <malloc@plt>
   13d5c:	str	r0, [r8]
   13d60:	cmp	r0, #0
   13d64:	bne	13d48 <table_set@@Base+0x3fc>
   13d68:	mvn	r0, #0
   13d6c:	b	13a2c <table_set@@Base+0xe0>
   13d70:	ldr	r3, [r0, #4]
   13d74:	cmp	r3, #12
   13d78:	mvnne	r0, #0
   13d7c:	bne	13a2c <table_set@@Base+0xe0>
   13d80:	ldr	r0, [r8]
   13d84:	cmp	r0, #0
   13d88:	beq	13d98 <table_set@@Base+0x44c>
   13d8c:	ldr	r3, [r7]
   13d90:	str	r3, [r0]
   13d94:	b	13a14 <table_set@@Base+0xc8>
   13d98:	mov	r0, #4
   13d9c:	bl	11af4 <malloc@plt>
   13da0:	str	r0, [r8]
   13da4:	cmp	r0, #0
   13da8:	bne	13d8c <table_set@@Base+0x440>
   13dac:	mvn	r0, #0
   13db0:	b	13a2c <table_set@@Base+0xe0>
   13db4:	ldr	r3, [r0, #4]
   13db8:	cmp	r3, #13
   13dbc:	mvnne	r0, #0
   13dc0:	bne	13a2c <table_set@@Base+0xe0>
   13dc4:	ldr	r0, [r8]
   13dc8:	cmp	r0, #0
   13dcc:	beq	13ddc <table_set@@Base+0x490>
   13dd0:	ldr	r3, [r7]
   13dd4:	str	r3, [r0]
   13dd8:	b	13a14 <table_set@@Base+0xc8>
   13ddc:	mov	r0, #4
   13de0:	bl	11af4 <malloc@plt>
   13de4:	str	r0, [r8]
   13de8:	cmp	r0, #0
   13dec:	bne	13dd0 <table_set@@Base+0x484>
   13df0:	mvn	r0, #0
   13df4:	b	13a2c <table_set@@Base+0xe0>
   13df8:	ldr	r3, [r0, #4]
   13dfc:	cmp	r3, #14
   13e00:	mvnne	r0, #0
   13e04:	bne	13a2c <table_set@@Base+0xe0>
   13e08:	ldr	r0, [r8]
   13e0c:	cmp	r0, #0
   13e10:	beq	13e28 <table_set@@Base+0x4dc>
   13e14:	ldr	r2, [r7]
   13e18:	ldr	r3, [r7, #4]
   13e1c:	str	r2, [r0]
   13e20:	str	r3, [r0, #4]
   13e24:	b	13a14 <table_set@@Base+0xc8>
   13e28:	mov	r0, #8
   13e2c:	bl	11af4 <malloc@plt>
   13e30:	str	r0, [r8]
   13e34:	cmp	r0, #0
   13e38:	bne	13e14 <table_set@@Base+0x4c8>
   13e3c:	mvn	r0, #0
   13e40:	b	13a2c <table_set@@Base+0xe0>
   13e44:	ldr	r3, [r0, #4]
   13e48:	cmp	r3, #15
   13e4c:	mvnne	r0, #0
   13e50:	bne	13a2c <table_set@@Base+0xe0>
   13e54:	ldr	r0, [r8]
   13e58:	cmp	r0, #0
   13e5c:	beq	13e74 <table_set@@Base+0x528>
   13e60:	ldr	r2, [r7]
   13e64:	ldr	r3, [r7, #4]
   13e68:	str	r2, [r0]
   13e6c:	str	r3, [r0, #4]
   13e70:	b	13a14 <table_set@@Base+0xc8>
   13e74:	mov	r0, #8
   13e78:	bl	11af4 <malloc@plt>
   13e7c:	str	r0, [r8]
   13e80:	cmp	r0, #0
   13e84:	bne	13e60 <table_set@@Base+0x514>
   13e88:	mvn	r0, #0
   13e8c:	b	13a2c <table_set@@Base+0xe0>
   13e90:	ldr	r3, [r0, #4]
   13e94:	cmp	r3, #16
   13e98:	mvnne	r0, #0
   13e9c:	bne	13a2c <table_set@@Base+0xe0>
   13ea0:	ldr	r0, [r8]
   13ea4:	cmp	r0, #0
   13ea8:	beq	13eb8 <table_set@@Base+0x56c>
   13eac:	ldr	r3, [r7]
   13eb0:	str	r3, [r0]
   13eb4:	b	13a14 <table_set@@Base+0xc8>
   13eb8:	mov	r0, #4
   13ebc:	bl	11af4 <malloc@plt>
   13ec0:	str	r0, [r8]
   13ec4:	cmp	r0, #0
   13ec8:	bne	13eac <table_set@@Base+0x560>
   13ecc:	mvn	r0, #0
   13ed0:	b	13a2c <table_set@@Base+0xe0>
   13ed4:	ldr	r3, [r0, #4]
   13ed8:	cmp	r3, #17
   13edc:	mvnne	r0, #0
   13ee0:	bne	13a2c <table_set@@Base+0xe0>
   13ee4:	ldr	r0, [r8]
   13ee8:	cmp	r0, #0
   13eec:	beq	13f04 <table_set@@Base+0x5b8>
   13ef0:	ldr	r2, [r7]
   13ef4:	ldr	r3, [r7, #4]
   13ef8:	str	r2, [r0]
   13efc:	str	r3, [r0, #4]
   13f00:	b	13a14 <table_set@@Base+0xc8>
   13f04:	mov	r0, #8
   13f08:	bl	11af4 <malloc@plt>
   13f0c:	str	r0, [r8]
   13f10:	cmp	r0, #0
   13f14:	bne	13ef0 <table_set@@Base+0x5a4>
   13f18:	mvn	r0, #0
   13f1c:	b	13a2c <table_set@@Base+0xe0>
   13f20:	ldr	r3, [r0, #4]
   13f24:	cmp	r3, #18
   13f28:	mvnne	r0, #0
   13f2c:	bne	13a2c <table_set@@Base+0xe0>
   13f30:	ldr	r0, [r8]
   13f34:	cmp	r0, #0
   13f38:	beq	13f50 <table_set@@Base+0x604>
   13f3c:	ldr	r2, [r7]
   13f40:	ldr	r3, [r7, #4]
   13f44:	str	r2, [r0]
   13f48:	str	r3, [r0, #4]
   13f4c:	b	13a14 <table_set@@Base+0xc8>
   13f50:	mov	r0, #8
   13f54:	bl	11af4 <malloc@plt>
   13f58:	str	r0, [r8]
   13f5c:	cmp	r0, #0
   13f60:	bne	13f3c <table_set@@Base+0x5f0>
   13f64:	mvn	r0, #0
   13f68:	b	13a2c <table_set@@Base+0xe0>
   13f6c:	ldr	r3, [r0, #4]
   13f70:	cmp	r3, #21
   13f74:	mvnne	r0, #0
   13f78:	bne	13a2c <table_set@@Base+0xe0>
   13f7c:	mov	r0, r7
   13f80:	bl	11b18 <strlen@plt>
   13f84:	add	r1, r0, #1
   13f88:	ldr	r0, [r8]
   13f8c:	bl	11adc <realloc@plt>
   13f90:	str	r0, [r8]
   13f94:	cmp	r0, #0
   13f98:	beq	140b8 <table_set@@Base+0x76c>
   13f9c:	mov	r1, r7
   13fa0:	bl	11ae8 <strcpy@plt>
   13fa4:	b	13a14 <table_set@@Base+0xc8>
   13fa8:	ldr	r3, [r0, #4]
   13fac:	cmp	r3, #19
   13fb0:	mvnne	r0, #0
   13fb4:	bne	13a2c <table_set@@Base+0xe0>
   13fb8:	ldr	r0, [r8]
   13fbc:	cmp	r0, #0
   13fc0:	beq	13fd0 <table_set@@Base+0x684>
   13fc4:	ldrb	r3, [r7]
   13fc8:	strb	r3, [r0]
   13fcc:	b	13a14 <table_set@@Base+0xc8>
   13fd0:	mov	r0, #1
   13fd4:	bl	11af4 <malloc@plt>
   13fd8:	str	r0, [r8]
   13fdc:	cmp	r0, #0
   13fe0:	bne	13fc4 <table_set@@Base+0x678>
   13fe4:	mvn	r0, #0
   13fe8:	b	13a2c <table_set@@Base+0xe0>
   13fec:	ldr	r3, [r0, #4]
   13ff0:	cmp	r3, #20
   13ff4:	mvnne	r0, #0
   13ff8:	bne	13a2c <table_set@@Base+0xe0>
   13ffc:	ldr	r0, [r8]
   14000:	cmp	r0, #0
   14004:	beq	14014 <table_set@@Base+0x6c8>
   14008:	ldrb	r3, [r7]
   1400c:	strb	r3, [r0]
   14010:	b	13a14 <table_set@@Base+0xc8>
   14014:	mov	r0, #1
   14018:	bl	11af4 <malloc@plt>
   1401c:	str	r0, [r8]
   14020:	cmp	r0, #0
   14024:	bne	14008 <table_set@@Base+0x6bc>
   14028:	mvn	r0, #0
   1402c:	b	13a2c <table_set@@Base+0xe0>
   14030:	ldr	r3, [r0, #4]
   14034:	cmp	r3, #23
   14038:	mvnne	r0, #0
   1403c:	bne	13a2c <table_set@@Base+0xe0>
   14040:	str	r7, [r8]
   14044:	b	13a14 <table_set@@Base+0xc8>
   14048:	mvn	r0, #0
   1404c:	b	13a2c <table_set@@Base+0xe0>
   14050:	mvn	r0, #0
   14054:	b	13a2c <table_set@@Base+0xe0>
   14058:	mvn	r0, #0
   1405c:	b	13a2c <table_set@@Base+0xe0>
   14060:	mvn	r0, #0
   14064:	b	13a2c <table_set@@Base+0xe0>
   14068:	mvn	r0, #0
   1406c:	b	13a2c <table_set@@Base+0xe0>
   14070:	mvn	r0, #0
   14074:	b	13a2c <table_set@@Base+0xe0>
   14078:	mvn	r0, #0
   1407c:	b	13a2c <table_set@@Base+0xe0>
   14080:	mvn	r0, #0
   14084:	b	13a2c <table_set@@Base+0xe0>
   14088:	mvn	r0, #0
   1408c:	b	13a2c <table_set@@Base+0xe0>
   14090:	mvn	r0, #0
   14094:	b	13a2c <table_set@@Base+0xe0>
   14098:	mvn	r0, #0
   1409c:	b	13a2c <table_set@@Base+0xe0>
   140a0:	mvn	r0, #0
   140a4:	b	13a2c <table_set@@Base+0xe0>
   140a8:	mvn	r0, #0
   140ac:	b	13a2c <table_set@@Base+0xe0>
   140b0:	mvn	r0, #0
   140b4:	b	13a2c <table_set@@Base+0xe0>
   140b8:	mvn	r0, #0
   140bc:	b	13a2c <table_set@@Base+0xe0>

000140c0 <table_set_bool@@Base>:
   140c0:	push	{lr}		; (str lr, [sp, #-4]!)
   140c4:	sub	sp, sp, #20
   140c8:	strb	r3, [sp, #15]
   140cc:	mov	r3, #22
   140d0:	str	r3, [sp]
   140d4:	add	r3, sp, #15
   140d8:	bl	1394c <table_set@@Base>
   140dc:	add	sp, sp, #20
   140e0:	pop	{pc}		; (ldr pc, [sp], #4)

000140e4 <table_set_int@@Base>:
   140e4:	push	{lr}		; (str lr, [sp, #-4]!)
   140e8:	sub	sp, sp, #20
   140ec:	str	r3, [sp, #12]
   140f0:	mov	r3, #0
   140f4:	str	r3, [sp]
   140f8:	add	r3, sp, #12
   140fc:	bl	1394c <table_set@@Base>
   14100:	add	sp, sp, #20
   14104:	pop	{pc}		; (ldr pc, [sp], #4)

00014108 <table_set_uint@@Base>:
   14108:	push	{lr}		; (str lr, [sp, #-4]!)
   1410c:	sub	sp, sp, #20
   14110:	str	r3, [sp, #12]
   14114:	mov	r3, #1
   14118:	str	r3, [sp]
   1411c:	add	r3, sp, #12
   14120:	bl	1394c <table_set@@Base>
   14124:	add	sp, sp, #20
   14128:	pop	{pc}		; (ldr pc, [sp], #4)

0001412c <table_set_int8@@Base>:
   1412c:	push	{lr}		; (str lr, [sp, #-4]!)
   14130:	sub	sp, sp, #20
   14134:	strb	r3, [sp, #15]
   14138:	mov	r3, #2
   1413c:	str	r3, [sp]
   14140:	add	r3, sp, #15
   14144:	bl	1394c <table_set@@Base>
   14148:	add	sp, sp, #20
   1414c:	pop	{pc}		; (ldr pc, [sp], #4)

00014150 <table_set_uint8@@Base>:
   14150:	push	{lr}		; (str lr, [sp, #-4]!)
   14154:	sub	sp, sp, #20
   14158:	strb	r3, [sp, #15]
   1415c:	mov	r3, #3
   14160:	str	r3, [sp]
   14164:	add	r3, sp, #15
   14168:	bl	1394c <table_set@@Base>
   1416c:	add	sp, sp, #20
   14170:	pop	{pc}		; (ldr pc, [sp], #4)

00014174 <table_set_int16@@Base>:
   14174:	push	{lr}		; (str lr, [sp, #-4]!)
   14178:	sub	sp, sp, #20
   1417c:	strh	r3, [sp, #14]
   14180:	mov	r3, #4
   14184:	str	r3, [sp]
   14188:	add	r3, sp, #14
   1418c:	bl	1394c <table_set@@Base>
   14190:	add	sp, sp, #20
   14194:	pop	{pc}		; (ldr pc, [sp], #4)

00014198 <table_set_uint16@@Base>:
   14198:	push	{lr}		; (str lr, [sp, #-4]!)
   1419c:	sub	sp, sp, #20
   141a0:	strh	r3, [sp, #14]
   141a4:	mov	r3, #5
   141a8:	str	r3, [sp]
   141ac:	add	r3, sp, #14
   141b0:	bl	1394c <table_set@@Base>
   141b4:	add	sp, sp, #20
   141b8:	pop	{pc}		; (ldr pc, [sp], #4)

000141bc <table_set_int32@@Base>:
   141bc:	push	{lr}		; (str lr, [sp, #-4]!)
   141c0:	sub	sp, sp, #20
   141c4:	str	r3, [sp, #12]
   141c8:	mov	r3, #6
   141cc:	str	r3, [sp]
   141d0:	add	r3, sp, #12
   141d4:	bl	1394c <table_set@@Base>
   141d8:	add	sp, sp, #20
   141dc:	pop	{pc}		; (ldr pc, [sp], #4)

000141e0 <table_set_uint32@@Base>:
   141e0:	push	{lr}		; (str lr, [sp, #-4]!)
   141e4:	sub	sp, sp, #20
   141e8:	str	r3, [sp, #12]
   141ec:	mov	r3, #7
   141f0:	str	r3, [sp]
   141f4:	add	r3, sp, #12
   141f8:	bl	1394c <table_set@@Base>
   141fc:	add	sp, sp, #20
   14200:	pop	{pc}		; (ldr pc, [sp], #4)

00014204 <table_set_int64@@Base>:
   14204:	push	{lr}		; (str lr, [sp, #-4]!)
   14208:	sub	sp, sp, #12
   1420c:	mov	r3, #8
   14210:	str	r3, [sp]
   14214:	add	r3, sp, #16
   14218:	bl	1394c <table_set@@Base>
   1421c:	add	sp, sp, #12
   14220:	pop	{pc}		; (ldr pc, [sp], #4)

00014224 <table_set_uint64@@Base>:
   14224:	push	{lr}		; (str lr, [sp, #-4]!)
   14228:	sub	sp, sp, #12
   1422c:	mov	r3, #9
   14230:	str	r3, [sp]
   14234:	add	r3, sp, #16
   14238:	bl	1394c <table_set@@Base>
   1423c:	add	sp, sp, #12
   14240:	pop	{pc}		; (ldr pc, [sp], #4)

00014244 <table_set_short@@Base>:
   14244:	push	{lr}		; (str lr, [sp, #-4]!)
   14248:	sub	sp, sp, #20
   1424c:	strh	r3, [sp, #14]
   14250:	mov	r3, #10
   14254:	str	r3, [sp]
   14258:	add	r3, sp, #14
   1425c:	bl	1394c <table_set@@Base>
   14260:	add	sp, sp, #20
   14264:	pop	{pc}		; (ldr pc, [sp], #4)

00014268 <table_set_ushort@@Base>:
   14268:	push	{lr}		; (str lr, [sp, #-4]!)
   1426c:	sub	sp, sp, #20
   14270:	strh	r3, [sp, #14]
   14274:	mov	r3, #11
   14278:	str	r3, [sp]
   1427c:	add	r3, sp, #14
   14280:	bl	1394c <table_set@@Base>
   14284:	add	sp, sp, #20
   14288:	pop	{pc}		; (ldr pc, [sp], #4)

0001428c <table_set_long@@Base>:
   1428c:	push	{lr}		; (str lr, [sp, #-4]!)
   14290:	sub	sp, sp, #20
   14294:	str	r3, [sp, #12]
   14298:	mov	r3, #12
   1429c:	str	r3, [sp]
   142a0:	add	r3, sp, r3
   142a4:	bl	1394c <table_set@@Base>
   142a8:	add	sp, sp, #20
   142ac:	pop	{pc}		; (ldr pc, [sp], #4)

000142b0 <table_set_ulong@@Base>:
   142b0:	push	{lr}		; (str lr, [sp, #-4]!)
   142b4:	sub	sp, sp, #20
   142b8:	str	r3, [sp, #12]
   142bc:	mov	r3, #13
   142c0:	str	r3, [sp]
   142c4:	add	r3, sp, #12
   142c8:	bl	1394c <table_set@@Base>
   142cc:	add	sp, sp, #20
   142d0:	pop	{pc}		; (ldr pc, [sp], #4)

000142d4 <table_set_llong@@Base>:
   142d4:	push	{lr}		; (str lr, [sp, #-4]!)
   142d8:	sub	sp, sp, #12
   142dc:	mov	r3, #14
   142e0:	str	r3, [sp]
   142e4:	add	r3, sp, #16
   142e8:	bl	1394c <table_set@@Base>
   142ec:	add	sp, sp, #12
   142f0:	pop	{pc}		; (ldr pc, [sp], #4)

000142f4 <table_set_ullong@@Base>:
   142f4:	push	{lr}		; (str lr, [sp, #-4]!)
   142f8:	sub	sp, sp, #12
   142fc:	mov	r3, #15
   14300:	str	r3, [sp]
   14304:	add	r3, sp, #16
   14308:	bl	1394c <table_set@@Base>
   1430c:	add	sp, sp, #12
   14310:	pop	{pc}		; (ldr pc, [sp], #4)

00014314 <table_set_float@@Base>:
   14314:	push	{lr}		; (str lr, [sp, #-4]!)
   14318:	sub	sp, sp, #20
   1431c:	vstr	s0, [sp, #12]
   14320:	mov	r3, #16
   14324:	str	r3, [sp]
   14328:	add	r3, sp, #12
   1432c:	bl	1394c <table_set@@Base>
   14330:	add	sp, sp, #20
   14334:	pop	{pc}		; (ldr pc, [sp], #4)

00014338 <table_set_double@@Base>:
   14338:	push	{lr}		; (str lr, [sp, #-4]!)
   1433c:	sub	sp, sp, #20
   14340:	vstr	d0, [sp, #8]
   14344:	mov	r3, #17
   14348:	str	r3, [sp]
   1434c:	add	r3, sp, #8
   14350:	bl	1394c <table_set@@Base>
   14354:	add	sp, sp, #20
   14358:	pop	{pc}		; (ldr pc, [sp], #4)

0001435c <table_set_ldouble@@Base>:
   1435c:	push	{lr}		; (str lr, [sp, #-4]!)
   14360:	sub	sp, sp, #20
   14364:	vstr	d0, [sp, #8]
   14368:	mov	r3, #18
   1436c:	str	r3, [sp]
   14370:	add	r3, sp, #8
   14374:	bl	1394c <table_set@@Base>
   14378:	add	sp, sp, #20
   1437c:	pop	{pc}		; (ldr pc, [sp], #4)

00014380 <table_set_string@@Base>:
   14380:	push	{lr}		; (str lr, [sp, #-4]!)
   14384:	sub	sp, sp, #12
   14388:	mov	ip, #21
   1438c:	str	ip, [sp]
   14390:	bl	1394c <table_set@@Base>
   14394:	add	sp, sp, #12
   14398:	pop	{pc}		; (ldr pc, [sp], #4)

0001439c <table_set_char@@Base>:
   1439c:	push	{lr}		; (str lr, [sp, #-4]!)
   143a0:	sub	sp, sp, #20
   143a4:	strb	r3, [sp, #15]
   143a8:	mov	r3, #19
   143ac:	str	r3, [sp]
   143b0:	add	r3, sp, #15
   143b4:	bl	1394c <table_set@@Base>
   143b8:	add	sp, sp, #20
   143bc:	pop	{pc}		; (ldr pc, [sp], #4)

000143c0 <table_set_uchar@@Base>:
   143c0:	push	{lr}		; (str lr, [sp, #-4]!)
   143c4:	sub	sp, sp, #20
   143c8:	strb	r3, [sp, #15]
   143cc:	mov	r3, #20
   143d0:	str	r3, [sp]
   143d4:	add	r3, sp, #15
   143d8:	bl	1394c <table_set@@Base>
   143dc:	add	sp, sp, #20
   143e0:	pop	{pc}		; (ldr pc, [sp], #4)

000143e4 <table_set_ptr@@Base>:
   143e4:	push	{lr}		; (str lr, [sp, #-4]!)
   143e8:	sub	sp, sp, #12
   143ec:	mov	ip, #23
   143f0:	str	ip, [sp]
   143f4:	bl	1394c <table_set@@Base>
   143f8:	add	sp, sp, #12
   143fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014400 <table_cell_to_buffer@@Base>:
   14400:	strd	r4, [sp, #-20]!	; 0xffffffec
   14404:	strd	r6, [sp, #8]
   14408:	str	lr, [sp, #16]
   1440c:	sub	sp, sp, #12
   14410:	mov	r6, r0
   14414:	mov	r7, r1
   14418:	mov	r4, r2
   1441c:	mov	r5, r3
   14420:	mov	r1, r2
   14424:	bl	127b4 <table_get_column_data_type@@Base>
   14428:	cmp	r0, #23
   1442c:	ldrls	pc, [pc, r0, lsl #2]
   14430:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14434:	muleq	r1, r4, r4
   14438:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1443c:	andeq	r4, r1, r0, lsl #10
   14440:	andeq	r4, r1, ip, lsr #10
   14444:	andeq	r4, r1, r8, asr r5
   14448:	andeq	r4, r1, r4, lsl #11
   1444c:			; <UNDEFINED> instruction: 0x000145b0
   14450:	ldrdeq	r4, [r1], -ip
   14454:	andeq	r4, r1, r8, lsl #12
   14458:	andeq	r4, r1, r4, lsr r6
   1445c:	andeq	r4, r1, r0, ror #12
   14460:	andeq	r4, r1, ip, lsl #13
   14464:			; <UNDEFINED> instruction: 0x000146b8
   14468:	andeq	r4, r1, r4, ror #13
   1446c:	andeq	r4, r1, r0, lsl r7
   14470:	andeq	r4, r1, ip, lsr r7
   14474:	muleq	r1, r4, r7
   14478:	andeq	r4, r1, r4, asr #15
   1447c:	strdeq	r4, [r1], -r0
   14480:	andeq	r4, r1, r8, asr #16
   14484:	andeq	r4, r1, r4, ror r8
   14488:	andeq	r4, r1, r8, ror #14
   1448c:	andeq	r4, r1, ip, lsl r8
   14490:	andeq	r4, r1, r0, lsr #17
   14494:	mov	r2, r4
   14498:	mov	r1, r7
   1449c:	mov	r0, r6
   144a0:	bl	1341c <table_get_int@@Base>
   144a4:	mov	r3, r0
   144a8:	movw	r2, #20692	; 0x50d4
   144ac:	movt	r2, #1
   144b0:	ldr	r1, [sp, #32]
   144b4:	mov	r0, r5
   144b8:	bl	11b30 <snprintf@plt>
   144bc:	mov	r0, #0
   144c0:	add	sp, sp, #12
   144c4:	ldrd	r4, [sp]
   144c8:	ldrd	r6, [sp, #8]
   144cc:	add	sp, sp, #16
   144d0:	pop	{pc}		; (ldr pc, [sp], #4)
   144d4:	mov	r2, r4
   144d8:	mov	r1, r7
   144dc:	mov	r0, r6
   144e0:	bl	13438 <table_get_uint@@Base>
   144e4:	mov	r3, r0
   144e8:	movw	r2, #20696	; 0x50d8
   144ec:	movt	r2, #1
   144f0:	ldr	r1, [sp, #32]
   144f4:	mov	r0, r5
   144f8:	bl	11b30 <snprintf@plt>
   144fc:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14500:	mov	r2, r4
   14504:	mov	r1, r7
   14508:	mov	r0, r6
   1450c:	bl	13454 <table_get_int8@@Base>
   14510:	mov	r3, r0
   14514:	movw	r2, #20692	; 0x50d4
   14518:	movt	r2, #1
   1451c:	ldr	r1, [sp, #32]
   14520:	mov	r0, r5
   14524:	bl	11b30 <snprintf@plt>
   14528:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   1452c:	mov	r2, r4
   14530:	mov	r1, r7
   14534:	mov	r0, r6
   14538:	bl	13470 <table_get_uint8@@Base>
   1453c:	mov	r3, r0
   14540:	movw	r2, #20696	; 0x50d8
   14544:	movt	r2, #1
   14548:	ldr	r1, [sp, #32]
   1454c:	mov	r0, r5
   14550:	bl	11b30 <snprintf@plt>
   14554:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14558:	mov	r2, r4
   1455c:	mov	r1, r7
   14560:	mov	r0, r6
   14564:	bl	1348c <table_get_int16@@Base>
   14568:	mov	r3, r0
   1456c:	movw	r2, #20692	; 0x50d4
   14570:	movt	r2, #1
   14574:	ldr	r1, [sp, #32]
   14578:	mov	r0, r5
   1457c:	bl	11b30 <snprintf@plt>
   14580:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14584:	mov	r2, r4
   14588:	mov	r1, r7
   1458c:	mov	r0, r6
   14590:	bl	134a8 <table_get_uint16@@Base>
   14594:	mov	r3, r0
   14598:	movw	r2, #20696	; 0x50d8
   1459c:	movt	r2, #1
   145a0:	ldr	r1, [sp, #32]
   145a4:	mov	r0, r5
   145a8:	bl	11b30 <snprintf@plt>
   145ac:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   145b0:	mov	r2, r4
   145b4:	mov	r1, r7
   145b8:	mov	r0, r6
   145bc:	bl	134c4 <table_get_int32@@Base>
   145c0:	mov	r3, r0
   145c4:	movw	r2, #20692	; 0x50d4
   145c8:	movt	r2, #1
   145cc:	ldr	r1, [sp, #32]
   145d0:	mov	r0, r5
   145d4:	bl	11b30 <snprintf@plt>
   145d8:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   145dc:	mov	r2, r4
   145e0:	mov	r1, r7
   145e4:	mov	r0, r6
   145e8:	bl	134e0 <table_get_uint32@@Base>
   145ec:	mov	r3, r0
   145f0:	movw	r2, #20696	; 0x50d8
   145f4:	movt	r2, #1
   145f8:	ldr	r1, [sp, #32]
   145fc:	mov	r0, r5
   14600:	bl	11b30 <snprintf@plt>
   14604:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14608:	mov	r2, r4
   1460c:	mov	r1, r7
   14610:	mov	r0, r6
   14614:	bl	134fc <table_get_int64@@Base>
   14618:	strd	r0, [sp]
   1461c:	movw	r2, #20700	; 0x50dc
   14620:	movt	r2, #1
   14624:	ldr	r1, [sp, #32]
   14628:	mov	r0, r5
   1462c:	bl	11b30 <snprintf@plt>
   14630:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14634:	mov	r2, r4
   14638:	mov	r1, r7
   1463c:	mov	r0, r6
   14640:	bl	13518 <table_get_uint64@@Base>
   14644:	strd	r0, [sp]
   14648:	movw	r2, #20708	; 0x50e4
   1464c:	movt	r2, #1
   14650:	ldr	r1, [sp, #32]
   14654:	mov	r0, r5
   14658:	bl	11b30 <snprintf@plt>
   1465c:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14660:	mov	r2, r4
   14664:	mov	r1, r7
   14668:	mov	r0, r6
   1466c:	bl	13534 <table_get_short@@Base>
   14670:	mov	r3, r0
   14674:	movw	r2, #20716	; 0x50ec
   14678:	movt	r2, #1
   1467c:	ldr	r1, [sp, #32]
   14680:	mov	r0, r5
   14684:	bl	11b30 <snprintf@plt>
   14688:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   1468c:	mov	r2, r4
   14690:	mov	r1, r7
   14694:	mov	r0, r6
   14698:	bl	13550 <table_get_ushort@@Base>
   1469c:	mov	r3, r0
   146a0:	movw	r2, #20720	; 0x50f0
   146a4:	movt	r2, #1
   146a8:	ldr	r1, [sp, #32]
   146ac:	mov	r0, r5
   146b0:	bl	11b30 <snprintf@plt>
   146b4:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   146b8:	mov	r2, r4
   146bc:	mov	r1, r7
   146c0:	mov	r0, r6
   146c4:	bl	1356c <table_get_long@@Base>
   146c8:	mov	r3, r0
   146cc:	movw	r2, #20724	; 0x50f4
   146d0:	movt	r2, #1
   146d4:	ldr	r1, [sp, #32]
   146d8:	mov	r0, r5
   146dc:	bl	11b30 <snprintf@plt>
   146e0:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   146e4:	mov	r2, r4
   146e8:	mov	r1, r7
   146ec:	mov	r0, r6
   146f0:	bl	13588 <table_get_ulong@@Base>
   146f4:	mov	r3, r0
   146f8:	movw	r2, #20728	; 0x50f8
   146fc:	movt	r2, #1
   14700:	ldr	r1, [sp, #32]
   14704:	mov	r0, r5
   14708:	bl	11b30 <snprintf@plt>
   1470c:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14710:	mov	r2, r4
   14714:	mov	r1, r7
   14718:	mov	r0, r6
   1471c:	bl	135a4 <table_get_llong@@Base>
   14720:	strd	r0, [sp]
   14724:	movw	r2, #20700	; 0x50dc
   14728:	movt	r2, #1
   1472c:	ldr	r1, [sp, #32]
   14730:	mov	r0, r5
   14734:	bl	11b30 <snprintf@plt>
   14738:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   1473c:	mov	r2, r4
   14740:	mov	r1, r7
   14744:	mov	r0, r6
   14748:	bl	135c0 <table_get_ullong@@Base>
   1474c:	strd	r0, [sp]
   14750:	movw	r2, #20708	; 0x50e4
   14754:	movt	r2, #1
   14758:	ldr	r1, [sp, #32]
   1475c:	mov	r0, r5
   14760:	bl	11b30 <snprintf@plt>
   14764:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14768:	mov	r2, r4
   1476c:	mov	r1, r7
   14770:	mov	r0, r6
   14774:	bl	13668 <table_get_string@@Base>
   14778:	mov	r3, r0
   1477c:	movw	r2, #20732	; 0x50fc
   14780:	movt	r2, #1
   14784:	ldr	r1, [sp, #32]
   14788:	mov	r0, r5
   1478c:	bl	11b30 <snprintf@plt>
   14790:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14794:	mov	r2, r4
   14798:	mov	r1, r7
   1479c:	mov	r0, r6
   147a0:	bl	135dc <table_get_float@@Base>
   147a4:	vcvt.f64.f32	d0, s0
   147a8:	vstr	d0, [sp]
   147ac:	movw	r2, #20736	; 0x5100
   147b0:	movt	r2, #1
   147b4:	ldr	r1, [sp, #32]
   147b8:	mov	r0, r5
   147bc:	bl	11b30 <snprintf@plt>
   147c0:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   147c4:	mov	r2, r4
   147c8:	mov	r1, r7
   147cc:	mov	r0, r6
   147d0:	bl	135f8 <table_get_double@@Base>
   147d4:	vstr	d0, [sp]
   147d8:	movw	r2, #20740	; 0x5104
   147dc:	movt	r2, #1
   147e0:	ldr	r1, [sp, #32]
   147e4:	mov	r0, r5
   147e8:	bl	11b30 <snprintf@plt>
   147ec:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   147f0:	mov	r2, r4
   147f4:	mov	r1, r7
   147f8:	mov	r0, r6
   147fc:	bl	13614 <table_get_ldouble@@Base>
   14800:	vstr	d0, [sp]
   14804:	movw	r2, #20744	; 0x5108
   14808:	movt	r2, #1
   1480c:	ldr	r1, [sp, #32]
   14810:	mov	r0, r5
   14814:	bl	11b30 <snprintf@plt>
   14818:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   1481c:	mov	r2, r4
   14820:	mov	r1, r7
   14824:	mov	r0, r6
   14828:	bl	13400 <table_get_bool@@Base>
   1482c:	mov	r3, r0
   14830:	movw	r2, #20692	; 0x50d4
   14834:	movt	r2, #1
   14838:	ldr	r1, [sp, #32]
   1483c:	mov	r0, r5
   14840:	bl	11b30 <snprintf@plt>
   14844:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14848:	mov	r2, r4
   1484c:	mov	r1, r7
   14850:	mov	r0, r6
   14854:	bl	13630 <table_get_char@@Base>
   14858:	mov	r3, r0
   1485c:	movw	r2, #20748	; 0x510c
   14860:	movt	r2, #1
   14864:	ldr	r1, [sp, #32]
   14868:	mov	r0, r5
   1486c:	bl	11b30 <snprintf@plt>
   14870:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   14874:	mov	r2, r4
   14878:	mov	r1, r7
   1487c:	mov	r0, r6
   14880:	bl	1364c <table_get_uchar@@Base>
   14884:	mov	r3, r0
   14888:	movw	r2, #20748	; 0x510c
   1488c:	movt	r2, #1
   14890:	ldr	r1, [sp, #32]
   14894:	mov	r0, r5
   14898:	bl	11b30 <snprintf@plt>
   1489c:	b	144bc <table_cell_to_buffer@@Base+0xbc>
   148a0:	mov	r2, r4
   148a4:	mov	r1, r7
   148a8:	mov	r0, r6
   148ac:	bl	13680 <table_get_ptr@@Base>
   148b0:	mov	r3, r0
   148b4:	movw	r2, #20752	; 0x5110
   148b8:	movt	r2, #1
   148bc:	ldr	r1, [sp, #32]
   148c0:	mov	r0, r5
   148c4:	bl	11b30 <snprintf@plt>
   148c8:	b	144bc <table_cell_to_buffer@@Base+0xbc>

000148cc <table_cell_from_buffer@@Base>:
   148cc:	strd	r4, [sp, #-20]!	; 0xffffffec
   148d0:	strd	r6, [sp, #8]
   148d4:	str	lr, [sp, #16]
   148d8:	sub	sp, sp, #268	; 0x10c
   148dc:	mov	r6, r0
   148e0:	mov	r7, r1
   148e4:	mov	r4, r2
   148e8:	mov	r5, r3
   148ec:	mov	r1, r2
   148f0:	bl	127b4 <table_get_column_data_type@@Base>
   148f4:	cmp	r0, #23
   148f8:	ldrls	pc, [pc, r0, lsl #2]
   148fc:	b	14f4c <table_cell_from_buffer@@Base+0x680>
   14900:	andeq	r4, r1, r0, ror #18
   14904:			; <UNDEFINED> instruction: 0x000149b4
   14908:	strdeq	r4, [r1], -r0
   1490c:	andeq	r4, r1, ip, lsr #20
   14910:	andeq	r4, r1, r8, ror #20
   14914:	andeq	r4, r1, r4, lsr #21
   14918:	andeq	r4, r1, r0, ror #21
   1491c:	andeq	r4, r1, ip, lsl fp
   14920:	andeq	r4, r1, r8, asr fp
   14924:	muleq	r1, r8, fp
   14928:	ldrdeq	r4, [r1], -r8
   1492c:	andeq	r4, r1, r4, lsl ip
   14930:	andeq	r4, r1, r0, asr ip
   14934:	andeq	r4, r1, ip, lsl #25
   14938:	andeq	r4, r1, r8, asr #25
   1493c:	andeq	r4, r1, r8, lsl #26
   14940:	andeq	r4, r1, r4, lsl #27
   14944:	andeq	r4, r1, r0, asr #27
   14948:	strdeq	r4, [r1], -ip
   1494c:	muleq	r1, r8, lr
   14950:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14954:	andeq	r4, r1, r8, asr #26
   14958:	andeq	r4, r1, r8, lsr lr
   1495c:	andeq	r4, r1, r0, lsl pc
   14960:	add	r2, sp, #8
   14964:	movw	r1, #20692	; 0x50d4
   14968:	movt	r1, #1
   1496c:	mov	r0, r5
   14970:	bl	11b3c <__isoc99_sscanf@plt>
   14974:	cmp	r0, #1
   14978:	mvnne	r5, #0
   1497c:	beq	14998 <table_cell_from_buffer@@Base+0xcc>
   14980:	mov	r0, r5
   14984:	add	sp, sp, #268	; 0x10c
   14988:	ldrd	r4, [sp]
   1498c:	ldrd	r6, [sp, #8]
   14990:	add	sp, sp, #16
   14994:	pop	{pc}		; (ldr pc, [sp], #4)
   14998:	ldr	r3, [sp, #8]
   1499c:	mov	r2, r4
   149a0:	mov	r1, r7
   149a4:	mov	r0, r6
   149a8:	bl	140e4 <table_set_int@@Base>
   149ac:	mov	r5, #0
   149b0:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   149b4:	add	r2, sp, #8
   149b8:	movw	r1, #20696	; 0x50d8
   149bc:	movt	r1, #1
   149c0:	mov	r0, r5
   149c4:	bl	11b3c <__isoc99_sscanf@plt>
   149c8:	cmp	r0, #1
   149cc:	mvnne	r5, #0
   149d0:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   149d4:	ldr	r3, [sp, #8]
   149d8:	mov	r2, r4
   149dc:	mov	r1, r7
   149e0:	mov	r0, r6
   149e4:	bl	14108 <table_set_uint@@Base>
   149e8:	mov	r5, #0
   149ec:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   149f0:	add	r2, sp, #8
   149f4:	movw	r1, #20756	; 0x5114
   149f8:	movt	r1, #1
   149fc:	mov	r0, r5
   14a00:	bl	11b3c <__isoc99_sscanf@plt>
   14a04:	cmp	r0, #1
   14a08:	mvnne	r5, #0
   14a0c:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14a10:	ldrsb	r3, [sp, #8]
   14a14:	mov	r2, r4
   14a18:	mov	r1, r7
   14a1c:	mov	r0, r6
   14a20:	bl	1412c <table_set_int8@@Base>
   14a24:	mov	r5, #0
   14a28:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14a2c:	add	r2, sp, #8
   14a30:	movw	r1, #20764	; 0x511c
   14a34:	movt	r1, #1
   14a38:	mov	r0, r5
   14a3c:	bl	11b3c <__isoc99_sscanf@plt>
   14a40:	cmp	r0, #1
   14a44:	mvnne	r5, #0
   14a48:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14a4c:	ldrb	r3, [sp, #8]
   14a50:	mov	r2, r4
   14a54:	mov	r1, r7
   14a58:	mov	r0, r6
   14a5c:	bl	14150 <table_set_uint8@@Base>
   14a60:	mov	r5, #0
   14a64:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14a68:	add	r2, sp, #8
   14a6c:	movw	r1, #20716	; 0x50ec
   14a70:	movt	r1, #1
   14a74:	mov	r0, r5
   14a78:	bl	11b3c <__isoc99_sscanf@plt>
   14a7c:	cmp	r0, #1
   14a80:	mvnne	r5, #0
   14a84:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14a88:	ldrsh	r3, [sp, #8]
   14a8c:	mov	r2, r4
   14a90:	mov	r1, r7
   14a94:	mov	r0, r6
   14a98:	bl	14174 <table_set_int16@@Base>
   14a9c:	mov	r5, #0
   14aa0:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14aa4:	add	r2, sp, #8
   14aa8:	movw	r1, #20720	; 0x50f0
   14aac:	movt	r1, #1
   14ab0:	mov	r0, r5
   14ab4:	bl	11b3c <__isoc99_sscanf@plt>
   14ab8:	cmp	r0, #1
   14abc:	mvnne	r5, #0
   14ac0:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14ac4:	ldrh	r3, [sp, #8]
   14ac8:	mov	r2, r4
   14acc:	mov	r1, r7
   14ad0:	mov	r0, r6
   14ad4:	bl	14198 <table_set_uint16@@Base>
   14ad8:	mov	r5, #0
   14adc:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14ae0:	add	r2, sp, #8
   14ae4:	movw	r1, #20692	; 0x50d4
   14ae8:	movt	r1, #1
   14aec:	mov	r0, r5
   14af0:	bl	11b3c <__isoc99_sscanf@plt>
   14af4:	cmp	r0, #1
   14af8:	mvnne	r5, #0
   14afc:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14b00:	ldr	r3, [sp, #8]
   14b04:	mov	r2, r4
   14b08:	mov	r1, r7
   14b0c:	mov	r0, r6
   14b10:	bl	141bc <table_set_int32@@Base>
   14b14:	mov	r5, #0
   14b18:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14b1c:	add	r2, sp, #8
   14b20:	movw	r1, #20696	; 0x50d8
   14b24:	movt	r1, #1
   14b28:	mov	r0, r5
   14b2c:	bl	11b3c <__isoc99_sscanf@plt>
   14b30:	cmp	r0, #1
   14b34:	mvnne	r5, #0
   14b38:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14b3c:	ldr	r3, [sp, #8]
   14b40:	mov	r2, r4
   14b44:	mov	r1, r7
   14b48:	mov	r0, r6
   14b4c:	bl	141e0 <table_set_uint32@@Base>
   14b50:	mov	r5, #0
   14b54:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14b58:	add	r2, sp, #8
   14b5c:	movw	r1, #20700	; 0x50dc
   14b60:	movt	r1, #1
   14b64:	mov	r0, r5
   14b68:	bl	11b3c <__isoc99_sscanf@plt>
   14b6c:	cmp	r0, #1
   14b70:	mvnne	r5, #0
   14b74:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14b78:	ldrd	r2, [sp, #8]
   14b7c:	strd	r2, [sp]
   14b80:	mov	r2, r4
   14b84:	mov	r1, r7
   14b88:	mov	r0, r6
   14b8c:	bl	14204 <table_set_int64@@Base>
   14b90:	mov	r5, #0
   14b94:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14b98:	add	r2, sp, #8
   14b9c:	movw	r1, #20708	; 0x50e4
   14ba0:	movt	r1, #1
   14ba4:	mov	r0, r5
   14ba8:	bl	11b3c <__isoc99_sscanf@plt>
   14bac:	cmp	r0, #1
   14bb0:	mvnne	r5, #0
   14bb4:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14bb8:	ldrd	r2, [sp, #8]
   14bbc:	strd	r2, [sp]
   14bc0:	mov	r2, r4
   14bc4:	mov	r1, r7
   14bc8:	mov	r0, r6
   14bcc:	bl	14224 <table_set_uint64@@Base>
   14bd0:	mov	r5, #0
   14bd4:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14bd8:	add	r2, sp, #8
   14bdc:	movw	r1, #20716	; 0x50ec
   14be0:	movt	r1, #1
   14be4:	mov	r0, r5
   14be8:	bl	11b3c <__isoc99_sscanf@plt>
   14bec:	cmp	r0, #1
   14bf0:	mvnne	r5, #0
   14bf4:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14bf8:	ldrsh	r3, [sp, #8]
   14bfc:	mov	r2, r4
   14c00:	mov	r1, r7
   14c04:	mov	r0, r6
   14c08:	bl	14244 <table_set_short@@Base>
   14c0c:	mov	r5, #0
   14c10:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14c14:	add	r2, sp, #8
   14c18:	movw	r1, #20720	; 0x50f0
   14c1c:	movt	r1, #1
   14c20:	mov	r0, r5
   14c24:	bl	11b3c <__isoc99_sscanf@plt>
   14c28:	cmp	r0, #1
   14c2c:	mvnne	r5, #0
   14c30:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14c34:	ldrh	r3, [sp, #8]
   14c38:	mov	r2, r4
   14c3c:	mov	r1, r7
   14c40:	mov	r0, r6
   14c44:	bl	14268 <table_set_ushort@@Base>
   14c48:	mov	r5, #0
   14c4c:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14c50:	add	r2, sp, #8
   14c54:	movw	r1, #20724	; 0x50f4
   14c58:	movt	r1, #1
   14c5c:	mov	r0, r5
   14c60:	bl	11b3c <__isoc99_sscanf@plt>
   14c64:	cmp	r0, #1
   14c68:	mvnne	r5, #0
   14c6c:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14c70:	ldr	r3, [sp, #8]
   14c74:	mov	r2, r4
   14c78:	mov	r1, r7
   14c7c:	mov	r0, r6
   14c80:	bl	1428c <table_set_long@@Base>
   14c84:	mov	r5, #0
   14c88:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14c8c:	add	r2, sp, #8
   14c90:	movw	r1, #20728	; 0x50f8
   14c94:	movt	r1, #1
   14c98:	mov	r0, r5
   14c9c:	bl	11b3c <__isoc99_sscanf@plt>
   14ca0:	cmp	r0, #1
   14ca4:	mvnne	r5, #0
   14ca8:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14cac:	ldr	r3, [sp, #8]
   14cb0:	mov	r2, r4
   14cb4:	mov	r1, r7
   14cb8:	mov	r0, r6
   14cbc:	bl	142b0 <table_set_ulong@@Base>
   14cc0:	mov	r5, #0
   14cc4:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14cc8:	add	r2, sp, #8
   14ccc:	movw	r1, #20700	; 0x50dc
   14cd0:	movt	r1, #1
   14cd4:	mov	r0, r5
   14cd8:	bl	11b3c <__isoc99_sscanf@plt>
   14cdc:	cmp	r0, #1
   14ce0:	mvnne	r5, #0
   14ce4:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14ce8:	ldrd	r2, [sp, #8]
   14cec:	strd	r2, [sp]
   14cf0:	mov	r2, r4
   14cf4:	mov	r1, r7
   14cf8:	mov	r0, r6
   14cfc:	bl	142d4 <table_set_llong@@Base>
   14d00:	mov	r5, #0
   14d04:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14d08:	add	r2, sp, #8
   14d0c:	movw	r1, #20708	; 0x50e4
   14d10:	movt	r1, #1
   14d14:	mov	r0, r5
   14d18:	bl	11b3c <__isoc99_sscanf@plt>
   14d1c:	cmp	r0, #1
   14d20:	mvnne	r5, #0
   14d24:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14d28:	ldrd	r2, [sp, #8]
   14d2c:	strd	r2, [sp]
   14d30:	mov	r2, r4
   14d34:	mov	r1, r7
   14d38:	mov	r0, r6
   14d3c:	bl	142f4 <table_set_ullong@@Base>
   14d40:	mov	r5, #0
   14d44:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14d48:	add	r2, sp, #8
   14d4c:	movw	r1, #20732	; 0x50fc
   14d50:	movt	r1, #1
   14d54:	mov	r0, r5
   14d58:	bl	11b3c <__isoc99_sscanf@plt>
   14d5c:	cmp	r0, #1
   14d60:	mvnne	r5, #0
   14d64:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14d68:	add	r3, sp, #8
   14d6c:	mov	r2, r4
   14d70:	mov	r1, r7
   14d74:	mov	r0, r6
   14d78:	bl	14380 <table_set_string@@Base>
   14d7c:	mov	r5, #0
   14d80:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14d84:	add	r2, sp, #8
   14d88:	movw	r1, #20736	; 0x5100
   14d8c:	movt	r1, #1
   14d90:	mov	r0, r5
   14d94:	bl	11b3c <__isoc99_sscanf@plt>
   14d98:	cmp	r0, #1
   14d9c:	mvnne	r5, #0
   14da0:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14da4:	vldr	s0, [sp, #8]
   14da8:	mov	r2, r4
   14dac:	mov	r1, r7
   14db0:	mov	r0, r6
   14db4:	bl	14314 <table_set_float@@Base>
   14db8:	mov	r5, #0
   14dbc:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14dc0:	add	r2, sp, #8
   14dc4:	movw	r1, #20740	; 0x5104
   14dc8:	movt	r1, #1
   14dcc:	mov	r0, r5
   14dd0:	bl	11b3c <__isoc99_sscanf@plt>
   14dd4:	cmp	r0, #1
   14dd8:	mvnne	r5, #0
   14ddc:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14de0:	vldr	d0, [sp, #8]
   14de4:	mov	r2, r4
   14de8:	mov	r1, r7
   14dec:	mov	r0, r6
   14df0:	bl	14338 <table_set_double@@Base>
   14df4:	mov	r5, #0
   14df8:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14dfc:	add	r2, sp, #8
   14e00:	movw	r1, #20744	; 0x5108
   14e04:	movt	r1, #1
   14e08:	mov	r0, r5
   14e0c:	bl	11b3c <__isoc99_sscanf@plt>
   14e10:	cmp	r0, #1
   14e14:	mvnne	r5, #0
   14e18:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14e1c:	vldr	d0, [sp, #8]
   14e20:	mov	r2, r4
   14e24:	mov	r1, r7
   14e28:	mov	r0, r6
   14e2c:	bl	1435c <table_set_ldouble@@Base>
   14e30:	mov	r5, #0
   14e34:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14e38:	add	r2, sp, #8
   14e3c:	movw	r1, #20692	; 0x50d4
   14e40:	movt	r1, #1
   14e44:	mov	r0, r5
   14e48:	bl	11b3c <__isoc99_sscanf@plt>
   14e4c:	cmp	r0, #1
   14e50:	mvnne	r5, #0
   14e54:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14e58:	ldr	r5, [sp, #8]
   14e5c:	cmp	r5, #0
   14e60:	beq	14e80 <table_cell_from_buffer@@Base+0x5b4>
   14e64:	mov	r3, #1
   14e68:	mov	r2, r4
   14e6c:	mov	r1, r7
   14e70:	mov	r0, r6
   14e74:	bl	140c0 <table_set_bool@@Base>
   14e78:	mov	r5, #0
   14e7c:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14e80:	mov	r3, #0
   14e84:	mov	r2, r4
   14e88:	mov	r1, r7
   14e8c:	mov	r0, r6
   14e90:	bl	140c0 <table_set_bool@@Base>
   14e94:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14e98:	add	r2, sp, #8
   14e9c:	movw	r1, #20748	; 0x510c
   14ea0:	movt	r1, #1
   14ea4:	mov	r0, r5
   14ea8:	bl	11b3c <__isoc99_sscanf@plt>
   14eac:	cmp	r0, #1
   14eb0:	mvnne	r5, #0
   14eb4:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14eb8:	ldrb	r3, [sp, #8]
   14ebc:	mov	r2, r4
   14ec0:	mov	r1, r7
   14ec4:	mov	r0, r6
   14ec8:	bl	1439c <table_set_char@@Base>
   14ecc:	mov	r5, #0
   14ed0:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14ed4:	add	r2, sp, #8
   14ed8:	movw	r1, #20748	; 0x510c
   14edc:	movt	r1, #1
   14ee0:	mov	r0, r5
   14ee4:	bl	11b3c <__isoc99_sscanf@plt>
   14ee8:	cmp	r0, #1
   14eec:	mvnne	r5, #0
   14ef0:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14ef4:	ldrb	r3, [sp, #8]
   14ef8:	mov	r2, r4
   14efc:	mov	r1, r7
   14f00:	mov	r0, r6
   14f04:	bl	143c0 <table_set_uchar@@Base>
   14f08:	mov	r5, #0
   14f0c:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14f10:	add	r2, sp, #8
   14f14:	movw	r1, #20752	; 0x5110
   14f18:	movt	r1, #1
   14f1c:	mov	r0, r5
   14f20:	bl	11b3c <__isoc99_sscanf@plt>
   14f24:	cmp	r0, #1
   14f28:	mvnne	r5, #0
   14f2c:	bne	14980 <table_cell_from_buffer@@Base+0xb4>
   14f30:	ldr	r3, [sp, #8]
   14f34:	mov	r2, r4
   14f38:	mov	r1, r7
   14f3c:	mov	r0, r6
   14f40:	bl	143e4 <table_set_ptr@@Base>
   14f44:	mov	r5, #0
   14f48:	b	14980 <table_cell_from_buffer@@Base+0xb4>
   14f4c:	mov	r5, #0
   14f50:	b	14980 <table_cell_from_buffer@@Base+0xb4>

00014f54 <table_get_cell_ptr@@Base>:
   14f54:	str	r4, [sp, #-8]!
   14f58:	str	lr, [sp, #4]
   14f5c:	mov	r4, r2
   14f60:	bl	13930 <table_get_row_ptr@@Base>
   14f64:	ldr	r0, [r0]
   14f68:	add	r0, r0, r4, lsl #2
   14f6c:	ldr	r4, [sp]
   14f70:	add	sp, sp, #4
   14f74:	pop	{pc}		; (ldr pc, [sp], #4)

00014f78 <table_cell_init@@Base>:
   14f78:	str	r4, [sp, #-8]!
   14f7c:	str	lr, [sp, #4]
   14f80:	bl	14f54 <table_get_cell_ptr@@Base>
   14f84:	mov	r3, #0
   14f88:	str	r3, [r0]
   14f8c:	ldr	r4, [sp]
   14f90:	add	sp, sp, #4
   14f94:	pop	{pc}		; (ldr pc, [sp], #4)

00014f98 <table_cell_destroy@@Base>:
   14f98:	strd	r4, [sp, #-16]!
   14f9c:	str	r6, [sp, #8]
   14fa0:	str	lr, [sp, #12]
   14fa4:	mov	r5, r0
   14fa8:	mov	r6, r1
   14fac:	mov	r4, r2
   14fb0:	mov	r1, r2
   14fb4:	bl	127b4 <table_get_column_data_type@@Base>
   14fb8:	cmp	r0, #23
   14fbc:	bne	14fd0 <table_cell_destroy@@Base+0x38>
   14fc0:	ldrd	r4, [sp]
   14fc4:	ldr	r6, [sp, #8]
   14fc8:	add	sp, sp, #12
   14fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   14fd0:	mov	r2, r4
   14fd4:	mov	r1, r6
   14fd8:	mov	r0, r5
   14fdc:	bl	14f54 <table_get_cell_ptr@@Base>
   14fe0:	ldr	r0, [r0]
   14fe4:	cmp	r0, #0
   14fe8:	beq	14fc0 <table_cell_destroy@@Base+0x28>
   14fec:	bl	11ac4 <free@plt>
   14ff0:	b	14fc0 <table_cell_destroy@@Base+0x28>

00014ff4 <table_cell_nullify@@Base>:
   14ff4:	str	r4, [sp, #-8]!
   14ff8:	str	lr, [sp, #4]
   14ffc:	bl	14f54 <table_get_cell_ptr@@Base>
   15000:	mov	r4, r0
   15004:	ldr	r0, [r0]
   15008:	cmp	r0, #0
   1500c:	beq	1501c <table_cell_nullify@@Base+0x28>
   15010:	bl	11ac4 <free@plt>
   15014:	mov	r3, #0
   15018:	str	r3, [r4]
   1501c:	mov	r0, #0
   15020:	ldr	r4, [sp]
   15024:	add	sp, sp, #4
   15028:	pop	{pc}		; (ldr pc, [sp], #4)

0001502c <__libc_csu_init@@Base>:
   1502c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15030:	mov	r7, r0
   15034:	ldr	r6, [pc, #72]	; 15084 <__libc_csu_init@@Base+0x58>
   15038:	ldr	r5, [pc, #72]	; 15088 <__libc_csu_init@@Base+0x5c>
   1503c:	add	r6, pc, r6
   15040:	add	r5, pc, r5
   15044:	sub	r6, r6, r5
   15048:	mov	r8, r1
   1504c:	mov	r9, r2
   15050:	bl	11a8c <strcmp@plt-0x20>
   15054:	asrs	r6, r6, #2
   15058:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1505c:	mov	r4, #0
   15060:	add	r4, r4, #1
   15064:	ldr	r3, [r5], #4
   15068:	mov	r2, r9
   1506c:	mov	r1, r8
   15070:	mov	r0, r7
   15074:	blx	r3
   15078:	cmp	r6, r4
   1507c:	bne	15060 <__libc_csu_init@@Base+0x34>
   15080:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15084:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   15088:	andeq	r0, r1, r8, asr #29

0001508c <__libc_csu_fini@@Base>:
   1508c:	bx	lr

Disassembly of section .fini:

00015090 <.fini>:
   15090:	push	{r3, lr}
   15094:	pop	{r3, pc}
