{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567916093825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567916093834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:14:53 2019 " "Processing started: Sun Sep 08 12:14:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567916093834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916093834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9238_test -c ad9238_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad9238_test -c ad9238_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916093834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567916095393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567916095393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "srcs/uarttx.v" "" { Text "E:/Project/test/an9238/srcs/uarttx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "srcs/clkdiv.v" "" { Text "E:/Project/test/an9238/srcs/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "srcs/bcd.v" "" { Text "E:/Project/test/an9238/srcs/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/ad9238_test.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/ad9238_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9238_test " "Found entity 1: ad9238_test" {  } { { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "srcs/ad.v" "" { Text "E:/Project/test/an9238/srcs/ad.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(132) " "Verilog HDL Implicit Net warning at uart.v(132): created implicit net for \"clk\"" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(140) " "Verilog HDL Implicit Net warning at uart.v(140): created implicit net for \"idle\"" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9238_test " "Elaborating entity \"ad9238_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567916105290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U1 " "Elaborating entity \"pll\" for hierarchy \"pll:U1\"" {  } { { "srcs/ad9238_test.v" "U1" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U1\|altpll:altpll_component " "Instantiated megafunction \"pll:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916105460 ""}  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567916105460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916105539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:u2 " "Elaborating entity \"ad\" for hierarchy \"ad:u2\"" {  } { { "srcs/ad9238_test.v" "u2" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u3 " "Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u3\"" {  } { { "srcs/ad9238_test.v" "u3" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u3\|bcd:bcd1_ist " "Elaborating entity \"bcd\" for hierarchy \"volt_cal:u3\|bcd:bcd1_ist\"" {  } { { "srcs/volt_cal.v" "bcd1_ist" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u4 " "Elaborating entity \"uart\" for hierarchy \"uart:u4\"" {  } { { "srcs/ad9238_test.v" "u4" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105606 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(24) " "Verilog HDL Always Construct warning at uart.v(24): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105607 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(29) " "Verilog HDL Always Construct warning at uart.v(29): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105607 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(30) " "Verilog HDL Always Construct warning at uart.v(30): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105607 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(30) " "Verilog HDL assignment warning at uart.v(30): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105607 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(32) " "Verilog HDL Always Construct warning at uart.v(32): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105607 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(32) " "Verilog HDL assignment warning at uart.v(32): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(33) " "Verilog HDL Always Construct warning at uart.v(33): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(33) " "Verilog HDL assignment warning at uart.v(33): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(34) " "Verilog HDL Always Construct warning at uart.v(34): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(34) " "Verilog HDL assignment warning at uart.v(34): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(42) " "Verilog HDL Always Construct warning at uart.v(42): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(43) " "Verilog HDL Always Construct warning at uart.v(43): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(43) " "Verilog HDL assignment warning at uart.v(43): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(45) " "Verilog HDL Always Construct warning at uart.v(45): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(45) " "Verilog HDL assignment warning at uart.v(45): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(46) " "Verilog HDL Always Construct warning at uart.v(46): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(47) " "Verilog HDL Always Construct warning at uart.v(47): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567916105608 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567916105609 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105614 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105615 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105616 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105617 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105618 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105619 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105620 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105621 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105622 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105623 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916105624 "|ad9238_test|uart:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u4\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"uart:u4\|clkdiv:u0\"" {  } { { "srcs/uart.v" "u0" { Text "E:/Project/test/an9238/srcs/uart.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u4\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uart:u4\|uarttx:u1\"" {  } { { "srcs/uart.v" "u1" { Text "E:/Project/test/an9238/srcs/uart.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916105656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab24 " "Found entity 1: altsyncram_ab24" {  } { { "db/altsyncram_ab24.tdf" "" { Text "E:/Project/test/an9238/db/altsyncram_ab24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916108407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916108407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Project/test/an9238/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916108847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916108847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Project/test/an9238/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Project/test/an9238/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Project/test/an9238/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Project/test/an9238/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/Project/test/an9238/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Project/test/an9238/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916109984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916109984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Project/test/an9238/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916110069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916110069 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916110850 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1567916110984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.08.12:15:14 Progress: Loading sld406342c6/alt_sld_fab_wrapper_hw.tcl " "2019.09.08.12:15:14 Progress: Loading sld406342c6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916115008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916117242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916117368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916119657 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1567916120331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld406342c6/alt_sld_fab.v" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916120988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916120988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u3\|Mult0\"" {  } { { "srcs/volt_cal.v" "Mult0" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567916122875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u3\|Mult1\"" {  } { { "srcs/volt_cal.v" "Mult1" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567916122875 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567916122875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u3\|lpm_mult:Mult0 " "Instantiated megafunction \"volt_cal:u3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567916123054 ""}  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567916123054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/Project/test/an9238/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916123670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916123670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/Project/test/an9238/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567916123886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916123886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|altshift:external_latency_ffs volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916123991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916125420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567916126370 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1567916128130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567916128157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567916128157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567916128563 "|ad9238_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567916128563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1827 " "Implemented 1827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567916128563 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567916128563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1767 " "Implemented 1767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567916128563 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1567916128563 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1567916128563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567916128563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567916128597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:15:28 2019 " "Processing ended: Sun Sep 08 12:15:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567916128597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567916128597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567916128597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567916128597 ""}
