--
-- Definition of a single port ROM for KCPSM program defined by 2030_example3.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2030_example3.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2030_example3.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 2030_example3.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "61B261626375633C05256362633C0512C0016326635900E000502010000060DF";
attribute INIT_01 of ram_256_x_16 : label is  "613E007062500EC80DC0607F0D8E0E15635E050A61526070606560F0635E050A";
attribute INIT_02 of ram_256_x_16 : label is  "0A68623063A763376152613E0050613E005862460BD80AD060926152613E0068";
attribute INIT_03 of ram_256_x_16 : label is  "0F526127611B62BA00E0004660566152628D63D4403C629B63C654360B705436";
attribute INIT_04 of ram_256_x_16 : label is  "62A8403C628760DC626D403C6152615260AC6152403C504F0F41504B0F455046";
attribute INIT_05 of ram_256_x_16 : label is  "20100002635E050520100000635E050520100001403C628760BC0EC80DC06152";
attribute INIT_06 of ram_256_x_16 : label is  "400061524067C301506E03106155613E0003031761F0400020100000635E0505";
attribute INIT_07 of ram_256_x_16 : label is  "0410400061524077C601507D0610614B00060617633C05206386633C05106337";
attribute INIT_08 of ram_256_x_16 : label is  "C101830C8D088E08800E6E406D025C8B00016018006801088401400004176084";
attribute INIT_09 of ram_256_x_16 : label is  "54A2077F2BF00B00549E07252AF00A00549A071060FF07000800090640005485";
attribute INIT_0A of ram_256_x_16 : label is  "6152070008000906409554A9C0010004400087014B00200F54A607FA4A00200F";
attribute INIT_0B of ram_256_x_16 : label is  "00040700080009064000615254AF07FF54B2070F8701613E60FF615561556144";
attribute INIT_0C of ram_256_x_16 : label is  "210F016854D2077F4008200F21F0017054CC07254008200F21F0016854C60710";
attribute INIT_0D of ram_256_x_16 : label is  "0006400060E2090640BF4000870160EA400820F0210F017054D807FA400820F0";
attribute INIT_0E of ram_256_x_16 : label is  "40006116610901006109014040006116610901D0610901200700080040002040";
attribute INIT_0F of ram_256_x_16 : label is  "29834000611340F68201870150FD0217000260FF610901900210070208010900";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"61B261626375633C05256362633C0512C0016326635900E000502010000060DF",
               INIT_01 => X"613E007062500EC80DC0607F0D8E0E15635E050A61526070606560F0635E050A",
               INIT_02 => X"0A68623063A763376152613E0050613E005862460BD80AD060926152613E0068",
               INIT_03 => X"0F526127611B62BA00E0004660566152628D63D4403C629B63C654360B705436",
               INIT_04 => X"62A8403C628760DC626D403C6152615260AC6152403C504F0F41504B0F455046",
               INIT_05 => X"20100002635E050520100000635E050520100001403C628760BC0EC80DC06152",
               INIT_06 => X"400061524067C301506E03106155613E0003031761F0400020100000635E0505",
               INIT_07 => X"0410400061524077C601507D0610614B00060617633C05206386633C05106337",
               INIT_08 => X"C101830C8D088E08800E6E406D025C8B00016018006801088401400004176084",
               INIT_09 => X"54A2077F2BF00B00549E07252AF00A00549A071060FF07000800090640005485",
               INIT_0A => X"6152070008000906409554A9C0010004400087014B00200F54A607FA4A00200F",
               INIT_0B => X"00040700080009064000615254AF07FF54B2070F8701613E60FF615561556144",
               INIT_0C => X"210F016854D2077F4008200F21F0017054CC07254008200F21F0016854C60710",
               INIT_0D => X"0006400060E2090640BF4000870160EA400820F0210F017054D807FA400820F0",
               INIT_0E => X"40006116610901006109014040006116610901D0610901200700080040002040",
               INIT_0F => X"29834000611340F68201870150FD0217000260FF610901900210070208010900",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2030_example3.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

