Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 02:30:47 2022
| Host         : DESKTOP-A6F1ERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file insertion_timing_summary_routed.rpt -pb insertion_timing_summary_routed.pb -rpx insertion_timing_summary_routed.rpx -warn_on_violation
| Design       : insertion
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  147         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (147)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (645)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (147)
--------------------------
 There are 147 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (645)
--------------------------------------------------
 There are 645 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  646          inf        0.000                      0                  646           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           646 Endpoints
Min Delay           646 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 1.762ns (17.492%)  route 8.311ns (82.508%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.808     8.146    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     8.270 r  ram_unit/FSM_sequential_state_reg[1]_i_2__0/O
                         net (fo=2, routed)           1.007     9.277    uart_tx_unit/FSM_sequential_state_reg_reg[0]_2
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.152     9.429 r  uart_tx_unit/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.644    10.073    uart_tx_unit/FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X1Y4           FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.734ns (17.495%)  route 8.177ns (82.505%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.968     9.227    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     9.351 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     9.911    uart_tx_unit/s_next
    SLICE_X5Y2           FDCE                                         r  uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.734ns (17.495%)  route 8.177ns (82.505%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.968     9.227    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     9.351 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     9.911    uart_tx_unit/s_next
    SLICE_X5Y2           FDCE                                         r  uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.734ns (17.495%)  route 8.177ns (82.505%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.968     9.227    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     9.351 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     9.911    uart_tx_unit/s_next
    SLICE_X5Y2           FDCE                                         r  uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.734ns (17.495%)  route 8.177ns (82.505%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.968     9.227    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     9.351 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     9.911    uart_tx_unit/s_next
    SLICE_X4Y2           FDCE                                         r  uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ler_unit/r_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 2.011ns (21.263%)  route 7.447ns (78.737%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.036     6.791    mvr_unit/dout[6]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.319     7.110 r  mvr_unit/FSM_onehot_state_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     7.110    mvr_unit/FSM_onehot_state_reg[11]_i_7_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.511 r  mvr_unit/FSM_onehot_state_reg_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           1.109     8.620    ctr_path_unit/CO[0]
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     8.744 r  ctr_path_unit/FSM_onehot_state_reg[7]_i_1/O
                         net (fo=9, routed)           0.713     9.458    ler_unit/E[0]
    SLICE_X4Y6           FDCE                                         r  ler_unit/r_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 1.734ns (18.511%)  route 7.633ns (81.489%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 f  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 f  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 f  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 f  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 f  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.984     9.243    ctr_path_unit/FSM_onehot_state_reg_reg[14]_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.124     9.367 r  ctr_path_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.367    ctr_path_unit/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X4Y4           FDPE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 1.734ns (18.525%)  route 7.626ns (81.475%))
  Logic Levels:           9  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.264     7.019    ram_unit/dout[6]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.319     7.338 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.797     8.135    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  ram_unit/FSM_onehot_state_reg[14]_i_7/O
                         net (fo=4, routed)           0.977     9.236    ctr_path_unit/FSM_onehot_state_reg_reg[14]_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124     9.360 r  ctr_path_unit/FSM_onehot_state_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     9.360    ctr_path_unit/FSM_onehot_state_reg[14]_i_2_n_0
    SLICE_X4Y4           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ler_unit/r_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 2.011ns (21.656%)  route 7.275ns (78.344%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.036     6.791    mvr_unit/dout[6]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.319     7.110 r  mvr_unit/FSM_onehot_state_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     7.110    mvr_unit/FSM_onehot_state_reg[11]_i_7_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.511 r  mvr_unit/FSM_onehot_state_reg_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           1.109     8.620    ctr_path_unit/CO[0]
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     8.744 r  ctr_path_unit/FSM_onehot_state_reg[7]_i_1/O
                         net (fo=9, routed)           0.542     9.286    ler_unit/E[0]
    SLICE_X3Y4           FDCE                                         r  ler_unit/r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ler_unit/r_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 2.011ns (21.656%)  route 7.275ns (78.344%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=11, routed)          1.852     2.308    ctr_path_unit/Q[4]
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.432 r  ctr_path_unit/ram_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.867     3.300    ctr_path_unit/ram_reg_0_255_0_0_i_17_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124     3.424 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          1.868     5.292    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X2Y7           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.416 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.416    ram_unit/ram_reg_0_255_6_6/OD
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I0_O)      0.241     5.657 r  ram_unit/ram_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     5.657    ram_unit/ram_reg_0_255_6_6/O0
    SLICE_X2Y7           MUXF8 (Prop_muxf8_I0_O)      0.098     5.755 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=6, routed)           1.036     6.791    mvr_unit/dout[6]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.319     7.110 r  mvr_unit/FSM_onehot_state_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     7.110    mvr_unit/FSM_onehot_state_reg[11]_i_7_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.511 r  mvr_unit/FSM_onehot_state_reg_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           1.109     8.620    ctr_path_unit/CO[0]
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     8.744 r  ctr_path_unit/FSM_onehot_state_reg[7]_i_1/O
                         net (fo=9, routed)           0.542     9.286    ler_unit/E[0]
    SLICE_X3Y4           FDCE                                         r  ler_unit/r_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  uart_tx_unit/b_reg_reg[7]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/b_reg_reg[7]/Q
                         net (fo=1, routed)           0.058     0.199    uart_tx_unit/b_reg_reg_n_0_[7]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.045     0.244 r  uart_tx_unit/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    uart_tx_unit/b_next[6]
    SLICE_X0Y5           FDCE                                         r  uart_tx_unit/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec_cnt_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.220%)  route 0.114ns (44.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE                         0.000     0.000 r  rec_cnt_unit/r_reg_reg[2]/C
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rec_cnt_unit/r_reg_reg[2]/Q
                         net (fo=5, routed)           0.114     0.255    mvar_unit/r_reg_reg[7]_0[2]
    SLICE_X8Y4           FDCE                                         r  mvar_unit/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.047%)  route 0.135ns (48.953%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.135     0.276    ctr_path_unit/Q[3]
    SLICE_X5Y5           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_unit/b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.977%)  route 0.157ns (55.023%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE                         0.000     0.000 r  uart_rx_unit/b_reg_reg[6]/C
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=3, routed)           0.157     0.285    uart_rx_unit/b_reg_reg[7]_0[6]
    SLICE_X4Y5           FDCE                                         r  uart_rx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  uart_tx_unit/b_reg_reg[4]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/b_reg_reg[4]/Q
                         net (fo=1, routed)           0.098     0.239    uart_tx_unit/b_reg_reg_n_0_[4]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.049     0.288 r  uart_tx_unit/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    uart_tx_unit/b_next[3]
    SLICE_X0Y5           FDCE                                         r  uart_tx_unit/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.601%)  route 0.162ns (53.399%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[2]/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=19, routed)          0.162     0.303    ctr_path_unit/Q[2]
    SLICE_X7Y5           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            baud_gen_unit/r_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[6]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.126     0.267    baud_gen_unit/r_reg_reg_n_0_[6]
    SLICE_X0Y0           LUT6 (Prop_lut6_I1_O)        0.045     0.312 r  baud_gen_unit/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.312    baud_gen_unit/r_next[6]
    SLICE_X0Y0           FDCE                                         r  baud_gen_unit/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE                         0.000     0.000 r  uart_tx_unit/s_reg_reg[0]/C
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/s_reg_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    uart_tx_unit/s_reg_reg_n_0_[0]
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  uart_tx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.317    uart_tx_unit/s_reg[3]_i_2_n_0
    SLICE_X4Y2           FDCE                                         r  uart_tx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.155%)  route 0.139ns (42.845%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[5]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[5]/Q
                         net (fo=18, routed)          0.139     0.280    ctr_path_unit/FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  ctr_path_unit/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ctr_path_unit/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X5Y4           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  uart_tx_unit/b_reg_reg[6]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/b_reg_reg[6]/Q
                         net (fo=1, routed)           0.145     0.286    uart_tx_unit/b_reg_reg_n_0_[6]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.048     0.334 r  uart_tx_unit/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    uart_tx_unit/b_next[5]
    SLICE_X1Y5           FDCE                                         r  uart_tx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





