// Seed: 2403916069
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_4 = {id_2{1'h0}} - id_2;
  assign id_4 = "" ? id_2 & 1 : id_3;
  logic id_5;
  assign id_2 = 1;
  assign id_4 = 1;
  logic id_6;
  logic id_7;
endmodule
