INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:00:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer4/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.738ns (19.539%)  route 7.157ns (80.461%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=999, unset)          0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/x_loadEn_INST_0_i_94/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/x_loadEn_INST_0_i_66/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/x_loadEn_INST_0_i_66_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/x_loadEn_INST_0_i_38/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/x_loadEn_INST_0_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=44, unplaced)        0.667     3.228    control_merge0/tehb/control/Memory_reg[0][0]_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.271 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=9, unplaced)         0.418     3.689    buffer3/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.732 r  buffer3/fifo/dataReg[31]_i_4__0/O
                         net (fo=47, unplaced)        0.325     4.057    buffer11/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.100 r  buffer11/control/dataReg[10]_i_1/O
                         net (fo=2, unplaced)         0.255     4.355    buffer4/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.398 r  buffer4/control/outs[10]_i_2/O
                         net (fo=5, unplaced)         0.405     4.803    cmpi0/buffer4_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.846 r  cmpi0/i__i_55/O
                         net (fo=1, unplaced)         0.459     5.305    cmpi0/i__i_55_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.550 r  cmpi0/i__i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.550    cmpi0/i__i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.600 r  cmpi0/i__i_22/CO[3]
                         net (fo=1, unplaced)         0.000     5.600    cmpi0/i__i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.650 f  cmpi0/i__i_17/CO[3]
                         net (fo=16, unplaced)        0.642     6.292    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     6.339 f  buffer10/fifo/i__i_10/O
                         net (fo=3, unplaced)         0.262     6.601    buffer10/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     6.644 r  buffer10/fifo/transmitValue_i_3__12/O
                         net (fo=8, unplaced)         0.282     6.926    control_merge2/tehb/control/Memory_reg[0][0]
                         LUT5 (Prop_lut5_I3_O)        0.047     6.973 r  control_merge2/tehb/control/i___8_i_5/O
                         net (fo=26, unplaced)        0.310     7.283    fork11/control/generateBlocks[4].regblock/i__i_21
                         LUT2 (Prop_lut2_I1_O)        0.043     7.326 f  fork11/control/generateBlocks[4].regblock/i__i_33/O
                         net (fo=1, unplaced)         0.244     7.570    fork8/control/generateBlocks[1].regblock/fork11_outs_4_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     7.613 r  fork8/control/generateBlocks[1].regblock/i__i_21/O
                         net (fo=5, unplaced)         0.405     8.018    fork8/control/generateBlocks[1].regblock/blockStopArray[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     8.061 r  fork8/control/generateBlocks[1].regblock/i__i_18/O
                         net (fo=3, unplaced)         0.262     8.323    control_merge0/tehb/control/transmitValue_reg_5
                         LUT5 (Prop_lut5_I2_O)        0.043     8.366 r  control_merge0/tehb/control/transmitValue_i_2__33/O
                         net (fo=2, unplaced)         0.388     8.754    init0/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I1_O)        0.043     8.797 f  init0/control/fullReg_i_4/O
                         net (fo=4, unplaced)         0.246     9.043    fork2/control/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     9.086 r  fork2/control/generateBlocks[1].regblock/dataReg[31]_i_1__4/O
                         net (fo=32, unplaced)        0.317     9.403    buffer4/E[0]
                         FDRE                                         r  buffer4/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=999, unset)          0.483    11.683    buffer4/clk
                         FDRE                                         r  buffer4/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer4/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  2.052    




