From 74c8e51c402d72161f15b71a97cfed1df9112ceb Mon Sep 17 00:00:00 2001
From: Lifeng Cao <lifeng.cao@amlogic.com>
Date: Mon, 9 Nov 2015 18:21:52 +0800
Subject: [PATCH 5905/5965] PD#114692: video: enable video layer inside RDMA

Change-Id: Icdc91eb243e4798b8386b6a1453ad77b2dfc59c9
---
 drivers/amlogic/amports/video.c | 34 ++++++++++++++++++++++++++++++---
 1 file changed, 31 insertions(+), 3 deletions(-)

diff --git a/drivers/amlogic/amports/video.c b/drivers/amlogic/amports/video.c
index 4c318a40acd8..a4e8bd1222ad 100644
--- a/drivers/amlogic/amports/video.c
+++ b/drivers/amlogic/amports/video.c
@@ -2958,7 +2958,8 @@ static irqreturn_t vsync_isr(int irq, void *dev_id)
     vdin_v4l2_ops_t *vdin_ops = NULL;
     vdin_arg_t arg;
 #endif
-	bool show_nosync=false;
+    bool show_nosync=false;
+    u32 vpp_misc_save, vpp_misc_set;
 
 #ifdef CONFIG_AM_VIDEO_LOG
     int toggle_cnt;
@@ -3624,6 +3625,8 @@ SET_FILTER:
     }
 
 exit:
+    vpp_misc_save = READ_VCBUS_REG(VPP_MISC + cur_dev->vpp_off);
+    vpp_misc_set = vpp_misc_save;
     if (likely(video_onoff_state != VIDEO_ENABLE_STATE_IDLE)) {
         /* state change for video layer enable/disable */
 
@@ -3635,19 +3638,30 @@ exit:
              */
             video_onoff_state = VIDEO_ENABLE_STATE_ON_PENDING;
         } else if (video_onoff_state == VIDEO_ENABLE_STATE_ON_PENDING) {
+#if 0
             SET_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_VD1_PREBLEND|VPP_VD1_POSTBLEND|VPP_POSTBLEND_EN);
-
+#else
+            vpp_misc_set |= VPP_VD1_PREBLEND | VPP_VD1_POSTBLEND | VPP_POSTBLEND_EN;
+#endif
             video_onoff_state = VIDEO_ENABLE_STATE_IDLE;
 
             if(debug_flag& DEBUG_FLAG_BLACKOUT){
                 printk("VsyncEnableVideoLayer\n");
             }
         } else if (video_onoff_state == VIDEO_ENABLE_STATE_OFF_REQ) {
+#if 0
         #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
             CLEAR_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_VD1_PREBLEND|VPP_VD2_PREBLEND|VPP_VD2_POSTBLEND|VPP_VD1_POSTBLEND);
         #else
             CLEAR_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_VD1_PREBLEND|VPP_VD2_PREBLEND|VPP_VD2_POSTBLEND);
         #endif
+#else
+        #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+            vpp_misc_set &=	~(VPP_VD1_PREBLEND | VPP_VD2_PREBLEND | VPP_VD2_POSTBLEND | VPP_VD1_POSTBLEND);
+        #else
+            vpp_misc_set &=	~(VPP_VD1_PREBLEND | VPP_VD2_PREBLEND | VPP_VD2_POSTBLEND );
+        #endif
+#endif
             video_onoff_state = VIDEO_ENABLE_STATE_IDLE;
 
             if(debug_flag& DEBUG_FLAG_BLACKOUT){
@@ -3669,19 +3683,30 @@ exit:
              */
             video2_onoff_state = VIDEO_ENABLE_STATE_ON_PENDING;
         } else if (video2_onoff_state == VIDEO_ENABLE_STATE_ON_PENDING) {
+#if 0
             SET_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_PREBLEND_EN|VPP_VD2_PREBLEND|(0x1ff << VPP_VD2_ALPHA_BIT));
-
+#else
+            vpp_misc_set |= VPP_PREBLEND_EN | VPP_VD2_PREBLEND | (0x1ff << VPP_VD2_ALPHA_BIT);
+#endif
             video2_onoff_state = VIDEO_ENABLE_STATE_IDLE;
 
             if(debug_flag& DEBUG_FLAG_BLACKOUT){
                 printk("VsyncEnableVideoLayer2\n");
             }
         } else if (video2_onoff_state == VIDEO_ENABLE_STATE_OFF_REQ) {
+#if 0
         #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
             CLEAR_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_VD2_PREBLEND|VPP_VD2_POSTBLEND);
         #else
             CLEAR_VCBUS_REG_MASK(VPP_MISC + cur_dev->vpp_off, VPP_VD2_PREBLEND|VPP_VD2_POSTBLEND);
         #endif
+#else
+        #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+            vpp_misc_set &= ~(VPP_VD2_PREBLEND | VPP_VD2_POSTBLEND);
+        #else
+            vpp_misc_set &= ~(VPP_VD2_PREBLEND | VPP_VD2_POSTBLEND);
+        #endif
+#endif
             video2_onoff_state = VIDEO_ENABLE_STATE_IDLE;
 
             if(debug_flag& DEBUG_FLAG_BLACKOUT){
@@ -3691,6 +3716,9 @@ exit:
 
         spin_unlock_irqrestore(&video2_onoff_lock, flags);
     }
+    if (vpp_misc_save != vpp_misc_set)
+        VSYNC_WR_MPEG_REG(VPP_MISC + cur_dev->vpp_off, vpp_misc_set);
+
 #ifdef CONFIG_VSYNC_RDMA
     cur_rdma_buf = cur_dispbuf;
     //vsync_rdma_config();
-- 
2.19.0

