xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on Jun 07, 2023 at 19:52:06 CST
xrun
	tb.sv
	LASER.v
	+define+USECOLOR
	+access+r
	-clean
	-createdebugdb
	-input xrun.tcl
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: LASER.v
	module worklib.LASER:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		testfixture
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LASER:v <0x2c7e545c>
			streams:  40, words: 23335
		worklib.testfixture:sv <0x3f232cdd>
			streams:  34, words: 55744
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/eda/new/2023-IC-Design-Contest/xcelium.d/worklib/testfixture/sv/debug_db/testfixture)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               68      68
		Scalar wires:             3       -
		Vectored wires:          13       -
		Always blocks:           16      16
		Initial blocks:          11      11
		Cont. assignments:        7       7
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> ida_probe -log

[INDAGO]: Multi-Core recording is enabled

xcelium> ida_probe -wave -wave_probe_args="[scope -tops] -all -depth all -memories"
database -open ida.db/ida.shm 
Created SHM database ida.db/ida.shm

database -setdefault ida.db/ida.shm
ida.db/ida.shm is set as default SHM database

probe testfixture -all -depth all -memories -emptyok
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
Created probe 1

xcelium> run
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:      12300
---- Get Return: C1( 7, 9),C2(15, 9)
---- cover =  21, optimum =  30
== PATTERN img2.pattern
---- Used Cycle:      12300
---- Get Return: C1( 8, 4),C2( 2, 8)
---- cover =  19, optimum =  28
== PATTERN img3.pattern
---- Used Cycle:      12300
---- Get Return: C1(10, 6),C2(10,12)
---- cover =  22, optimum =  29
== PATTERN img4.pattern
---- Used Cycle:      12300
---- Get Return: C1( 4,10),C2( 8, 2)
---- cover =  21, optimum =  30
== PATTERN img5.pattern
---- Used Cycle:      12300
---- Get Return: C1( 3,13),C2( 7,13)
---- cover =  18, optimum =  23
== PATTERN img6.pattern
---- Used Cycle:      12300
---- Get Return: C1( 4,10),C2(10, 2)
---- cover =  16, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =      74055  **
**   Cover total = 117/170   **
*******************************
Simulation complete via $finish(1) at time 592436 NS + 0
./tb.sv:270                  $finish;
xcelium> exit
TOOL:	xrun(64)	22.03-s003: Exiting on Jun 07, 2023 at 19:52:09 CST  (total: 00:00:03)
