# Full Adder â€“ Verilog HDL

This folder contains the Verilog implementation of a **1-bit Full Adder**.

## Implementations
- Equation-based Full Adder (`full_adder_eq.v`)
- Full Adder using two Half Adders (`full_adder_ha.v`)

## Files
- `full_adder_eq.v`
- `full_adder_ha.v`
- `half_adder.v`
- `full_adder_tb.v`
- `waveform.png`

## Simulation
Verified using Vivado behavioral simulation for all input combinations.
