INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:12:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer12/fifo/Memory_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.092ns (21.695%)  route 3.942ns (78.305%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=861, unset)          0.508     0.508    buffer19/clk
    SLICE_X38Y114        FDRE                                         r  buffer19/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer19/outs_reg[0]/Q
                         net (fo=18, routed)          0.444     1.206    buffer19/outs_reg[0]_0[0]
    SLICE_X39Y115        LUT6 (Prop_lut6_I2_O)        0.043     1.249 r  buffer19/result0_carry_i_1/O
                         net (fo=1, routed)           0.269     1.518    cmpi1/DI[2]
    SLICE_X40Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.714 r  cmpi1/result0_carry/CO[3]
                         net (fo=29, routed)          0.691     2.406    buffer19/control/CO[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I2_O)        0.043     2.449 f  buffer19/control/p_loadEn_INST_0_i_6/O
                         net (fo=2, routed)           0.296     2.745    control_merge1/tehb/control/transmitValue_reg_19
    SLICE_X48Y113        LUT6 (Prop_lut6_I3_O)        0.043     2.788 f  control_merge1/tehb/control/fullReg_i_5__1/O
                         net (fo=10, routed)          0.299     3.087    control_merge1/tehb/control/fullReg_reg_2
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.051     3.138 f  control_merge1/tehb/control/p_loadEn_INST_0_i_3/O
                         net (fo=5, routed)           0.187     3.324    control_merge1/tehb/control/p_loadEn_INST_0_i_3_n_0
    SLICE_X51Y112        LUT6 (Prop_lut6_I1_O)        0.129     3.453 f  control_merge1/tehb/control/p_loadEn_INST_0_i_1/O
                         net (fo=36, routed)          0.615     4.068    fork4/control/generateBlocks[4].regblock/fullReg_reg_0
    SLICE_X54Y108        LUT5 (Prop_lut5_I1_O)        0.052     4.120 r  fork4/control/generateBlocks[4].regblock/Head[1]_i_2/O
                         net (fo=8, routed)           0.473     4.593    buffer12/fifo/Empty_reg_2
    SLICE_X56Y106        LUT5 (Prop_lut5_I1_O)        0.142     4.735 r  buffer12/fifo/Tail[1]_i_2__0/O
                         net (fo=6, routed)           0.313     5.048    buffer12/fifo/WriteEn8_out
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.139     5.187 r  buffer12/fifo/Memory[3][4]_i_1/O
                         net (fo=5, routed)           0.355     5.542    buffer12/fifo/Memory[3]_0
    SLICE_X59Y108        FDRE                                         r  buffer12/fifo/Memory_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=861, unset)          0.483     8.183    buffer12/fifo/clk
    SLICE_X59Y108        FDRE                                         r  buffer12/fifo/Memory_reg[3][0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X59Y108        FDRE (Setup_fdre_C_CE)      -0.283     7.864    buffer12/fifo/Memory_reg[3][0]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  2.323    




