
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117319                       # Number of seconds simulated
sim_ticks                                117318914691                       # Number of ticks simulated
final_tick                               687150207825                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125546                       # Simulator instruction rate (inst/s)
host_op_rate                                   163305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6404264                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898528                       # Number of bytes of host memory used
host_seconds                                 18318.87                       # Real time elapsed on the host
sim_insts                                  2299855967                       # Number of instructions simulated
sim_ops                                    2991562804                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1428736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       468096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1900416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       620544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            620544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3657                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14847                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4848                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4848                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12178224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3989945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16198718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5289377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5289377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5289377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12178224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3989945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21488095                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               281340324                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21111285                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18748511                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829122                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11096792                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10807184                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340166                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52850                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227795733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119550861                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21111285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12147350                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24168418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5590041                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2234037                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13943123                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257949663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233781245     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096635      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037385      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765919      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3575030      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4332462      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043243      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565619      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752125      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257949663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075038                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.424933                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226197772                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3849501                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24130572                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25197                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3746620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061061                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4833                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134588456                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3746620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226466917                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1794909                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1261422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23875480                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       804313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134482211                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88321                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       484874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177528961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608052605                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608052605                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30817762                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2541176                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23432851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73786                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133979095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127206580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20273887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42729939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257949663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203523535     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22810794      8.84%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11692545      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6751359      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498895      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757308      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1498164      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350989      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66074      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257949663                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233072     47.80%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179598     36.83%     84.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74925     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99843993     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005930      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22225882     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121555      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127206580                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             487595                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512930156                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154271734                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124252035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127694175                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224367                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3907042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113463                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3746620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1245348                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62882                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133997546                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23432851                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142371                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          513                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925482                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126089087                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21950535                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117493                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26072045                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19487459                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121510                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.448173                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124286736                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124252035                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71066284                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164007302                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441643                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433312                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21351083                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833526                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254203043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211982394     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15998705      6.29%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12513462      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470496      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115264      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053975      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4530133      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008546      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1530068      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254203043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1530068                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386673270                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271747286                       # The number of ROB writes
system.switch_cpus0.timesIdled                6030674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23390661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.813403                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.813403                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.355441                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.355441                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583879130                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162050070                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142380301                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               281340324                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25478268                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20655106                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2343442                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10384387                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9656241                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2765934                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110961                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    220785154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142050108                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25478268                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12422175                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31270733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7140063                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4033730                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13639794                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2341422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260855966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229585233     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2179325      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3957855      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3662944      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2327590      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1912249      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1096407      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1132685      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15001678      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260855966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090560                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504905                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       218536583                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6302652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31196722                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53873                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4766130                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4423822                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174359876                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1246                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4766130                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       219094920                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1424702                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3595096                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30657363                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1317749                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174214437                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        218454                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       567275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247104205                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    811522674                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    811522674                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    203527998                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43576191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40079                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20040                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4861520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16430822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8513573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        97833                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1891175                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173077133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        163494842                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137304                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26025415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54672450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260855966                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190344318     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29846655     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16063832      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8134607      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9700922      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3137114      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2941151      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       518398      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168969      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260855966                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         492123     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169723     20.57%     80.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163430     19.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    137487122     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2345471      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20039      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15155941      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8486269      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     163494842                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581128                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             825276                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005048                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    588808230                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    199142875                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159965894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     164320118                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317471                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3163085                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108745                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4766130                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         964048                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135414                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173117213                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16430822                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8513573                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20040                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117671                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1302451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2554802                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    161142182                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14623324                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2352660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23109404                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22750184                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8486080                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572766                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159965930                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159965894                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92303865                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257104357                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.568585                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359013                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118534592                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145950527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27167082                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2373283                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256089836                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    194622551     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28297412     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14676635      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4717791      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6478824      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2175180      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1252472      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1111324      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2757647      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256089836                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118534592                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145950527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21672562                       # Number of memory references committed
system.switch_cpus1.commit.loads             13267734                       # Number of loads committed
system.switch_cpus1.commit.membars              20040                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21066566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131490007                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3010258                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2757647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           426449798                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          351001400                       # The number of ROB writes
system.switch_cpus1.timesIdled                3414559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20484358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118534592                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145950527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118534592                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.373487                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.373487                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421321                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421321                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       724779907                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223853608                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160922482                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40080                       # number of misc regfile writes
system.l20.replacements                         11176                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          255627                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27560                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.275290                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          945.803596                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.983683                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5599.207970                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9825.004752                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.057727                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000853                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.341749                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.599671                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        40060                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  40060                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           12003                       # number of Writeback hits
system.l20.Writeback_hits::total                12003                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        40060                       # number of demand (read+write) hits
system.l20.demand_hits::total                   40060                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        40060                       # number of overall hits
system.l20.overall_hits::total                  40060                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        11162                       # number of ReadReq misses
system.l20.ReadReq_misses::total                11176                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        11162                       # number of demand (read+write) misses
system.l20.demand_misses::total                 11176                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        11162                       # number of overall misses
system.l20.overall_misses::total                11176                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2986791                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2307772162                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2310758953                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2986791                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2307772162                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2310758953                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2986791                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2307772162                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2310758953                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51222                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51236                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        12003                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            12003                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51222                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51236                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51222                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51236                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.217914                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.218128                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.217914                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.218128                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.217914                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.218128                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206752.567819                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206760.822566                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206752.567819                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206760.822566                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 213342.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206752.567819                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206760.822566                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                1853                       # number of writebacks
system.l20.writebacks::total                     1853                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        11162                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           11176                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        11162                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            11176                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        11162                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           11176                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1638303450                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1640451858                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1638303450                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1640451858                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2148408                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1638303450                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1640451858                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217914                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.218128                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.217914                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.218128                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.217914                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.218128                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146775.080631                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146783.451861                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146775.080631                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146783.451861                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 153457.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146775.080631                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146783.451861                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3671                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          468331                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20055                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.352331                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1029.716787                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997783                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1811.231194                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.303840                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13528.750396                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062849                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.110549                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000019                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.825729                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42524                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42524                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12609                       # number of Writeback hits
system.l21.Writeback_hits::total                12609                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42524                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42524                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42524                       # number of overall hits
system.l21.overall_hits::total                  42524                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3657                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3671                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3657                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3671                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3657                       # number of overall misses
system.l21.overall_misses::total                 3671                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2606716                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    788277807                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      790884523                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2606716                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    788277807                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       790884523                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2606716                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    788277807                       # number of overall miss cycles
system.l21.overall_miss_latency::total      790884523                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46181                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46195                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12609                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12609                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46181                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46195                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46181                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46195                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079188                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079467                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079188                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079467                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079188                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079467                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       186194                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215553.132896                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215441.166712                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       186194                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215553.132896                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215441.166712                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       186194                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215553.132896                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215441.166712                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2995                       # number of writebacks
system.l21.writebacks::total                     2995                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3657                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3671                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3657                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3671                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3657                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3671                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    568462295                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    570227451                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    568462295                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    570227451                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    568462295                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    570227451                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079188                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079467                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079188                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079467                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079188                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079467                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155444.980859                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155333.002179                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155444.980859                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155333.002179                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155444.980859                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155333.002179                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992158                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013975224                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874261.042514                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992158                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13943108                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13943108                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13943108                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13943108                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13943108                       # number of overall hits
system.cpu0.icache.overall_hits::total       13943108                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3433162                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3433162                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3433162                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3433162                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3433162                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3433162                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13943123                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13943123                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13943123                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13943123                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13943123                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13943123                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228877.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228877.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228877.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228877.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3102991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3102991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3102991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3102991                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221642.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221642.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51222                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246958841                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51478                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4797.366661                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.145279                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.854721                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809161                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190839                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20049553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20049553                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24059987                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24059987                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24059987                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24059987                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181053                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181053                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181053                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181053                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20625485101                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20625485101                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20625485101                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20625485101                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20625485101                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20625485101                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20230606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20230606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24241040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24241040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24241040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24241040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008949                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008949                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007469                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007469                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007469                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007469                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113919.598687                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113919.598687                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113919.598687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113919.598687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113919.598687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113919.598687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12003                       # number of writebacks
system.cpu0.dcache.writebacks::total            12003                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       129831                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       129831                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       129831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       129831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       129831                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       129831                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51222                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51222                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51222                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51222                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5010189877                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5010189877                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5010189877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5010189877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5010189877                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5010189877                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97813.241908                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97813.241908                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97813.241908                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97813.241908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97813.241908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97813.241908                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997776                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094968796                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364943.403888                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997776                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13639779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13639779                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13639779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13639779                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13639779                       # number of overall hits
system.cpu1.icache.overall_hits::total       13639779                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3071137                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3071137                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3071137                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3071137                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3071137                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3071137                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13639794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13639794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13639794                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13639794                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13639794                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13639794                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 204742.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 204742.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 204742.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2722916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2722916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2722916                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       194494                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       194494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       194494                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46181                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183514050                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46437                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3951.892887                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.696409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.303591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908970                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091030                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10987849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10987849                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8366772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8366772                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20040                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20040                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20040                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20040                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19354621                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19354621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19354621                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19354621                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139000                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139000                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139000                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13998167072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13998167072                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13998167072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13998167072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13998167072                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13998167072                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11126849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11126849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8366772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8366772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19493621                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19493621                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19493621                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19493621                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100706.237928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100706.237928                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100706.237928                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100706.237928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100706.237928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100706.237928                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12609                       # number of writebacks
system.cpu1.dcache.writebacks::total            12609                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92819                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92819                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46181                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46181                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46181                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3588706856                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3588706856                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3588706856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3588706856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3588706856                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3588706856                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77709.596068                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77709.596068                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77709.596068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77709.596068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77709.596068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77709.596068                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
