Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 952376a43cbf47cb973f9cae59f19537 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex10_tb_behav xil_defaultlib._246tb_ex10_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.BJudge
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.NPCmaker
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.IMEM
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dmem1
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex10_tb_behav
