<stg><name>decode</name>


<trans_list>

<trans id="962" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %dec_del_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:4 %dec_del_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %dec_del_bpl_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
entry:18 %dec_del_dltx_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %trunc_ln425_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln425_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4">
<![CDATA[
entry:71 %zext_ln425 = zext i4 %trunc_ln425_1

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="4">
<![CDATA[
entry:73 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6">
<![CDATA[
entry:79 %il_load = load i6 %il

]]></Node>
<StgValue><ssdm name="il_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
entry:80 %zext_ln428 = zext i6 %il_load

]]></Node>
<StgValue><ssdm name="zext_ln428"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln428

]]></Node>
<StgValue><ssdm name="qq6_code6_table_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="6">
<![CDATA[
entry:82 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="4">
<![CDATA[
entry:96 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:62 %dec_del_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bph_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:65 %dec_del_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:76 %dec_del_bph_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:79 %dec_del_dhx_load_2 = load i14 2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
upzero.exit:128 %tmp_3 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:133 %dec_nbh_load = load i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="dec_nbh_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="15">
<![CDATA[
upzero.exit:134 %zext_ln759 = zext i15 %dec_nbh_load

]]></Node>
<StgValue><ssdm name="zext_ln759"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:135 %shl_ln15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:136 %zext_ln759_2 = zext i22 %shl_ln15

]]></Node>
<StgValue><ssdm name="zext_ln759_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:137 %sub_ln759 = sub i23 %zext_ln759_2, i23 %zext_ln759

]]></Node>
<StgValue><ssdm name="sub_ln759"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:94 %accumc_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="accumc_load_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:98 %accumd_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="accumd_load_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:140 %accumd_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="accumd_load_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:142 %accumc_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %dec_del_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:4 %dec_del_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %dec_del_bpl_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
entry:18 %dec_del_dltx_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %dec_del_bpl_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16">
<![CDATA[
entry:32 %dec_del_dltx_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:36 %dec_del_bpl_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
entry:39 %dec_del_dltx_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="4">
<![CDATA[
entry:73 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="6">
<![CDATA[
entry:82 %qq6_code6_table_load = load i6 %qq6_code6_table_addr

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15">
<![CDATA[
entry:88 %dec_nbl_load = load i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="dec_nbl_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="15">
<![CDATA[
entry:89 %zext_ln639 = zext i15 %dec_nbl_load

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:90 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="22">
<![CDATA[
entry:91 %zext_ln639_2 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln639_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:92 %sub_ln639 = sub i23 %zext_ln639_2, i23 %zext_ln639

]]></Node>
<StgValue><ssdm name="sub_ln639"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="4">
<![CDATA[
entry:96 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:62 %dec_del_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="dec_del_bph_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:65 %dec_del_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:76 %dec_del_bph_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:79 %dec_del_dhx_load_2 = load i14 2

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:90 %dec_del_bph_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:93 %dec_del_dhx_load_4 = load i14 4

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:97 %dec_del_bph_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:100 %dec_del_dhx_load_5 = load i14 5

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_5"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:126 %dec_deth_load = load i15 %dec_deth

]]></Node>
<StgValue><ssdm name="dec_deth_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="29" op_0_bw="15">
<![CDATA[
upzero.exit:127 %zext_ln472 = zext i15 %dec_deth_load

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="14">
<![CDATA[
upzero.exit:129 %sext_ln472 = sext i14 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln472"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
upzero.exit:130 %mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472

]]></Node>
<StgValue><ssdm name="mul_ln472"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:138 %wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:139 %sext_ln758 = sext i16 %wd

]]></Node>
<StgValue><ssdm name="sext_ln758"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
upzero.exit:140 %tmp_4 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="11">
<![CDATA[
upzero.exit:141 %sext_ln760 = sext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln760"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:142 %add_ln760 = add i17 %sext_ln758, i17 %sext_ln760

]]></Node>
<StgValue><ssdm name="add_ln760"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:94 %accumc_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="accumc_load_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:98 %accumd_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="accumd_load_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:102 %accumc_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="accumc_load_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:105 %accumd_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="accumd_load_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:114 %accumc_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="accumc_load_6"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:117 %accumd_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="accumd_load_6"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:140 %accumd_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="accumd_load_9"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:142 %accumc_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="accumc_load_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="40" op_0_bw="32">
<![CDATA[
entry:2 %sext_ln587 = sext i32 %dec_del_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="46" op_0_bw="32">
<![CDATA[
entry:3 %sext_ln587_8 = sext i32 %dec_del_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln587_8"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="46" op_0_bw="16">
<![CDATA[
entry:6 %sext_ln587_9 = sext i16 %dec_del_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:7 %zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %dec_del_bpl_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
entry:11 %dec_del_dltx_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="32">
<![CDATA[
entry:16 %sext_ln589_42 = sext i32 %dec_del_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_42"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="32">
<![CDATA[
entry:17 %sext_ln589_43 = sext i32 %dec_del_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_43"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="46" op_0_bw="16">
<![CDATA[
entry:20 %sext_ln589_44 = sext i16 %dec_del_dltx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_44"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:21 %mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43

]]></Node>
<StgValue><ssdm name="mul_ln589_10"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %dec_del_bpl_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
entry:25 %dec_del_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %dec_del_bpl_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16">
<![CDATA[
entry:32 %dec_del_dltx_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:36 %dec_del_bpl_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
entry:39 %dec_del_dltx_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15">
<![CDATA[
entry:68 %dec_detl_load = load i15 %dec_detl

]]></Node>
<StgValue><ssdm name="dec_detl_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="15">
<![CDATA[
entry:69 %zext_ln425_1 = zext i15 %dec_detl_load

]]></Node>
<StgValue><ssdm name="zext_ln425_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="16">
<![CDATA[
entry:74 %sext_ln425 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:75 %mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="16">
<![CDATA[
entry:83 %sext_ln428 = sext i16 %qq6_code6_table_load

]]></Node>
<StgValue><ssdm name="sext_ln428"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:84 %mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="mul_ln428"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
entry:94 %sext_ln640 = sext i16 %trunc_ln13

]]></Node>
<StgValue><ssdm name="sext_ln640"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="13">
<![CDATA[
entry:97 %sext_ln640_2 = sext i13 %wl_code_table_load

]]></Node>
<StgValue><ssdm name="sext_ln640_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:98 %add_ln640 = add i17 %sext_ln640_2, i17 %sext_ln640

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:118 %shl_ln12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln12"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:119 %sub_ln672 = sub i40 %shl_ln12, i40 %sext_ln587

]]></Node>
<StgValue><ssdm name="sub_ln672"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:120 %wd3_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_19"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:124 %shl_ln672_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_11"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:125 %sub_ln672_13 = sub i40 %shl_ln672_11, i40 %sext_ln589_42

]]></Node>
<StgValue><ssdm name="sub_ln672_13"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:126 %wd3_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_15"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:4 %store_ln690 = store i16 %dec_del_dltx_load_2, i16 3

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:6 %store_ln692 = store i16 %dec_del_dltx_load, i16 1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:63 %sext_ln587_10 = sext i32 %dec_del_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln587_10"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:64 %sext_ln587_11 = sext i32 %dec_del_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln587_11"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:67 %sext_ln587_12 = sext i14 %dec_del_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_12"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11

]]></Node>
<StgValue><ssdm name="zl_5"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:69 %dec_del_bph_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:72 %dec_del_dhx_load_1 = load i14 1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:78 %sext_ln589_58 = sext i32 %dec_del_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_58"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:81 %sext_ln589_59 = sext i14 %dec_del_dhx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_59"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58

]]></Node>
<StgValue><ssdm name="mul_ln589_15"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:83 %dec_del_bph_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:86 %dec_del_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:90 %dec_del_bph_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_4"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:93 %dec_del_dhx_load_4 = load i14 4

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_4"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:97 %dec_del_bph_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:100 %dec_del_dhx_load_5 = load i14 5

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
upzero.exit:130 %mul_ln472 = mul i29 %sext_ln472, i29 %zext_ln472

]]></Node>
<StgValue><ssdm name="mul_ln472"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:131 %trunc_ln472_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln472, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln472_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="17">
<![CDATA[
upzero.exit:143 %sext_ln756 = sext i17 %add_ln760

]]></Node>
<StgValue><ssdm name="sext_ln756"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero.exit:144 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:145 %select_ln761 = select i1 %tmp_36, i17 0, i17 %add_ln760

]]></Node>
<StgValue><ssdm name="select_ln761"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:146 %trunc_ln756 = trunc i17 %select_ln761

]]></Node>
<StgValue><ssdm name="trunc_ln756"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:147 %icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln763"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:148 %select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756

]]></Node>
<StgValue><ssdm name="select_ln763"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:149 %store_ln475 = store i15 %select_ln763, i15 %dec_nbh

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:150 %wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:151 %trunc_ln653_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln653_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:162 %shl_ln672_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_15"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:163 %sub_ln672_17 = sub i40 %shl_ln672_15, i40 %sext_ln587_10

]]></Node>
<StgValue><ssdm name="sub_ln672_17"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:164 %wd3_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_17, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_27"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:4 %store_ln690 = store i14 %dec_del_dhx_load_2, i14 3

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:6 %store_ln692 = store i14 %dec_del_dhx_load, i14 1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:90 %accumd_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="accumd_load_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:102 %accumc_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="accumc_load_4"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:105 %accumd_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="accumd_load_4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:111 %accumd_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="accumd_load_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:114 %accumc_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="accumc_load_6"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:117 %accumd_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="accumd_load_6"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:120 %accumc_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="accumc_load_7"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:137 %accumc_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="accumc_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:7 %zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %dec_del_bpl_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
entry:11 %dec_del_dltx_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:21 %mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43

]]></Node>
<StgValue><ssdm name="mul_ln589_10"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %dec_del_bpl_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="dec_del_bpl_load_3"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
entry:25 %dec_del_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="dec_del_dltx_load_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="32">
<![CDATA[
entry:30 %sext_ln589_48 = sext i32 %dec_del_bpl_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_48"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="46" op_0_bw="32">
<![CDATA[
entry:31 %sext_ln589_49 = sext i32 %dec_del_bpl_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_49"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="46" op_0_bw="16">
<![CDATA[
entry:34 %sext_ln589_50 = sext i16 %dec_del_dltx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_50"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49

]]></Node>
<StgValue><ssdm name="mul_ln589_12"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="32">
<![CDATA[
entry:37 %sext_ln589_51 = sext i32 %dec_del_bpl_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_51"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="46" op_0_bw="32">
<![CDATA[
entry:38 %sext_ln589_52 = sext i32 %dec_del_bpl_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_52"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="46" op_0_bw="16">
<![CDATA[
entry:41 %sext_ln589_53 = sext i16 %dec_del_dltx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_53"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:42 %mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52

]]></Node>
<StgValue><ssdm name="mul_ln589_13"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:75 %mul_ln425 = mul i31 %sext_ln425, i31 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %trunc_ln425_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln425, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln425_2"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:84 %mul_ln428 = mul i31 %sext_ln428, i31 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="mul_ln428"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln12 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln428, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="17">
<![CDATA[
entry:99 %sext_ln636 = sext i17 %add_ln640

]]></Node>
<StgValue><ssdm name="sext_ln636"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:100 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry:101 %select_ln641 = select i1 %tmp_27, i17 0, i17 %add_ln640

]]></Node>
<StgValue><ssdm name="select_ln641"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="17">
<![CDATA[
entry:102 %trunc_ln636 = trunc i17 %select_ln641

]]></Node>
<StgValue><ssdm name="trunc_ln636"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:103 %icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432

]]></Node>
<StgValue><ssdm name="icmp_ln643"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:104 %select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636

]]></Node>
<StgValue><ssdm name="select_ln643"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:105 %store_ln433 = store i15 %select_ln643, i15 %dec_nbl

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %trunc_ln14 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:130 %shl_ln672_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_13"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:131 %sub_ln672_15 = sub i40 %shl_ln672_13, i40 %sext_ln589_48

]]></Node>
<StgValue><ssdm name="sub_ln672_15"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:132 %wd3_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_17"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:133 %shl_ln672_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_14"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:134 %sub_ln672_16 = sub i40 %shl_ln672_14, i40 %sext_ln589_51

]]></Node>
<StgValue><ssdm name="sub_ln672_16"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:135 %wd3_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_16, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_18"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:2 %store_ln688 = store i16 %dec_del_dltx_load_4, i16 5

]]></Node>
<StgValue><ssdm name="store_ln688"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:66 %sext_ln587_14 = sext i14 %dec_del_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_14"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11

]]></Node>
<StgValue><ssdm name="zl_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:69 %dec_del_bph_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:72 %dec_del_dhx_load_1 = load i14 1

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:77 %sext_ln589_57 = sext i32 %dec_del_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_57"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:80 %sext_ln589_75 = sext i14 %dec_del_dhx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_75"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58

]]></Node>
<StgValue><ssdm name="mul_ln589_15"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:83 %dec_del_bph_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="dec_del_bph_load_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:86 %dec_del_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="dec_del_dhx_load_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:92 %sext_ln589_64 = sext i32 %dec_del_bph_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_64"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:95 %sext_ln589_65 = sext i14 %dec_del_dhx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_65"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64

]]></Node>
<StgValue><ssdm name="mul_ln589_17"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:99 %sext_ln589_67 = sext i32 %dec_del_bph_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_67"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:101 %sext_ln589_78 = sext i14 %dec_del_dhx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_78"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:102 %sext_ln589_68 = sext i14 %dec_del_dhx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_68"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67

]]></Node>
<StgValue><ssdm name="mul_ln589_18"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="5">
<![CDATA[
upzero.exit:152 %zext_ln656_2 = zext i5 %wd1_2

]]></Node>
<StgValue><ssdm name="zext_ln656_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
upzero.exit:153 %ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_2

]]></Node>
<StgValue><ssdm name="ilb_table_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="5">
<![CDATA[
upzero.exit:154 %ilb_table_load_2 = load i5 %ilb_table_addr_2

]]></Node>
<StgValue><ssdm name="ilb_table_load_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit:161 %icmp_ln668_2 = icmp_eq  i14 %trunc_ln472_1, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln668_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:168 %shl_ln672_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_17"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:169 %sub_ln672_19 = sub i40 %shl_ln672_17, i40 %sext_ln589_57

]]></Node>
<StgValue><ssdm name="sub_ln672_19"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:170 %wd3_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_19, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_23"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
upzero.exit:180 %br_ln668 = br i1 %icmp_ln668_2, void %upzero_label11.i122, void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="28" op_0_bw="14">
<![CDATA[
upzero_label11.i122:0 %sext_ln679_18 = sext i14 %trunc_ln472_1

]]></Node>
<StgValue><ssdm name="sext_ln679_18"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:1 %mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14

]]></Node>
<StgValue><ssdm name="mul_ln679_17"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:13 %mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75

]]></Node>
<StgValue><ssdm name="mul_ln679_19"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:31 %mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78

]]></Node>
<StgValue><ssdm name="mul_ln679_22"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:2 %store_ln688 = store i14 %dec_del_dhx_load_4, i14 5

]]></Node>
<StgValue><ssdm name="store_ln688"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:7 %store_ln693 = store i14 %trunc_ln472_1, i14 0

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:90 %accumd_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="accumd_load_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:108 %accumc_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="accumc_load_5"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:111 %accumd_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="accumd_load_5"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:120 %accumc_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="accumc_load_7"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:137 %accumc_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="accumc_load_9"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:163 %accumd_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load_10"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:193 %store_ln533 = store i32 %accumd_load_9, i32 10

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:202 %store_ln532 = store i32 %accumc_load_4, i32 5

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="16">
<![CDATA[
entry:5 %sext_ln587_13 = sext i16 %dec_del_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_13"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:7 %zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="46" op_0_bw="32">
<![CDATA[
entry:10 %sext_ln589_40 = sext i32 %dec_del_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_40"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="46" op_0_bw="16">
<![CDATA[
entry:13 %sext_ln589_41 = sext i16 %dec_del_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_41"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:14 %mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
entry:19 %sext_ln589_70 = sext i16 %dec_del_dltx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_70"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:21 %mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43

]]></Node>
<StgValue><ssdm name="mul_ln589_10"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="32">
<![CDATA[
entry:23 %sext_ln589_45 = sext i32 %dec_del_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_45"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="46" op_0_bw="32">
<![CDATA[
entry:24 %sext_ln589_46 = sext i32 %dec_del_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_46"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="46" op_0_bw="16">
<![CDATA[
entry:27 %sext_ln589_47 = sext i16 %dec_del_dltx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_47"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:28 %mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46

]]></Node>
<StgValue><ssdm name="mul_ln589_11"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49

]]></Node>
<StgValue><ssdm name="mul_ln589_12"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
entry:40 %sext_ln589_73 = sext i16 %dec_del_dltx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_73"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:42 %mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52

]]></Node>
<StgValue><ssdm name="mul_ln589_13"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="16">
<![CDATA[
entry:77 %sext_ln425_1 = sext i16 %trunc_ln425_2

]]></Node>
<StgValue><ssdm name="sext_ln425_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="5">
<![CDATA[
entry:108 %zext_ln656 = zext i5 %wd1

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656

]]></Node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="5">
<![CDATA[
entry:110 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:117 %icmp_ln668 = icmp_eq  i16 %trunc_ln425_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln668"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:127 %shl_ln672_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_12"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:128 %sub_ln672_14 = sub i40 %shl_ln672_12, i40 %sext_ln589_45

]]></Node>
<StgValue><ssdm name="sub_ln672_14"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %wd3_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_16"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:136 %br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i35

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:0 %mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13

]]></Node>
<StgValue><ssdm name="mul_ln679"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:12 %mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70

]]></Node>
<StgValue><ssdm name="mul_ln679_13"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:30 %mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73

]]></Node>
<StgValue><ssdm name="mul_ln679_16"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:3 %store_ln689 = store i16 %dec_del_dltx_load_3, i16 4

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:5 %store_ln691 = store i16 %dec_del_dltx_load_1, i16 2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11

]]></Node>
<StgValue><ssdm name="zl_5"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:70 %sext_ln589_54 = sext i32 %dec_del_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_54"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:71 %sext_ln589_55 = sext i32 %dec_del_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_55"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:74 %sext_ln589_56 = sext i14 %dec_del_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_56"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55

]]></Node>
<StgValue><ssdm name="mul_ln589_14"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58

]]></Node>
<StgValue><ssdm name="mul_ln589_15"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:85 %sext_ln589_61 = sext i32 %dec_del_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_61"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:88 %sext_ln589_62 = sext i14 %dec_del_dhx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_62"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61

]]></Node>
<StgValue><ssdm name="mul_ln589_16"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:91 %sext_ln589_63 = sext i32 %dec_del_bph_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_63"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64

]]></Node>
<StgValue><ssdm name="mul_ln589_17"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:98 %sext_ln589_66 = sext i32 %dec_del_bph_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_66"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67

]]></Node>
<StgValue><ssdm name="mul_ln589_18"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="5">
<![CDATA[
upzero.exit:154 %ilb_table_load_2 = load i5 %ilb_table_addr_2

]]></Node>
<StgValue><ssdm name="ilb_table_load_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
upzero.exit:155 %sub_ln656_2 = sub i4 11, i4 %trunc_ln653_2

]]></Node>
<StgValue><ssdm name="sub_ln656_2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:165 %shl_ln672_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_16"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:166 %sub_ln672_18 = sub i40 %shl_ln672_16, i40 %sext_ln589_54

]]></Node>
<StgValue><ssdm name="sub_ln672_18"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:167 %wd3_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_18, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_22"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:174 %shl_ln672_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_19"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:175 %sub_ln672_21 = sub i40 %shl_ln672_19, i40 %sext_ln589_63

]]></Node>
<StgValue><ssdm name="sub_ln672_21"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:176 %wd3_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_21, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_25"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:177 %shl_ln672_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_20"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:178 %sub_ln672_22 = sub i40 %shl_ln672_20, i40 %sext_ln589_66

]]></Node>
<StgValue><ssdm name="sub_ln672_22"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:179 %wd3_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_22, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_26"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:1 %mul_ln679_17 = mul i28 %sext_ln679_18, i28 %sext_ln587_14

]]></Node>
<StgValue><ssdm name="mul_ln679_17"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:13 %mul_ln679_19 = mul i28 %sext_ln679_18, i28 %sext_ln589_75

]]></Node>
<StgValue><ssdm name="mul_ln679_19"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:31 %mul_ln679_22 = mul i28 %sext_ln679_18, i28 %sext_ln589_78

]]></Node>
<StgValue><ssdm name="mul_ln679_22"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i120:0 %store_ln672 = store i32 %wd3_27, i32 0

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i120:2 %store_ln672 = store i32 %wd3_23, i32 2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:3 %store_ln689 = store i14 %dec_del_dhx_load_3, i14 4

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit140:5 %store_ln691 = store i14 %dec_del_dhx_load_1, i14 2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:108 %accumc_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="accumc_load_5"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:124 %accumd_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="accumd_load_7"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:127 %accumc_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="accumc_load_8"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:163 %accumd_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="accumd_load_10"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:196 %store_ln532 = store i32 %accumc_load_7, i32 8

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:199 %store_ln533 = store i32 %accumd_load_6, i32 7

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="317" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:7 %zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="32">
<![CDATA[
entry:9 %sext_ln589 = sext i32 %dec_del_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
entry:12 %sext_ln589_69 = sext i16 %dec_del_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_69"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:14 %mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:21 %mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43

]]></Node>
<StgValue><ssdm name="mul_ln589_10"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:28 %mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46

]]></Node>
<StgValue><ssdm name="mul_ln589_11"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
entry:33 %sext_ln589_72 = sext i16 %dec_del_dltx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_72"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49

]]></Node>
<StgValue><ssdm name="mul_ln589_12"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:42 %mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52

]]></Node>
<StgValue><ssdm name="mul_ln589_13"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="5">
<![CDATA[
entry:110 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:111 %sub_ln656 = sub i4 9, i4 %trunc_ln14

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:121 %shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_s"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:122 %sub_ln672_12 = sub i40 %shl_ln672_s, i40 %sext_ln589

]]></Node>
<StgValue><ssdm name="sub_ln672_12"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:123 %wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_14"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:0 %mul_ln679 = mul i32 %sext_ln425_1, i32 %sext_ln587_13

]]></Node>
<StgValue><ssdm name="mul_ln679"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:6 %mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69

]]></Node>
<StgValue><ssdm name="mul_ln679_12"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:12 %mul_ln679_13 = mul i32 %sext_ln425_1, i32 %sext_ln589_70

]]></Node>
<StgValue><ssdm name="mul_ln679_13"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:24 %mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72

]]></Node>
<StgValue><ssdm name="mul_ln679_15"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:30 %mul_ln679_16 = mul i32 %sext_ln425_1, i32 %sext_ln589_73

]]></Node>
<StgValue><ssdm name="mul_ln679_16"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i35:0 %store_ln672 = store i32 %wd3_19, i32 0

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i35:2 %store_ln672 = store i32 %wd3_15, i32 2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i35:5 %br_ln688 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:7 %store_ln693 = store i16 %trunc_ln425_2, i16 0

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11

]]></Node>
<StgValue><ssdm name="zl_5"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55

]]></Node>
<StgValue><ssdm name="mul_ln589_14"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58

]]></Node>
<StgValue><ssdm name="mul_ln589_15"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:84 %sext_ln589_60 = sext i32 %dec_del_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_60"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61

]]></Node>
<StgValue><ssdm name="mul_ln589_16"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:94 %sext_ln589_77 = sext i14 %dec_del_dhx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_77"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64

]]></Node>
<StgValue><ssdm name="mul_ln589_17"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67

]]></Node>
<StgValue><ssdm name="mul_ln589_18"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="4">
<![CDATA[
upzero.exit:156 %sub_ln656_2cast = zext i4 %sub_ln656_2

]]></Node>
<StgValue><ssdm name="sub_ln656_2cast"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
upzero.exit:157 %wd3_21 = lshr i12 %ilb_table_load_2, i12 %sub_ln656_2cast

]]></Node>
<StgValue><ssdm name="wd3_21"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
upzero.exit:158 %shl_ln657_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_21, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln657_2"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:159 %store_ln478 = store i15 %shl_ln657_2, i15 %dec_deth

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:171 %shl_ln672_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_18"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:172 %sub_ln672_20 = sub i40 %shl_ln672_18, i40 %sext_ln589_60

]]></Node>
<StgValue><ssdm name="sub_ln672_20"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:173 %wd3_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_20, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_24"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:2 %sext_ln679_19 = sext i28 %mul_ln679_17

]]></Node>
<StgValue><ssdm name="sext_ln679_19"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:3 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_19, i32 63

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:4 %select_ln666_17 = select i1 %tmp_37, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_17"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:5 %add_ln684_17 = add i32 %select_ln666_17, i32 %wd3_27

]]></Node>
<StgValue><ssdm name="add_ln684_17"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:14 %sext_ln679_21 = sext i28 %mul_ln679_19

]]></Node>
<StgValue><ssdm name="sext_ln679_21"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:15 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:16 %select_ln666_19 = select i1 %tmp_39, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_19"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:17 %add_ln684_19 = add i32 %select_ln666_19, i32 %wd3_23

]]></Node>
<StgValue><ssdm name="add_ln684_19"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:25 %mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77

]]></Node>
<StgValue><ssdm name="mul_ln679_21"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:32 %sext_ln679_24 = sext i28 %mul_ln679_22

]]></Node>
<StgValue><ssdm name="sext_ln679_24"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:33 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_24, i32 63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:34 %select_ln666_22 = select i1 %tmp_42, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_22"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:35 %add_ln684_22 = add i32 %select_ln666_22, i32 %wd3_26

]]></Node>
<StgValue><ssdm name="add_ln684_22"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i120:1 %store_ln672 = store i32 %wd3_22, i32 1

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i120:4 %store_ln672 = store i32 %wd3_25, i32 4

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i120:5 %br_ln688 = br void %upzero.exit140

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:87 %accumc_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="accumc_load_2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:124 %accumd_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="accumd_load_7"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:127 %accumc_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="accumc_load_8"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:130 %accumd_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="accumd_load_8"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:192 %store_ln532 = store i32 %accumc_load_9, i32 10

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:201 %store_ln533 = store i32 %accumd_load_5, i32 6

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="377" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:7 %zl = mul i46 %sext_ln587_9, i46 %sext_ln587_8

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:14 %mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:21 %mul_ln589_10 = mul i46 %sext_ln589_44, i46 %sext_ln589_43

]]></Node>
<StgValue><ssdm name="mul_ln589_10"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln589_71 = sext i16 %dec_del_dltx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_71"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:28 %mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46

]]></Node>
<StgValue><ssdm name="mul_ln589_11"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49

]]></Node>
<StgValue><ssdm name="mul_ln589_12"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:42 %mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52

]]></Node>
<StgValue><ssdm name="mul_ln589_13"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="4">
<![CDATA[
entry:112 %sub_ln656cast = zext i4 %sub_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656cast"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:113 %wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
entry:114 %shl_ln11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln11"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
entry:115 %store_ln436 = store i15 %shl_ln11, i15 %dec_detl

]]></Node>
<StgValue><ssdm name="store_ln436"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:1 %sext_ln679 = sext i32 %mul_ln679

]]></Node>
<StgValue><ssdm name="sext_ln679"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:2 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:3 %select_ln666 = select i1 %tmp_28, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:4 %add_ln684 = add i32 %select_ln666, i32 %wd3_19

]]></Node>
<StgValue><ssdm name="add_ln684"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:6 %mul_ln679_12 = mul i32 %sext_ln425_1, i32 %sext_ln589_69

]]></Node>
<StgValue><ssdm name="mul_ln679_12"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:13 %sext_ln679_14 = sext i32 %mul_ln679_13

]]></Node>
<StgValue><ssdm name="sext_ln679_14"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:14 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_14, i32 63

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:15 %select_ln666_13 = select i1 %tmp_30, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_13"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:16 %add_ln684_13 = add i32 %select_ln666_13, i32 %wd3_15

]]></Node>
<StgValue><ssdm name="add_ln684_13"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:18 %mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71

]]></Node>
<StgValue><ssdm name="mul_ln679_14"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:24 %mul_ln679_15 = mul i32 %sext_ln425_1, i32 %sext_ln589_72

]]></Node>
<StgValue><ssdm name="mul_ln679_15"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:31 %sext_ln679_17 = sext i32 %mul_ln679_16

]]></Node>
<StgValue><ssdm name="sext_ln679_17"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:32 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_17, i32 63

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:33 %select_ln666_16 = select i1 %tmp_33, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_16"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:34 %add_ln684_16 = add i32 %select_ln666_16, i32 %wd3_18

]]></Node>
<StgValue><ssdm name="add_ln684_16"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i35:1 %store_ln672 = store i32 %wd3_14, i32 1

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i35:4 %store_ln672 = store i32 %wd3_17, i32 4

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_5 = mul i46 %sext_ln587_12, i46 %sext_ln587_11

]]></Node>
<StgValue><ssdm name="zl_5"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:73 %sext_ln589_74 = sext i14 %dec_del_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_74"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55

]]></Node>
<StgValue><ssdm name="mul_ln589_14"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_15 = mul i46 %sext_ln589_59, i46 %sext_ln589_58

]]></Node>
<StgValue><ssdm name="mul_ln589_15"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:87 %sext_ln589_76 = sext i14 %dec_del_dhx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_76"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61

]]></Node>
<StgValue><ssdm name="mul_ln589_16"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64

]]></Node>
<StgValue><ssdm name="mul_ln589_17"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67

]]></Node>
<StgValue><ssdm name="mul_ln589_18"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i122:6 %store_ln684 = store i32 %add_ln684_17, i32 0

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:7 %mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74

]]></Node>
<StgValue><ssdm name="mul_ln679_18"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i122:18 %store_ln684 = store i32 %add_ln684_19, i32 2

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:19 %mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76

]]></Node>
<StgValue><ssdm name="mul_ln679_20"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:25 %mul_ln679_21 = mul i28 %sext_ln679_18, i28 %sext_ln589_77

]]></Node>
<StgValue><ssdm name="mul_ln679_21"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i122:36 %br_ln688 = br void %upzero.exit140

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i120:3 %store_ln672 = store i32 %wd3_24, i32 3

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:87 %accumc_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="accumc_load_2"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:130 %accumd_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="accumd_load_8"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:194 %store_ln532 = store i32 %accumc_load_8, i32 9

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:205 %store_ln533 = store i32 %accumd_load_3, i32 4

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="424" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:14 %mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:28 %mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46

]]></Node>
<StgValue><ssdm name="mul_ln589_11"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:35 %mul_ln589_12 = mul i46 %sext_ln589_50, i46 %sext_ln589_49

]]></Node>
<StgValue><ssdm name="mul_ln589_12"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:42 %mul_ln589_13 = mul i46 %sext_ln589_53, i46 %sext_ln589_52

]]></Node>
<StgValue><ssdm name="mul_ln589_13"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:43 %add_ln589 = add i46 %zl, i46 %mul_ln589_10

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:5 %store_ln684 = store i32 %add_ln684, i32 0

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:7 %sext_ln679_13 = sext i32 %mul_ln679_12

]]></Node>
<StgValue><ssdm name="sext_ln679_13"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:8 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_13, i32 63

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:9 %select_ln666_12 = select i1 %tmp_29, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_12"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:10 %add_ln684_12 = add i32 %select_ln666_12, i32 %wd3_14

]]></Node>
<StgValue><ssdm name="add_ln684_12"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:17 %store_ln684 = store i32 %add_ln684_13, i32 2

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:18 %mul_ln679_14 = mul i32 %sext_ln425_1, i32 %sext_ln589_71

]]></Node>
<StgValue><ssdm name="mul_ln679_14"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:25 %sext_ln679_16 = sext i32 %mul_ln679_15

]]></Node>
<StgValue><ssdm name="sext_ln679_16"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:26 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_16, i32 63

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:27 %select_ln666_15 = select i1 %tmp_32, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_15"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:28 %add_ln684_15 = add i32 %select_ln666_15, i32 %wd3_17

]]></Node>
<StgValue><ssdm name="add_ln684_15"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i:35 %br_ln688 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i35:3 %store_ln672 = store i32 %wd3_16, i32 3

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55

]]></Node>
<StgValue><ssdm name="mul_ln589_14"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61

]]></Node>
<StgValue><ssdm name="mul_ln589_16"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_17 = mul i46 %sext_ln589_65, i46 %sext_ln589_64

]]></Node>
<StgValue><ssdm name="mul_ln589_17"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_18 = mul i46 %sext_ln589_68, i46 %sext_ln589_67

]]></Node>
<StgValue><ssdm name="mul_ln589_18"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:104 %add_ln589_14 = add i46 %zl_5, i46 %mul_ln589_15

]]></Node>
<StgValue><ssdm name="add_ln589_14"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:7 %mul_ln679_18 = mul i28 %sext_ln679_18, i28 %sext_ln589_74

]]></Node>
<StgValue><ssdm name="mul_ln679_18"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i122:19 %mul_ln679_20 = mul i28 %sext_ln679_18, i28 %sext_ln589_76

]]></Node>
<StgValue><ssdm name="mul_ln679_20"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:26 %sext_ln679_23 = sext i28 %mul_ln679_21

]]></Node>
<StgValue><ssdm name="sext_ln679_23"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:27 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_23, i32 63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:28 %select_ln666_21 = select i1 %tmp_41, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_21"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:29 %add_ln684_21 = add i32 %select_ln666_21, i32 %wd3_25

]]></Node>
<StgValue><ssdm name="add_ln684_21"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
upzero.exit140:0 %storemerge28 = phi i32 %add_ln684_22, void %upzero_label11.i122, i32 %wd3_26, void %for.inc.i120

]]></Node>
<StgValue><ssdm name="storemerge28"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:1 %store_ln672 = store i32 %storemerge28, i32 5

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:78 %accumc_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="accumc_load_1"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:84 %accumd_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="accumd_load_1"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:195 %store_ln533 = store i32 %accumd_load_8, i32 9

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:198 %store_ln532 = store i32 %accumc_load_6, i32 7

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="459" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:14 %mul_ln589 = mul i46 %sext_ln589_41, i46 %sext_ln589_40

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:28 %mul_ln589_11 = mul i46 %sext_ln589_47, i46 %sext_ln589_46

]]></Node>
<StgValue><ssdm name="mul_ln589_11"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:45 %add_ln589_11 = add i46 %mul_ln589_12, i46 %mul_ln589_13

]]></Node>
<StgValue><ssdm name="add_ln589_11"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:19 %sext_ln679_15 = sext i32 %mul_ln679_14

]]></Node>
<StgValue><ssdm name="sext_ln679_15"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:20 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_15, i32 63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:21 %select_ln666_14 = select i1 %tmp_31, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_14"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:22 %add_ln684_14 = add i32 %select_ln666_14, i32 %wd3_16

]]></Node>
<StgValue><ssdm name="add_ln684_14"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:29 %store_ln684 = store i32 %add_ln684_15, i32 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
upzero.exit:0 %storemerge = phi i32 %add_ln684_16, void %upzero_label11.i, i32 %wd3_18, void %for.inc.i35

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:1 %store_ln672 = store i32 %storemerge, i32 5

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_14 = mul i46 %sext_ln589_56, i46 %sext_ln589_55

]]></Node>
<StgValue><ssdm name="mul_ln589_14"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_16 = mul i46 %sext_ln589_62, i46 %sext_ln589_61

]]></Node>
<StgValue><ssdm name="mul_ln589_16"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:106 %add_ln589_16 = add i46 %mul_ln589_17, i46 %mul_ln589_18

]]></Node>
<StgValue><ssdm name="add_ln589_16"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:8 %sext_ln679_20 = sext i28 %mul_ln679_18

]]></Node>
<StgValue><ssdm name="sext_ln679_20"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:9 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_20, i32 63

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:10 %select_ln666_18 = select i1 %tmp_38, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_18"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:11 %add_ln684_18 = add i32 %select_ln666_18, i32 %wd3_22

]]></Node>
<StgValue><ssdm name="add_ln684_18"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i122:20 %sext_ln679_22 = sext i28 %mul_ln679_20

]]></Node>
<StgValue><ssdm name="sext_ln679_22"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i122:21 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_22, i32 63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i122:22 %select_ln666_20 = select i1 %tmp_40, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_20"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i122:23 %add_ln684_20 = add i32 %select_ln666_20, i32 %wd3_24

]]></Node>
<StgValue><ssdm name="add_ln684_20"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i122:30 %store_ln684 = store i32 %add_ln684_21, i32 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:78 %accumc_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="accumc_load_1"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:84 %accumd_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="accumd_load_1"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:197 %store_ln533 = store i32 %accumd_load_7, i32 8

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:200 %store_ln532 = store i32 %accumc_load_5, i32 6

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:204 %store_ln532 = store i32 %accumc_load_3, i32 4

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:207 %store_ln533 = store i32 %accumd_load_2, i32 3

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="487" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:44 %add_ln589_10 = add i46 %add_ln589, i46 %mul_ln589

]]></Node>
<StgValue><ssdm name="add_ln589_10"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:46 %add_ln589_12 = add i46 %add_ln589_11, i46 %mul_ln589_11

]]></Node>
<StgValue><ssdm name="add_ln589_12"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:11 %store_ln684 = store i32 %add_ln684_12, i32 1

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:23 %store_ln684 = store i32 %add_ln684_14, i32 3

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:105 %add_ln589_15 = add i46 %add_ln589_14, i46 %mul_ln589_14

]]></Node>
<StgValue><ssdm name="add_ln589_15"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:107 %add_ln589_17 = add i46 %add_ln589_16, i46 %mul_ln589_16

]]></Node>
<StgValue><ssdm name="add_ln589_17"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i122:12 %store_ln684 = store i32 %add_ln684_18, i32 1

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i122:24 %store_ln684 = store i32 %add_ln684_20, i32 3

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:203 %store_ln533 = store i32 %accumd_load_4, i32 5

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:206 %store_ln532 = store i32 %accumc_load_2, i32 3

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:208 %store_ln532 = store i32 %accumc_load_1, i32 2

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:209 %store_ln533 = store i32 %accumd_load_1, i32 2

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="499" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:47 %zl_4 = add i46 %add_ln589_12, i46 %add_ln589_10

]]></Node>
<StgValue><ssdm name="zl_4"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_4, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:108 %zl_6 = add i46 %add_ln589_17, i46 %add_ln589_15

]]></Node>
<StgValue><ssdm name="zl_6"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:109 %trunc_ln591_2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_6, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln591_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31">
<![CDATA[
entry:52 %dec_rlt2_load = load i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="dec_rlt2_load"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15">
<![CDATA[
entry:53 %dec_al2_load = load i15 %dec_al2

]]></Node>
<StgValue><ssdm name="dec_al2_load"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:59 %pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="47" op_0_bw="32">
<![CDATA[
entry:60 %sext_ln600_7 = sext i32 %pl2

]]></Node>
<StgValue><ssdm name="sext_ln600_7"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="47" op_0_bw="15">
<![CDATA[
entry:62 %sext_ln604_4 = sext i15 %dec_al2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_4"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:63 %mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %add_ln440 = add i32 %sext_ln425_1, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln440"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="14">
<![CDATA[
upzero.exit:132 %sext_ln472_1 = sext i14 %trunc_ln472_1

]]></Node>
<StgValue><ssdm name="sext_ln472_1"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:160 %add_ln481 = add i32 %sext_ln472_1, i32 %trunc_ln591_2

]]></Node>
<StgValue><ssdm name="add_ln481"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="512" st_id="13" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:63 %mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:8 %dec_plt1_load = load i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="dec_plt1_load"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:9 %dec_plt2_load = load i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="dec_plt2_load"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:12 %sext_ln705 = sext i32 %add_ln440

]]></Node>
<StgValue><ssdm name="sext_ln705"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:13 %sext_ln705_4 = sext i32 %dec_plt1_load

]]></Node>
<StgValue><ssdm name="sext_ln705_4"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:22 %sext_ln708 = sext i32 %dec_plt2_load

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:60 %store_ln457 = store i32 %dec_plt1_load, i32 %dec_plt2

]]></Node>
<StgValue><ssdm name="store_ln457"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:61 %store_ln458 = store i32 %add_ln440, i32 %dec_plt1

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="522" st_id="14" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:63 %mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:8 %dec_ph1_load = load i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="dec_ph1_load"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:9 %dec_ph2_load = load i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="dec_ph2_load"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:12 %sext_ln705_5 = sext i32 %add_ln481

]]></Node>
<StgValue><ssdm name="sext_ln705_5"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:13 %sext_ln705_6 = sext i32 %dec_ph1_load

]]></Node>
<StgValue><ssdm name="sext_ln705_6"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:14 %mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln705_2"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit140:22 %sext_ln708_2 = sext i32 %dec_ph2_load

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:23 %mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:61 %store_ln498 = store i32 %dec_ph1_load, i32 %dec_ph2

]]></Node>
<StgValue><ssdm name="store_ln498"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:62 %store_ln499 = store i32 %add_ln481, i32 %dec_ph1

]]></Node>
<StgValue><ssdm name="store_ln499"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31">
<![CDATA[
entry:50 %dec_rlt1_load = load i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="dec_rlt1_load"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
entry:51 %dec_al1_load = load i16 %dec_al1

]]></Node>
<StgValue><ssdm name="dec_al1_load"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:54 %pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="47" op_0_bw="32">
<![CDATA[
entry:55 %sext_ln600 = sext i32 %pl

]]></Node>
<StgValue><ssdm name="sext_ln600"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="47" op_0_bw="16">
<![CDATA[
entry:57 %sext_ln600_6 = sext i16 %dec_al1_load

]]></Node>
<StgValue><ssdm name="sext_ln600_6"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:58 %mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:63 %mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:58 %store_ln455 = store i31 %dec_rlt1_load, i31 %dec_rlt2

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="31">
<![CDATA[
upzero.exit:112 %dec_rh2_load = load i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="dec_rh2_load"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:113 %dec_ah2_load = load i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="dec_ah2_load"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
upzero.exit:119 %pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2_2"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="47" op_0_bw="32">
<![CDATA[
upzero.exit:120 %sext_ln600_10 = sext i32 %pl2_2

]]></Node>
<StgValue><ssdm name="sext_ln600_10"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="47" op_0_bw="15">
<![CDATA[
upzero.exit:122 %sext_ln604_6 = sext i15 %dec_ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_6"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10

]]></Node>
<StgValue><ssdm name="mul_ln604_2"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:14 %mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln705_2"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:23 %mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:72 %accumc_load = load i32 0

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:74 %accumd_load = load i32 0

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="554" st_id="16" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:58 %mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:63 %mul_ln604 = mul i47 %sext_ln604_4, i47 %sext_ln600_7

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="31" op_0_bw="31">
<![CDATA[
upzero.exit:110 %dec_rh1_load = load i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="dec_rh1_load"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:111 %dec_ah1_load = load i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="dec_ah1_load"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
upzero.exit:114 %pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl_5"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="47" op_0_bw="32">
<![CDATA[
upzero.exit:115 %sext_ln600_8 = sext i32 %pl_5

]]></Node>
<StgValue><ssdm name="sext_ln600_8"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="47" op_0_bw="16">
<![CDATA[
upzero.exit:117 %sext_ln600_9 = sext i16 %dec_ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln600_9"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8

]]></Node>
<StgValue><ssdm name="mul_ln600_2"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10

]]></Node>
<StgValue><ssdm name="mul_ln604_2"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:14 %mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln705_2"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:23 %mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit140:59 %store_ln496 = store i31 %dec_rh1_load, i31 %dec_rh2

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:72 %accumc_load = load i32 0

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit140:74 %accumd_load = load i32 0

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="570" st_id="17" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:58 %mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="15">
<![CDATA[
entry:61 %sext_ln604 = sext i15 %dec_al2_load

]]></Node>
<StgValue><ssdm name="sext_ln604"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_4, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:15 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:25 %shl_ln13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:26 %sext_ln716 = sext i22 %shl_ln13

]]></Node>
<StgValue><ssdm name="sext_ln716"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:27 %sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604

]]></Node>
<StgValue><ssdm name="sub_ln716"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8

]]></Node>
<StgValue><ssdm name="mul_ln600_2"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10

]]></Node>
<StgValue><ssdm name="mul_ln604_2"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:14 %mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln705_2"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:23 %mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="33" op_0_bw="32">
<![CDATA[
upzero.exit140:73 %sext_ln517 = sext i32 %accumc_load

]]></Node>
<StgValue><ssdm name="sext_ln517"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="33" op_0_bw="32">
<![CDATA[
upzero.exit140:143 %accumc_load_10_cast = sext i32 %accumc_load_10

]]></Node>
<StgValue><ssdm name="accumc_load_10_cast"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
upzero.exit140:144 %tmp = add i33 %accumc_load_10_cast, i33 %sext_ln517

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:210 %store_ln532 = store i32 %accumc_load, i32 1

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:211 %store_ln533 = store i32 %accumd_load, i32 1

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="587" st_id="18" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:58 %mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit:10 %wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit:11 %sext_ln702 = sext i18 %wd2

]]></Node>
<StgValue><ssdm name="sext_ln702"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit:16 %sub_ln706 = sub i19 0, i19 %sext_ln702

]]></Node>
<StgValue><ssdm name="sub_ln706"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:24 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:28 %trunc_ln15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:29 %sext_ln716_4 = sext i16 %trunc_ln15

]]></Node>
<StgValue><ssdm name="sext_ln716_4"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:30 %select_ln716 = select i1 %tmp_35, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln716"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:31 %add_ln716 = add i17 %sext_ln716_4, i17 %select_ln716

]]></Node>
<StgValue><ssdm name="add_ln716"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8

]]></Node>
<StgValue><ssdm name="mul_ln600_2"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="15">
<![CDATA[
upzero.exit:121 %sext_ln604_5 = sext i15 %dec_ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_5"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10

]]></Node>
<StgValue><ssdm name="mul_ln604_2"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:14 %mul_ln705_2 = mul i64 %sext_ln705_6, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln705_2"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit140:15 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit140:23 %mul_ln708_2 = mul i64 %sext_ln708_2, i64 %sext_ln705_5

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit140:25 %shl_ln716_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln716_2"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit140:26 %sext_ln716_5 = sext i22 %shl_ln716_2

]]></Node>
<StgValue><ssdm name="sext_ln716_5"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit140:27 %sub_ln716_2 = sub i23 %sext_ln716_5, i23 %sext_ln604_5

]]></Node>
<StgValue><ssdm name="sub_ln716_2"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="40" op_0_bw="33">
<![CDATA[
upzero.exit140:145 %tmp_cast = sext i33 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:146 %tmp34 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="607" st_id="19" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:58 %mul_ln600 = mul i47 %sext_ln600_6, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:17 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit:18 %sext_ln707 = sext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln707"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:19 %tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit:20 %select_ln705 = select i1 %tmp_34, i12 %sext_ln707, i12 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln705"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit:21 %sext_ln708_4 = sext i12 %select_ln705

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:32 %apl2 = add i17 %add_ln716, i17 %sext_ln708_4

]]></Node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8

]]></Node>
<StgValue><ssdm name="mul_ln600_2"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_2 = mul i47 %sext_ln604_6, i47 %sext_ln600_10

]]></Node>
<StgValue><ssdm name="mul_ln604_2"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit140:10 %wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2_2"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit140:11 %sext_ln702_2 = sext i18 %wd2_2

]]></Node>
<StgValue><ssdm name="sext_ln702_2"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit140:16 %sub_ln706_2 = sub i19 0, i19 %sext_ln702_2

]]></Node>
<StgValue><ssdm name="sub_ln706_2"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit140:24 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:28 %trunc_ln716_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_2, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln716_2"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit140:29 %sext_ln716_6 = sext i16 %trunc_ln716_2

]]></Node>
<StgValue><ssdm name="sext_ln716_6"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit140:30 %select_ln716_2 = select i1 %tmp_44, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln716_2"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:31 %add_ln716_5 = add i17 %sext_ln716_6, i17 %select_ln716_2

]]></Node>
<StgValue><ssdm name="add_ln716_5"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:146 %tmp34 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="625" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:64 %pl_4 = add i47 %mul_ln604, i47 %mul_ln600

]]></Node>
<StgValue><ssdm name="pl_4"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:33 %icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln719"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_2 = mul i47 %sext_ln600_9, i47 %sext_ln600_8

]]></Node>
<StgValue><ssdm name="mul_ln600_2"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:17 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit140:18 %sext_ln707_2 = sext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln707_2"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:19 %tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_2, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit140:20 %select_ln705_2 = select i1 %tmp_43, i12 %sext_ln707_2, i12 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln705_2"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit140:21 %sext_ln708_5 = sext i12 %select_ln705_2

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:32 %apl2_8 = add i17 %add_ln716_5, i17 %sext_ln708_5

]]></Node>
<StgValue><ssdm name="apl2_8"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="42" op_0_bw="32">
<![CDATA[
upzero.exit140:85 %sext_ln516_4 = sext i32 %accumd_load_1

]]></Node>
<StgValue><ssdm name="sext_ln516_4"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:86 %mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln516_2"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:146 %tmp34 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="16">
<![CDATA[
entry:56 %sext_ln602 = sext i16 %dec_al1_load

]]></Node>
<StgValue><ssdm name="sext_ln602"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %add_ln422 = add i32 %trunc_ln11, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln422"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="32">
<![CDATA[
entry:67 %trunc_ln425 = trunc i32 %add_ln422

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:34 %apl2_6 = select i1 %icmp_ln719, i17 12288, i17 %apl2

]]></Node>
<StgValue><ssdm name="apl2_6"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:35 %trunc_ln703 = trunc i17 %apl2_6

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:36 %icmp_ln721 = icmp_slt  i17 %apl2_6, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln721"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:37 %apl2_7 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703

]]></Node>
<StgValue><ssdm name="apl2_7"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:38 %store_ln446 = store i15 %apl2_7, i15 %dec_al2

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit:39 %shl_ln14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit:40 %sext_ln734 = sext i24 %shl_ln14

]]></Node>
<StgValue><ssdm name="sext_ln734"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:41 %sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602

]]></Node>
<StgValue><ssdm name="sub_ln734"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:124 %pl_6 = add i47 %mul_ln604_2, i47 %mul_ln600_2

]]></Node>
<StgValue><ssdm name="pl_6"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:125 %trunc_ln605_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln605_2"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:33 %icmp_ln719_2 = icmp_sgt  i17 %apl2_8, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln719_2"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:86 %mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln516_2"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:146 %tmp34 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="16">
<![CDATA[
entry:78 %sext_ln428_1 = sext i16 %trunc_ln425_2

]]></Node>
<StgValue><ssdm name="sext_ln428_1"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="16">
<![CDATA[
entry:86 %sext_ln428_2 = sext i16 %trunc_ln12

]]></Node>
<StgValue><ssdm name="sext_ln428_2"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %add_ln430 = add i32 %sext_ln428_2, i32 %add_ln422

]]></Node>
<StgValue><ssdm name="add_ln430"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:42 %trunc_ln16 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit:43 %sext_ln735 = sext i17 %trunc_ln16

]]></Node>
<StgValue><ssdm name="sext_ln735"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:44 %select_ln735 = select i1 %tmp_34, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln735"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:45 %apl1 = add i18 %select_ln735, i18 %sext_ln735

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit:46 %wd3_20 = sub i15 15360, i15 %apl2_7

]]></Node>
<StgValue><ssdm name="wd3_20"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit:57 %add_ln452 = add i31 %trunc_ln425, i31 %sext_ln428_1

]]></Node>
<StgValue><ssdm name="add_ln452"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:59 %store_ln456 = store i31 %add_ln452, i31 %dec_rlt1

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="25" op_0_bw="16">
<![CDATA[
upzero.exit:116 %sext_ln602_2 = sext i16 %dec_ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln602_2"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit140:34 %apl2_9 = select i1 %icmp_ln719_2, i17 12288, i17 %apl2_8

]]></Node>
<StgValue><ssdm name="apl2_9"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit140:35 %trunc_ln703_2 = trunc i17 %apl2_9

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit140:36 %icmp_ln721_2 = icmp_slt  i17 %apl2_9, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln721_2"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit140:37 %apl2_10 = select i1 %icmp_ln721_2, i15 20480, i15 %trunc_ln703_2

]]></Node>
<StgValue><ssdm name="apl2_10"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit140:38 %store_ln487 = store i15 %apl2_10, i15 %dec_ah2

]]></Node>
<StgValue><ssdm name="store_ln487"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit140:39 %shl_ln734_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln734_2"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit140:40 %sext_ln734_2 = sext i24 %shl_ln734_2

]]></Node>
<StgValue><ssdm name="sext_ln734_2"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit140:41 %sub_ln734_2 = sub i25 %sext_ln734_2, i25 %sext_ln602_2

]]></Node>
<StgValue><ssdm name="sub_ln734_2"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:57 %add_ln493 = add i32 %add_ln481, i32 %trunc_ln605_2

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="31" op_0_bw="32">
<![CDATA[
upzero.exit140:58 %trunc_ln496 = trunc i32 %add_ln493

]]></Node>
<StgValue><ssdm name="trunc_ln496"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit140:60 %store_ln497 = store i31 %trunc_ln496, i31 %dec_rh1

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:86 %mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln516_2"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:146 %tmp34 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit:47 %zext_ln733 = zext i15 %wd3_20

]]></Node>
<StgValue><ssdm name="zext_ln733"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit:48 %zext_ln733_4 = zext i15 %wd3_20

]]></Node>
<StgValue><ssdm name="zext_ln733_4"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:49 %icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733

]]></Node>
<StgValue><ssdm name="icmp_ln745"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:50 %apl1_8 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_8"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit:51 %trunc_ln733 = trunc i18 %apl1_8

]]></Node>
<StgValue><ssdm name="trunc_ln733"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:52 %apl1_9 = sub i16 0, i16 %zext_ln733_4

]]></Node>
<StgValue><ssdm name="apl1_9"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:42 %trunc_ln734_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_2, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln734_2"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit140:43 %sext_ln735_2 = sext i17 %trunc_ln734_2

]]></Node>
<StgValue><ssdm name="sext_ln735_2"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit140:44 %select_ln735_2 = select i1 %tmp_43, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln735_2"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:45 %apl1_11 = add i18 %select_ln735_2, i18 %sext_ln735_2

]]></Node>
<StgValue><ssdm name="apl1_11"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit140:46 %wd3_28 = sub i15 15360, i15 %apl2_10

]]></Node>
<StgValue><ssdm name="wd3_28"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:63 %sub_ln504 = sub i32 %add_ln430, i32 %add_ln493

]]></Node>
<StgValue><ssdm name="sub_ln504"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:64 %add_ln505 = add i32 %add_ln493, i32 %add_ln430

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="691" st_id="23" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:86 %mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln516_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit:53 %sext_ln747 = sext i16 %apl1_9

]]></Node>
<StgValue><ssdm name="sext_ln747"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:54 %icmp_ln747 = icmp_slt  i18 %apl1_8, i18 %sext_ln747

]]></Node>
<StgValue><ssdm name="icmp_ln747"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit:55 %apl1_10 = select i1 %icmp_ln747, i16 %apl1_9, i16 %trunc_ln733

]]></Node>
<StgValue><ssdm name="apl1_10"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:56 %store_ln449 = store i16 %apl1_10, i16 %dec_al1

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit140:47 %zext_ln733_5 = zext i15 %wd3_28

]]></Node>
<StgValue><ssdm name="zext_ln733_5"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit140:48 %zext_ln733_6 = zext i15 %wd3_28

]]></Node>
<StgValue><ssdm name="zext_ln733_6"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:49 %icmp_ln745_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln733_5

]]></Node>
<StgValue><ssdm name="icmp_ln745_2"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit140:50 %apl1_12 = select i1 %icmp_ln745_2, i18 %zext_ln733_5, i18 %apl1_11

]]></Node>
<StgValue><ssdm name="apl1_12"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit140:51 %trunc_ln733_2 = trunc i18 %apl1_12

]]></Node>
<StgValue><ssdm name="trunc_ln733_2"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit140:52 %apl1_13 = sub i16 0, i16 %zext_ln733_6

]]></Node>
<StgValue><ssdm name="apl1_13"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
upzero.exit140:65 %shl_ln16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln504, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="37" op_0_bw="36">
<![CDATA[
upzero.exit140:66 %sext_ln511 = sext i36 %shl_ln16

]]></Node>
<StgValue><ssdm name="sext_ln511"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
upzero.exit140:67 %shl_ln511_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln504, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln511_1"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="37" op_0_bw="34">
<![CDATA[
upzero.exit140:68 %sext_ln511_1 = sext i34 %shl_ln511_1

]]></Node>
<StgValue><ssdm name="sext_ln511_1"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
upzero.exit140:69 %xa1 = sub i37 %sext_ln511, i37 %sext_ln511_1

]]></Node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="33" op_0_bw="32">
<![CDATA[
upzero.exit140:71 %sext_ln516 = sext i32 %add_ln505

]]></Node>
<StgValue><ssdm name="sext_ln516"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
upzero.exit140:79 %shl_ln17 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumc_load_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="39" op_0_bw="38">
<![CDATA[
upzero.exit140:80 %sext_ln516_2 = sext i38 %shl_ln17

]]></Node>
<StgValue><ssdm name="sext_ln516_2"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
upzero.exit140:81 %shl_ln516_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumc_load_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln516_1"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="39" op_0_bw="36">
<![CDATA[
upzero.exit140:82 %sext_ln516_3 = sext i36 %shl_ln516_1

]]></Node>
<StgValue><ssdm name="sext_ln516_3"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:83 %sub_ln516 = sub i39 %sext_ln516_2, i39 %sext_ln516_3

]]></Node>
<StgValue><ssdm name="sub_ln516"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:86 %mul_ln516_2 = mul i42 %sext_ln516_4, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln516_2"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="33" op_0_bw="32">
<![CDATA[
upzero.exit140:141 %sext_ln520 = sext i32 %accumd_load_9

]]></Node>
<StgValue><ssdm name="sext_ln520"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
upzero.exit140:170 %tmp35 = add i33 %sext_ln520, i33 %sext_ln516

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:212 %store_ln535 = store i32 %sub_ln504, i32 0

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit140:213 %store_ln536 = store i32 %add_ln505, i32 0

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit140:53 %sext_ln747_2 = sext i16 %apl1_13

]]></Node>
<StgValue><ssdm name="sext_ln747_2"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit140:54 %icmp_ln747_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln747_2

]]></Node>
<StgValue><ssdm name="icmp_ln747_2"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit140:55 %apl1_14 = select i1 %icmp_ln747_2, i16 %apl1_13, i16 %trunc_ln733_2

]]></Node>
<StgValue><ssdm name="apl1_14"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit140:56 %store_ln490 = store i16 %apl1_14, i16 %dec_ah1

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="39" op_0_bw="37">
<![CDATA[
upzero.exit140:70 %sext_ln406 = sext i37 %xa1

]]></Node>
<StgValue><ssdm name="sext_ln406"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:148 %add_ln520 = add i39 %sub_ln516, i39 %sext_ln406

]]></Node>
<StgValue><ssdm name="add_ln520"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="43" op_0_bw="32">
<![CDATA[
upzero.exit140:95 %sext_ln516_6 = sext i32 %accumc_load_3

]]></Node>
<StgValue><ssdm name="sext_ln516_6"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
upzero.exit140:96 %mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="45" op_0_bw="32">
<![CDATA[
upzero.exit140:99 %sext_ln517_5 = sext i32 %accumd_load_3

]]></Node>
<StgValue><ssdm name="sext_ln517_5"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:100 %mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln517_2"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="45" op_0_bw="32">
<![CDATA[
upzero.exit140:103 %sext_ln516_8 = sext i32 %accumc_load_4

]]></Node>
<StgValue><ssdm name="sext_ln516_8"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:104 %mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln516_1"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit140:106 %sext_ln516_9 = sext i32 %accumd_load_4

]]></Node>
<StgValue><ssdm name="sext_ln516_9"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:107 %mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln516_5"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="45" op_0_bw="32">
<![CDATA[
upzero.exit140:115 %sext_ln516_10 = sext i32 %accumc_load_6

]]></Node>
<StgValue><ssdm name="sext_ln516_10"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:116 %mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln516_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="44" op_0_bw="32">
<![CDATA[
upzero.exit140:91 %sext_ln517_3 = sext i32 %accumd_load_2

]]></Node>
<StgValue><ssdm name="sext_ln517_3"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:92 %mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln517_1"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
upzero.exit140:96 %mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:100 %mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln517_2"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:104 %mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln516_1"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:107 %mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln516_5"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit140:109 %sext_ln517_6 = sext i32 %accumc_load_5

]]></Node>
<StgValue><ssdm name="sext_ln517_6"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:110 %mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln517_3"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:116 %mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln516_3"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="42" op_0_bw="32">
<![CDATA[
upzero.exit140:118 %sext_ln516_11 = sext i32 %accumd_load_6

]]></Node>
<StgValue><ssdm name="sext_ln516_11"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:119 %mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln516_7"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="44" op_0_bw="32">
<![CDATA[
upzero.exit140:121 %sext_ln516_12 = sext i32 %accumc_load_7

]]></Node>
<StgValue><ssdm name="sext_ln516_12"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:122 %mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln516_4"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="41" op_0_bw="32">
<![CDATA[
upzero.exit140:138 %sext_ln516_15 = sext i32 %accumc_load_9

]]></Node>
<StgValue><ssdm name="sext_ln516_15"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:139 %mul_ln516_6 = mul i41 %sext_ln516_15, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln516_6"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="39" op_0_bw="33">
<![CDATA[
upzero.exit140:171 %sext_ln521_2 = sext i33 %tmp35

]]></Node>
<StgValue><ssdm name="sext_ln521_2"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:172 %mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln521"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="41" op_0_bw="32">
<![CDATA[
upzero.exit140:75 %sext_ln517_1 = sext i32 %accumd_load

]]></Node>
<StgValue><ssdm name="sext_ln517_1"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:76 %mul_ln517 = mul i41 %sext_ln517_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln517"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:92 %mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln517_1"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
upzero.exit140:96 %mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:100 %mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln517_2"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:104 %mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln516_1"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:107 %mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln516_5"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:110 %mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln517_3"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="45" op_0_bw="32">
<![CDATA[
upzero.exit140:112 %sext_ln517_7 = sext i32 %accumd_load_5

]]></Node>
<StgValue><ssdm name="sext_ln517_7"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:113 %mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln517_4"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:116 %mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln516_3"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:119 %mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln516_7"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:122 %mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln516_4"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="42" op_0_bw="32">
<![CDATA[
upzero.exit140:128 %sext_ln517_9 = sext i32 %accumc_load_8

]]></Node>
<StgValue><ssdm name="sext_ln517_9"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:129 %mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln517_5"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:139 %mul_ln516_6 = mul i41 %sext_ln516_15, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln516_6"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:172 %mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln521"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="768" st_id="29" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:76 %mul_ln517 = mul i41 %sext_ln517_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln517"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:92 %mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln517_1"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
upzero.exit140:96 %mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="771" st_id="29" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:100 %mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln517_2"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:104 %mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln516_1"/></StgValue>
</operation>

<operation id="773" st_id="29" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:107 %mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln516_5"/></StgValue>
</operation>

<operation id="774" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:110 %mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln517_3"/></StgValue>
</operation>

<operation id="775" st_id="29" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:113 %mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln517_4"/></StgValue>
</operation>

<operation id="776" st_id="29" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:116 %mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln516_3"/></StgValue>
</operation>

<operation id="777" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:119 %mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln516_7"/></StgValue>
</operation>

<operation id="778" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:122 %mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln516_4"/></StgValue>
</operation>

<operation id="779" st_id="29" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:129 %mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln517_5"/></StgValue>
</operation>

<operation id="780" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:139 %mul_ln516_6 = mul i41 %sext_ln516_15, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln516_6"/></StgValue>
</operation>

<operation id="781" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:172 %mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln521"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="782" st_id="30" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:76 %mul_ln517 = mul i41 %sext_ln517_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln517"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:92 %mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln517_1"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
upzero.exit140:96 %mul_ln516 = mul i43 %sext_ln516_6, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln516"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:100 %mul_ln517_2 = mul i45 %sext_ln517_5, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln517_2"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:104 %mul_ln516_1 = mul i45 %sext_ln516_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln516_1"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:107 %mul_ln516_5 = mul i46 %sext_ln516_9, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln516_5"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:110 %mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln517_3"/></StgValue>
</operation>

<operation id="789" st_id="30" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:113 %mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln517_4"/></StgValue>
</operation>

<operation id="790" st_id="30" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:116 %mul_ln516_3 = mul i45 %sext_ln516_10, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln516_3"/></StgValue>
</operation>

<operation id="791" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:119 %mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln516_7"/></StgValue>
</operation>

<operation id="792" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:122 %mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln516_4"/></StgValue>
</operation>

<operation id="793" st_id="30" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:129 %mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln517_5"/></StgValue>
</operation>

<operation id="794" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:139 %mul_ln516_6 = mul i41 %sext_ln516_15, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln516_6"/></StgValue>
</operation>

<operation id="795" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:172 %mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln521"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="796" st_id="31" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:76 %mul_ln517 = mul i41 %sext_ln517_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln517"/></StgValue>
</operation>

<operation id="797" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:92 %mul_ln517_1 = mul i44 %sext_ln517_3, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln517_1"/></StgValue>
</operation>

<operation id="798" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="45" op_0_bw="43">
<![CDATA[
upzero.exit140:97 %sext_ln517_4 = sext i43 %mul_ln516

]]></Node>
<StgValue><ssdm name="sext_ln517_4"/></StgValue>
</operation>

<operation id="799" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="46" op_0_bw="45">
<![CDATA[
upzero.exit140:101 %sext_ln516_7 = sext i45 %mul_ln517_2

]]></Node>
<StgValue><ssdm name="sext_ln516_7"/></StgValue>
</operation>

<operation id="800" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:110 %mul_ln517_3 = mul i46 %sext_ln517_6, i46 15504

]]></Node>
<StgValue><ssdm name="mul_ln517_3"/></StgValue>
</operation>

<operation id="801" st_id="31" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:113 %mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln517_4"/></StgValue>
</operation>

<operation id="802" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:119 %mul_ln516_7 = mul i42 %sext_ln516_11, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln516_7"/></StgValue>
</operation>

<operation id="803" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
upzero.exit140:122 %mul_ln516_4 = mul i44 %sext_ln516_12, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln516_4"/></StgValue>
</operation>

<operation id="804" st_id="31" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:129 %mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln517_5"/></StgValue>
</operation>

<operation id="805" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:139 %mul_ln516_6 = mul i41 %sext_ln516_15, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln516_6"/></StgValue>
</operation>

<operation id="806" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:150 %add_ln520_1 = add i45 %sext_ln517_4, i45 %mul_ln516_1

]]></Node>
<StgValue><ssdm name="add_ln520_1"/></StgValue>
</operation>

<operation id="807" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
upzero.exit140:164 %shl_ln19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="808" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="37" op_0_bw="36">
<![CDATA[
upzero.exit140:165 %sext_ln521 = sext i36 %shl_ln19

]]></Node>
<StgValue><ssdm name="sext_ln521"/></StgValue>
</operation>

<operation id="809" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
upzero.exit140:166 %shl_ln521_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln521_1"/></StgValue>
</operation>

<operation id="810" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="37" op_0_bw="34">
<![CDATA[
upzero.exit140:167 %sext_ln521_1 = sext i34 %shl_ln521_1

]]></Node>
<StgValue><ssdm name="sext_ln521_1"/></StgValue>
</operation>

<operation id="811" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
upzero.exit140:168 %sub_ln521 = sub i37 %sext_ln521, i37 %sext_ln521_1

]]></Node>
<StgValue><ssdm name="sub_ln521"/></StgValue>
</operation>

<operation id="812" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:172 %mul_ln521 = mul i39 %sext_ln521_2, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln521"/></StgValue>
</operation>

<operation id="813" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:175 %add_ln521_1 = add i46 %sext_ln516_7, i46 %mul_ln516_5

]]></Node>
<StgValue><ssdm name="add_ln521_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="814" st_id="32" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:76 %mul_ln517 = mul i41 %sext_ln517_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln517"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
upzero.exit140:88 %shl_ln516_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumc_load_2, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln516_2"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="45" op_0_bw="39">
<![CDATA[
upzero.exit140:89 %sext_ln517_2 = sext i39 %shl_ln516_2

]]></Node>
<StgValue><ssdm name="sext_ln517_2"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="46" op_0_bw="44">
<![CDATA[
upzero.exit140:93 %sext_ln516_5 = sext i44 %mul_ln517_1

]]></Node>
<StgValue><ssdm name="sext_ln516_5"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:113 %mul_ln517_4 = mul i45 %sext_ln517_7, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln517_4"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="45" op_0_bw="44">
<![CDATA[
upzero.exit140:123 %sext_ln517_8 = sext i44 %mul_ln516_4

]]></Node>
<StgValue><ssdm name="sext_ln517_8"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
upzero.exit140:125 %shl_ln18 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %accumd_load_7, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="42" op_0_bw="39">
<![CDATA[
upzero.exit140:126 %sext_ln516_13 = sext i39 %shl_ln18

]]></Node>
<StgValue><ssdm name="sext_ln516_13"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:129 %mul_ln517_5 = mul i42 %sext_ln517_9, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln517_5"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
upzero.exit140:131 %shl_ln517_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %accumd_load_8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln517_1"/></StgValue>
</operation>

<operation id="824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="39" op_0_bw="38">
<![CDATA[
upzero.exit140:132 %sext_ln517_10 = sext i38 %shl_ln517_1

]]></Node>
<StgValue><ssdm name="sext_ln517_10"/></StgValue>
</operation>

<operation id="825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
upzero.exit140:133 %shl_ln517_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln517_2"/></StgValue>
</operation>

<operation id="826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="39" op_0_bw="36">
<![CDATA[
upzero.exit140:134 %sext_ln517_11 = sext i36 %shl_ln517_2

]]></Node>
<StgValue><ssdm name="sext_ln517_11"/></StgValue>
</operation>

<operation id="827" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:135 %sub_ln517 = sub i39 %sext_ln517_10, i39 %sext_ln517_11

]]></Node>
<StgValue><ssdm name="sub_ln517"/></StgValue>
</operation>

<operation id="828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="41" op_0_bw="40">
<![CDATA[
upzero.exit140:147 %sext_ln520_1 = sext i40 %tmp34

]]></Node>
<StgValue><ssdm name="sext_ln520_1"/></StgValue>
</operation>

<operation id="829" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:151 %add_ln520_2 = add i45 %add_ln520_1, i45 %sext_ln517_2

]]></Node>
<StgValue><ssdm name="add_ln520_2"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:154 %add_ln520_4 = add i45 %mul_ln516_3, i45 %sext_ln517_8

]]></Node>
<StgValue><ssdm name="add_ln520_4"/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
upzero.exit140:157 %add_ln520_6 = add i41 %mul_ln516_6, i41 %sext_ln520_1

]]></Node>
<StgValue><ssdm name="add_ln520_6"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="39" op_0_bw="37">
<![CDATA[
upzero.exit140:169 %sub_ln521_cast = sext i37 %sub_ln521

]]></Node>
<StgValue><ssdm name="sub_ln521_cast"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:176 %add_ln521_2 = add i46 %add_ln521_1, i46 %sext_ln516_5

]]></Node>
<StgValue><ssdm name="add_ln521_2"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:178 %add_ln521_4 = add i42 %mul_ln516_7, i42 %sext_ln516_13

]]></Node>
<StgValue><ssdm name="add_ln521_4"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
upzero.exit140:181 %add_ln521_6 = add i39 %mul_ln521, i39 %sub_ln521_cast

]]></Node>
<StgValue><ssdm name="add_ln521_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="836" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="42" op_0_bw="41">
<![CDATA[
upzero.exit140:77 %sext_ln516_1 = sext i41 %mul_ln517

]]></Node>
<StgValue><ssdm name="sext_ln516_1"/></StgValue>
</operation>

<operation id="837" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="40" op_0_bw="39">
<![CDATA[
upzero.exit140:136 %sext_ln516_14 = sext i39 %sub_ln517

]]></Node>
<StgValue><ssdm name="sext_ln516_14"/></StgValue>
</operation>

<operation id="838" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="45" op_0_bw="39">
<![CDATA[
upzero.exit140:149 %sext_ln520_2 = sext i39 %add_ln520

]]></Node>
<StgValue><ssdm name="sext_ln520_2"/></StgValue>
</operation>

<operation id="839" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:152 %add_ln520_3 = add i45 %add_ln520_2, i45 %sext_ln520_2

]]></Node>
<StgValue><ssdm name="add_ln520_3"/></StgValue>
</operation>

<operation id="840" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="46" op_0_bw="45">
<![CDATA[
upzero.exit140:155 %sext_ln520_4 = sext i45 %add_ln520_4

]]></Node>
<StgValue><ssdm name="sext_ln520_4"/></StgValue>
</operation>

<operation id="841" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:156 %add_ln520_5 = add i46 %sext_ln520_4, i46 %mul_ln517_3

]]></Node>
<StgValue><ssdm name="add_ln520_5"/></StgValue>
</operation>

<operation id="842" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="42" op_0_bw="41">
<![CDATA[
upzero.exit140:158 %sext_ln520_5 = sext i41 %add_ln520_6

]]></Node>
<StgValue><ssdm name="sext_ln520_5"/></StgValue>
</operation>

<operation id="843" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:159 %add_ln520_7 = add i42 %sext_ln520_5, i42 %mul_ln517_5

]]></Node>
<StgValue><ssdm name="add_ln520_7"/></StgValue>
</operation>

<operation id="844" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
upzero.exit140:173 %add_ln521 = add i42 %mul_ln516_2, i42 %sext_ln516_1

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="845" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="45" op_0_bw="42">
<![CDATA[
upzero.exit140:179 %sext_ln521_4 = sext i42 %add_ln521_4

]]></Node>
<StgValue><ssdm name="sext_ln521_4"/></StgValue>
</operation>

<operation id="846" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:180 %add_ln521_5 = add i45 %sext_ln521_4, i45 %mul_ln517_4

]]></Node>
<StgValue><ssdm name="add_ln521_5"/></StgValue>
</operation>

<operation id="847" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="40" op_0_bw="39">
<![CDATA[
upzero.exit140:182 %sext_ln521_5 = sext i39 %add_ln521_6

]]></Node>
<StgValue><ssdm name="sext_ln521_5"/></StgValue>
</operation>

<operation id="848" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit140:183 %add_ln521_7 = add i40 %sext_ln521_5, i40 %sext_ln516_14

]]></Node>
<StgValue><ssdm name="add_ln521_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="46" op_0_bw="42">
<![CDATA[
upzero.exit140:160 %sext_ln520_6 = sext i42 %add_ln520_7

]]></Node>
<StgValue><ssdm name="sext_ln520_6"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:161 %add_ln520_8 = add i46 %sext_ln520_6, i46 %add_ln520_5

]]></Node>
<StgValue><ssdm name="add_ln520_8"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="46" op_0_bw="42">
<![CDATA[
upzero.exit140:174 %sext_ln521_3 = sext i42 %add_ln521

]]></Node>
<StgValue><ssdm name="sext_ln521_3"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:177 %add_ln521_3 = add i46 %add_ln521_2, i46 %sext_ln521_3

]]></Node>
<StgValue><ssdm name="add_ln521_3"/></StgValue>
</operation>

<operation id="853" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="45" op_0_bw="40">
<![CDATA[
upzero.exit140:184 %sext_ln521_6 = sext i40 %add_ln521_7

]]></Node>
<StgValue><ssdm name="sext_ln521_6"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
upzero.exit140:185 %add_ln521_8 = add i45 %sext_ln521_6, i45 %add_ln521_5

]]></Node>
<StgValue><ssdm name="add_ln521_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="46" op_0_bw="45">
<![CDATA[
upzero.exit140:153 %sext_ln520_3 = sext i45 %add_ln520_3

]]></Node>
<StgValue><ssdm name="sext_ln520_3"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:162 %xa1_1 = add i46 %add_ln520_8, i46 %sext_ln520_3

]]></Node>
<StgValue><ssdm name="xa1_1"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="46" op_0_bw="45">
<![CDATA[
upzero.exit140:186 %sext_ln521_7 = sext i45 %add_ln521_8

]]></Node>
<StgValue><ssdm name="sext_ln521_7"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit140:187 %xa2 = add i46 %sext_ln521_7, i46 %add_ln521_3

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:188 %trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:189 %store_ln524 = store i32 %trunc_ln18, i32 %xout1

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit140:190 %trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit140:191 %store_ln525 = store i32 %trunc_ln19, i32 %xout2

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0">
<![CDATA[
upzero.exit140:214 %ret_ln537 = ret

]]></Node>
<StgValue><ssdm name="ret_ln537"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
