{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727783683736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727783683736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:54:43 2024 " "Processing started: Tue Oct 01 20:54:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727783683736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783683736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783683736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727783683993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727783683993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.bdf" "" { Schematic "C:/LogicCircuit/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimaltobinaryencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimaltobinaryencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimaltobinaryencoder " "Found entity 1: decimaltobinaryencoder" {  } { { "decimaltobinaryencoder.bdf" "" { Schematic "C:/LogicCircuit/decimaltobinaryencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcomparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobitcomparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcomparator " "Found entity 1: twobitcomparator" {  } { { "twobitcomparator.bdf" "" { Schematic "C:/LogicCircuit/twobitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "C:/LogicCircuit/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitripplecarryadder " "Found entity 1: fourbitripplecarryadder" {  } { { "fourbitripplecarryadder.bdf" "" { Schematic "C:/LogicCircuit/fourbitripplecarryadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex2 " "Found entity 1: week3_ex2" {  } { { "week3_ex2.bdf" "" { Schematic "C:/LogicCircuit/week3_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex3 " "Found entity 1: week3_ex3" {  } { { "week3_ex3.bdf" "" { Schematic "C:/LogicCircuit/week3_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1 " "Found entity 1: week4_ex1" {  } { { "week4_ex1.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1_2 " "Found entity 1: week4_ex1_2" {  } { { "week4_ex1_2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex2 " "Found entity 1: week4_ex2" {  } { { "week4_ex2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex3 " "Found entity 1: week4_ex3" {  } { { "week4_ex3.bdf" "" { Schematic "C:/LogicCircuit/week4_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex4 " "Found entity 1: week4_ex4" {  } { { "week4_ex4.bdf" "" { Schematic "C:/LogicCircuit/week4_ex4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex5 " "Found entity 1: week4_ex5" {  } { { "week4_ex5.bdf" "" { Schematic "C:/LogicCircuit/week4_ex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitregister " "Found entity 1: fourbitregister" {  } { { "fourbitregister.bdf" "" { Schematic "C:/LogicCircuit/fourbitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week5_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week5_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week5_ex2 " "Found entity 1: week5_ex2" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyfourdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobyfourdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobyfourdecoder " "Found entity 1: twobyfourdecoder" {  } { { "twobyfourdecoder.bdf" "" { Schematic "C:/LogicCircuit/twobyfourdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727783688546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783688546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "week5_ex2 " "Elaborating entity \"week5_ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727783688571 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[0\] Dout " "Bus \"Dout1\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[1\] Dout " "Bus \"Dout1\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 168 536 832 185 "Dout1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[2\] Dout " "Bus \"Dout1\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 312 536 832 329 "Dout1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[3\] Dout " "Bus \"Dout1\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 448 536 832 465 "Dout1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[3..0\] Dout " "Bus \"Dout2\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[1\] Dout " "Bus \"Dout2\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 184 544 832 201 "Dout2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[2\] Dout " "Bus \"Dout2\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 328 544 832 345 "Dout2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[3\] Dout " "Bus \"Dout2\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 464 544 832 481 "Dout2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[3..0\] Dout " "Bus \"Dout3\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[2\] Dout " "Bus \"Dout3\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 344 552 832 361 "Dout3\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[3\] Dout " "Bus \"Dout3\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 480 552 832 497 "Dout3\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[0\] Dout " "Bus \"Dout3\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 72 552 832 89 "Dout3\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[3..0\] Dout " "Bus \"Dout1\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688572 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[0\] Dout " "Bus \"Dout2\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[1\] Dout " "Bus \"Dout3\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUX41 inst17 " "Block or symbol \"MUX41\" of instance \"inst17\" overlaps another block or symbol" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 16 832 936 160 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUX41 inst19 " "Block or symbol \"MUX41\" of instance \"inst19\" overlaps another block or symbol" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 288 832 936 432 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout " "Converted elements in bus name \"Dout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout\[3..0\] Dout3..0 " "Converted element name(s) from \"Dout\[3..0\]\" to \"Dout3..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 208 1064 1240 224 "Dout\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 208 1064 1240 224 "Dout\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout1 " "Converted elements in bus name \"Dout1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[0\] Dout10 " "Converted element name(s) from \"Dout1\[0\]\" to \"Dout10\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[1\] Dout11 " "Converted element name(s) from \"Dout1\[1\]\" to \"Dout11\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 168 536 832 185 "Dout1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[2\] Dout12 " "Converted element name(s) from \"Dout1\[2\]\" to \"Dout12\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 312 536 832 329 "Dout1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[3\] Dout13 " "Converted element name(s) from \"Dout1\[3\]\" to \"Dout13\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 448 536 832 465 "Dout1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[3..0\] Dout13..0 " "Converted element name(s) from \"Dout1\[3..0\]\" to \"Dout13..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } { 168 536 832 185 "Dout1\[1\]" "" } { 312 536 832 329 "Dout1\[2\]" "" } { 448 536 832 465 "Dout1\[3\]" "" } { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout2 " "Converted elements in bus name \"Dout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[3..0\] Dout23..0 " "Converted element name(s) from \"Dout2\[3..0\]\" to \"Dout23..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[1\] Dout21 " "Converted element name(s) from \"Dout2\[1\]\" to \"Dout21\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 184 544 832 201 "Dout2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[2\] Dout22 " "Converted element name(s) from \"Dout2\[2\]\" to \"Dout22\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 328 544 832 345 "Dout2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[3\] Dout23 " "Converted element name(s) from \"Dout2\[3\]\" to \"Dout23\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 464 544 832 481 "Dout2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[0\] Dout20 " "Converted element name(s) from \"Dout2\[0\]\" to \"Dout20\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } { 184 544 832 201 "Dout2\[1\]" "" } { 328 544 832 345 "Dout2\[2\]" "" } { 464 544 832 481 "Dout2\[3\]" "" } { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout3 " "Converted elements in bus name \"Dout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[3..0\] Dout33..0 " "Converted element name(s) from \"Dout3\[3..0\]\" to \"Dout33..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[2\] Dout32 " "Converted element name(s) from \"Dout3\[2\]\" to \"Dout32\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 344 552 832 361 "Dout3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[3\] Dout33 " "Converted element name(s) from \"Dout3\[3\]\" to \"Dout33\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 480 552 832 497 "Dout3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[0\] Dout30 " "Converted element name(s) from \"Dout3\[0\]\" to \"Dout30\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 72 552 832 89 "Dout3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[1\] Dout31 " "Converted element name(s) from \"Dout3\[1\]\" to \"Dout31\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727783688573 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } { 344 552 832 361 "Dout3\[2\]" "" } { 480 552 832 497 "Dout3\[3\]" "" } { 72 552 832 89 "Dout3\[0\]" "" } { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727783688573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 MUX41:inst20 " "Elaborating entity \"MUX41\" for hierarchy \"MUX41:inst20\"" {  } { { "week5_ex2.bdf" "inst20" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 424 832 936 568 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727783688588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX41:inst20 " "Elaborated megafunction instantiation \"MUX41:inst20\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 424 832 936 568 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727783688588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitregister fourbitregister:inst6 " "Elaborating entity \"fourbitregister\" for hierarchy \"fourbitregister:inst6\"" {  } { { "week5_ex2.bdf" "inst6" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 336 368 528 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727783688588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobyfourdecoder twobyfourdecoder:inst30 " "Elaborating entity \"twobyfourdecoder\" for hierarchy \"twobyfourdecoder:inst30\"" {  } { { "week5_ex2.bdf" "inst30" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 728 -24 72 856 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727783688589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727783688854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727783689011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727783689011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727783689029 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727783689029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727783689029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727783689029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727783689040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:54:49 2024 " "Processing ended: Tue Oct 01 20:54:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727783689040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727783689040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727783689040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783689040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 38 s " "Quartus Prime Flow was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727783689644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727783690016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727783690016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:54:49 2024 " "Processing started: Tue Oct 01 20:54:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727783690016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727783690016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727783690016 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727783690088 ""}
{ "Info" "0" "" "Project  = LogicCircuit" {  } {  } 0 0 "Project  = LogicCircuit" 0 0 "Fitter" 0 0 1727783690089 ""}
{ "Info" "0" "" "Revision = LogicCircuit" {  } {  } 0 0 "Revision = LogicCircuit" 0 0 "Fitter" 0 0 1727783690089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727783690164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727783690165 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicCircuit 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"LogicCircuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727783690169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727783690197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727783690197 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727783690479 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727783690496 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727783690560 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1727783690671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727783695159 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 16 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727783695261 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727783695261 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783695262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727783695263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727783695263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727783695263 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727783695263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727783695263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727783695264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicCircuit.sdc " "Synopsys Design Constraints File file not found: 'LogicCircuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727783695673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727783695673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727783695674 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1727783695674 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727783695674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727783695680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727783695680 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727783695680 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783695700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727783699003 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727783699098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783703586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727783706141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727783706804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783706804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727783707612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/LogicCircuit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727783710729 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727783710729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727783710897 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1727783710897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727783710897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783710900 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727783711452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727783711482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727783711687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727783711687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727783712239 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727783714119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicCircuit/output_files/LogicCircuit.fit.smsg " "Generated suppressed messages file C:/LogicCircuit/output_files/LogicCircuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727783714287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7486 " "Peak virtual memory: 7486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727783714642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:55:14 2024 " "Processing ended: Tue Oct 01 20:55:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727783714642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727783714642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727783714642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727783714642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 43 s " "Quartus Prime Flow was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727783715311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727783715554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727783715554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 20:55:15 2024 " "Processing started: Tue Oct 01 20:55:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727783715554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727783715554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727783715554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1727783716126 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1727783716127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727783716144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 20:55:16 2024 " "Processing ended: Tue Oct 01 20:55:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727783716144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727783716144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727783716144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727783716144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 45 s " "Quartus Prime Flow was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727783716721 ""}
