

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Wed Apr 25 14:52:59 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        flatten
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1237|  1237|  1237|  1237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1236|  1236|       206|          -|          -|     6|    no    |
        | + Loop 1.1      |   204|   204|        34|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      60|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      60|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_112_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_184_p2        |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_225_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_245_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_7_fu_194_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_8_fu_254_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_s_fu_235_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_1_fu_172_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_5_fu_142_p2      |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_178_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_106_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_219_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 167|          76|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_73   |   9|          2|    3|          6|
    |j_reg_84   |   9|          2|    3|          6|
    |k_reg_95   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_1_reg_270          |   3|   0|    3|          0|
    |i_reg_73             |   3|   0|    3|          0|
    |j_1_reg_288          |   3|   0|    3|          0|
    |j_reg_84             |   3|   0|    3|          0|
    |k_1_reg_306          |   5|   0|    5|          0|
    |k_reg_95             |   5|   0|    5|          0|
    |tmp_11_cast_reg_293  |   7|   0|   11|          4|
    |tmp_1_reg_280        |   6|   0|   11|          5|
    |tmp_4_reg_298        |   3|   0|    7|          4|
    |tmp_5_reg_275        |   6|   0|    7|          1|
    |tmp_8_reg_316        |  11|   0|   11|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  60|   0|   74|         14|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    flatten   | return value |
|output_r_address0  | out |   10|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x float]* %output_r) nounwind, !map !7"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x float]* %input_r) nounwind, !map !13"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @flatten_str) nounwind"
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [flatten/solution1/.tcls/flatten.c:6]

 <State 2> : 1.96ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -2" [flatten/solution1/.tcls/flatten.c:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [flatten/solution1/.tcls/flatten.c:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [flatten/solution1/.tcls/flatten.c:6]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [flatten/solution1/.tcls/flatten.c:6]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp to i7" [flatten/solution1/.tcls/flatten.c:6]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)" [flatten/solution1/.tcls/flatten.c:6]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_2 to i7" [flatten/solution1/.tcls/flatten.c:9]
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%tmp_5 = sub i7 %p_shl1_cast, %p_shl2_cast" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)" [flatten/solution1/.tcls/flatten.c:9]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [flatten/solution1/.tcls/flatten.c:9]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)" [flatten/solution1/.tcls/flatten.c:9]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i8 %p_shl5 to i11" [flatten/solution1/.tcls/flatten.c:9]
ST_2 : Operation 24 [1/1] (1.95ns)   --->   "%tmp_1 = sub i11 %p_shl_cast, %p_shl5_cast" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader3" [flatten/solution1/.tcls/flatten.c:7]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [flatten/solution1/.tcls/flatten.c:10]

 <State 3> : 1.87ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader3.preheader ], [ %j_1, %.preheader3.loopexit ]"
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -2" [flatten/solution1/.tcls/flatten.c:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [flatten/solution1/.tcls/flatten.c:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [flatten/solution1/.tcls/flatten.c:7]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %j to i7" [flatten/solution1/.tcls/flatten.c:7]
ST_3 : Operation 33 [1/1] (1.87ns)   --->   "%tmp_7 = add i7 %tmp_3_cast, %tmp_5" [flatten/solution1/.tcls/flatten.c:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_7, i4 0)" [flatten/solution1/.tcls/flatten.c:9]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j, i4 0)" [flatten/solution1/.tcls/flatten.c:9]
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [flatten/solution1/.tcls/flatten.c:8]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 5.23ns
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_cast3 = zext i5 %k to i7" [flatten/solution1/.tcls/flatten.c:8]
ST_4 : Operation 40 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %k, -16" [flatten/solution1/.tcls/flatten.c:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [flatten/solution1/.tcls/flatten.c:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [flatten/solution1/.tcls/flatten.c:8]
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %k to i11" [flatten/solution1/.tcls/flatten.c:9]
ST_4 : Operation 45 [1/1] (1.97ns)   --->   "%tmp_s = add i11 %tmp_11_cast, %tmp_6_cast" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_s to i64" [flatten/solution1/.tcls/flatten.c:9]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [576 x float]* %input_r, i64 0, i64 %tmp_12_cast" [flatten/solution1/.tcls/flatten.c:9]
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 49 [1/1] (1.87ns)   --->   "%tmp1 = add i7 %k_cast3, %tmp_4" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i7 %tmp1 to i11" [flatten/solution1/.tcls/flatten.c:9]
ST_4 : Operation 51 [1/1] (1.97ns)   --->   "%tmp_8 = add i11 %tmp_1, %tmp1_cast" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader3"

 <State 5> : 6.51ns
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i11 %tmp_8 to i32" [flatten/solution1/.tcls/flatten.c:9]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %tmp_8_cast to i64" [flatten/solution1/.tcls/flatten.c:9]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [576 x float]* %output_r, i64 0, i64 %tmp_9" [flatten/solution1/.tcls/flatten.c:9]
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "store float %input_load, float* %output_addr, align 4" [flatten/solution1/.tcls/flatten.c:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [flatten/solution1/.tcls/flatten.c:8]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specbitsmap      ) [ 000000]
StgValue_7  (specbitsmap      ) [ 000000]
StgValue_8  (spectopmodule    ) [ 000000]
StgValue_9  (br               ) [ 011111]
i           (phi              ) [ 001000]
exitcond2   (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
i_1         (add              ) [ 011111]
StgValue_14 (br               ) [ 000000]
tmp         (bitconcatenate   ) [ 000000]
p_shl1_cast (zext             ) [ 000000]
tmp_2       (bitconcatenate   ) [ 000000]
p_shl2_cast (zext             ) [ 000000]
tmp_5       (sub              ) [ 000111]
p_shl       (bitconcatenate   ) [ 000000]
p_shl_cast  (zext             ) [ 000000]
p_shl5      (bitconcatenate   ) [ 000000]
p_shl5_cast (zext             ) [ 000000]
tmp_1       (sub              ) [ 000111]
StgValue_25 (br               ) [ 001111]
StgValue_26 (ret              ) [ 000000]
j           (phi              ) [ 000100]
exitcond1   (icmp             ) [ 001111]
empty_2     (speclooptripcount) [ 000000]
j_1         (add              ) [ 001111]
StgValue_31 (br               ) [ 000000]
tmp_3_cast  (zext             ) [ 000000]
tmp_7       (add              ) [ 000000]
tmp_11_cast (bitconcatenate   ) [ 000011]
tmp_4       (bitconcatenate   ) [ 000011]
StgValue_36 (br               ) [ 001111]
StgValue_37 (br               ) [ 011111]
k           (phi              ) [ 000010]
k_cast3     (zext             ) [ 000000]
exitcond    (icmp             ) [ 001111]
empty_3     (speclooptripcount) [ 000000]
k_1         (add              ) [ 001111]
StgValue_43 (br               ) [ 000000]
tmp_6_cast  (zext             ) [ 000000]
tmp_s       (add              ) [ 000000]
tmp_12_cast (zext             ) [ 000000]
input_addr  (getelementptr    ) [ 000001]
tmp1        (add              ) [ 000000]
tmp1_cast   (zext             ) [ 000000]
tmp_8       (add              ) [ 000001]
StgValue_52 (br               ) [ 001111]
input_load  (load             ) [ 000000]
tmp_8_cast  (sext             ) [ 000000]
tmp_9       (zext             ) [ 000000]
output_addr (getelementptr    ) [ 000000]
StgValue_57 (store            ) [ 000000]
StgValue_58 (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="11" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="10" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_57_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/5 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="1"/>
<pin id="75" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="j_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="1"/>
<pin id="86" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="k_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="1"/>
<pin id="97" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="k_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="exitcond2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_shl1_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_shl2_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_shl_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl5_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_3_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="1"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_11_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_cast3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast3/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_6_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_12_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="1"/>
<pin id="248" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp1_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_8_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="2"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_8_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_9_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_5_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="2"/>
<pin id="282" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="j_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_11_cast_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_4_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="1"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="k_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="input_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="1"/>
<pin id="313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_8_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="1"/>
<pin id="318" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="46" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="55" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="77" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="77" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="77" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="126" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="77" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="77" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="156" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="88" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="88" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="88" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="88" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="99" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="99" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="99" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="99" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="249"><net_src comp="215" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="273"><net_src comp="112" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="278"><net_src comp="142" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="283"><net_src comp="172" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="291"><net_src comp="184" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="296"><net_src comp="199" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="301"><net_src comp="207" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="309"><net_src comp="225" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="314"><net_src comp="48" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="319"><net_src comp="254" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: flatten : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_14 : 2
		tmp : 1
		p_shl1_cast : 2
		tmp_2 : 1
		p_shl2_cast : 2
		tmp_5 : 3
		p_shl : 1
		p_shl_cast : 2
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_1 : 3
	State 3
		exitcond1 : 1
		j_1 : 1
		StgValue_31 : 2
		tmp_3_cast : 1
		tmp_7 : 2
		tmp_11_cast : 3
		tmp_4 : 1
	State 4
		k_cast3 : 1
		exitcond : 1
		k_1 : 1
		StgValue_43 : 2
		tmp_6_cast : 1
		tmp_s : 2
		tmp_12_cast : 3
		input_addr : 4
		input_load : 5
		tmp1 : 2
		tmp1_cast : 3
		tmp_8 : 4
	State 5
		tmp_9 : 1
		output_addr : 2
		StgValue_57 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     i_1_fu_112     |    0    |    12   |
|          |     j_1_fu_184     |    0    |    12   |
|          |    tmp_7_fu_194    |    0    |    15   |
|    add   |     k_1_fu_225     |    0    |    15   |
|          |    tmp_s_fu_235    |    0    |    18   |
|          |     tmp1_fu_245    |    0    |    15   |
|          |    tmp_8_fu_254    |    0    |    18   |
|----------|--------------------|---------|---------|
|    sub   |    tmp_5_fu_142    |    0    |    15   |
|          |    tmp_1_fu_172    |    0    |    17   |
|----------|--------------------|---------|---------|
|          |  exitcond2_fu_106  |    0    |    9    |
|   icmp   |  exitcond1_fu_178  |    0    |    9    |
|          |   exitcond_fu_219  |    0    |    11   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_118     |    0    |    0    |
|          |    tmp_2_fu_130    |    0    |    0    |
|bitconcatenate|    p_shl_fu_148    |    0    |    0    |
|          |    p_shl5_fu_160   |    0    |    0    |
|          | tmp_11_cast_fu_199 |    0    |    0    |
|          |    tmp_4_fu_207    |    0    |    0    |
|----------|--------------------|---------|---------|
|          | p_shl1_cast_fu_126 |    0    |    0    |
|          | p_shl2_cast_fu_138 |    0    |    0    |
|          |  p_shl_cast_fu_156 |    0    |    0    |
|          | p_shl5_cast_fu_168 |    0    |    0    |
|   zext   |  tmp_3_cast_fu_190 |    0    |    0    |
|          |   k_cast3_fu_215   |    0    |    0    |
|          |  tmp_6_cast_fu_231 |    0    |    0    |
|          | tmp_12_cast_fu_240 |    0    |    0    |
|          |  tmp1_cast_fu_250  |    0    |    0    |
|          |    tmp_9_fu_262    |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |  tmp_8_cast_fu_259 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   166   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_270    |    3   |
|      i_reg_73     |    3   |
| input_addr_reg_311|   10   |
|    j_1_reg_288    |    3   |
|      j_reg_84     |    3   |
|    k_1_reg_306    |    5   |
|      k_reg_95     |    5   |
|tmp_11_cast_reg_293|   11   |
|   tmp_1_reg_280   |   11   |
|   tmp_4_reg_298   |    7   |
|   tmp_5_reg_275   |    7   |
|   tmp_8_reg_316   |   11   |
+-------------------+--------+
|       Total       |   79   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   79   |   175  |
+-----------+--------+--------+--------+
