<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memory</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memory'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memory')">memory</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/maxma2/Documents/ECE511/mp3/sim/../hdl/memory.sv')">/home/maxma2/Documents/ECE511/mp3/sim/../hdl/memory.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_14"  onclick="showContent('inst_tag_14')">top_tb.dut.memory_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_memory'>
<hr>
<a name="inst_tag_14"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_14" >top_tb.dut.memory_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_7" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memory'>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod8.html" >memory</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1733663470" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1030812867" >Cover properties</a></td>
<td class="wht cl rt">384</td>
<td class="s10 cl rt">384</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">384</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1787679512" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">384</td>
<td class="s10 cl rt">384</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">384</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1030812867"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1488395597"></a>
gen_bus_msg_addr_accesssed[0].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7949</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="980240230"></a>
gen_bus_msg_addr_accesssed[10].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">257</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="970060025"></a>
gen_bus_msg_addr_accesssed[11].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">353</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1374607016"></a>
gen_bus_msg_addr_accesssed[12].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">224</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="575693239"></a>
gen_bus_msg_addr_accesssed[13].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">284</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1768973802"></a>
gen_bus_msg_addr_accesssed[14].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">287</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="181326453"></a>
gen_bus_msg_addr_accesssed[15].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">341</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2131626708"></a>
gen_bus_msg_addr_accesssed[16].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">504</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="213040333"></a>
gen_bus_msg_addr_accesssed[17].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">342</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1737259922"></a>
gen_bus_msg_addr_accesssed[18].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">349</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="607407119"></a>
gen_bus_msg_addr_accesssed[19].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">333</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="237085300"></a>
gen_bus_msg_addr_accesssed[1].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">355</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="745240667"></a>
gen_bus_msg_addr_accesssed[20].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">348</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1599426374"></a>
gen_bus_msg_addr_accesssed[21].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">309</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="350873881"></a>
gen_bus_msg_addr_accesssed[22].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">267</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1993793160"></a>
gen_bus_msg_addr_accesssed[23].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">290</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="43492905"></a>
gen_bus_msg_addr_accesssed[24].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">392</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1906807350"></a>
gen_bus_msg_addr_accesssed[25].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">310</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="437859691"></a>
gen_bus_msg_addr_accesssed[26].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">308</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1512440564"></a>
gen_bus_msg_addr_accesssed[27].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">289</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="832226477"></a>
gen_bus_msg_addr_accesssed[28].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">332</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1118073778"></a>
gen_bus_msg_addr_accesssed[29].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">361</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1962566197"></a>
gen_bus_msg_addr_accesssed[2].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">422</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1824245732"></a>
gen_bus_msg_addr_accesssed[30].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">327</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="126054523"></a>
gen_bus_msg_addr_accesssed[31].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">233</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2076354778"></a>
gen_bus_msg_addr_accesssed[32].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">275</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="268312263"></a>
gen_bus_msg_addr_accesssed[33].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">236</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1681987992"></a>
gen_bus_msg_addr_accesssed[34].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">346</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="662679049"></a>
gen_bus_msg_addr_accesssed[35].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">354</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1287621206"></a>
gen_bus_msg_addr_accesssed[36].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">296</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1057045835"></a>
gen_bus_msg_addr_accesssed[37].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">349</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="893254420"></a>
gen_bus_msg_addr_accesssed[38].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">332</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1451412621"></a>
gen_bus_msg_addr_accesssed[39].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">310</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="606920202"></a>
gen_bus_msg_addr_accesssed[3].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">383</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="98764835"></a>
gen_bus_msg_addr_accesssed[40].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">400</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1851535420"></a>
gen_bus_msg_addr_accesssed[41].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">327</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="493131621"></a>
gen_bus_msg_addr_accesssed[42].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">404</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1457168634"></a>
gen_bus_msg_addr_accesssed[43].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">272</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="887498407"></a>
gen_bus_msg_addr_accesssed[44].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">297</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1062801848"></a>
gen_bus_msg_addr_accesssed[45].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">330</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1281865193"></a>
gen_bus_msg_addr_accesssed[46].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">315</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="668435062"></a>
gen_bus_msg_addr_accesssed[47].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">370</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1676231979"></a>
gen_bus_msg_addr_accesssed[48].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">406</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="274068276"></a>
gen_bus_msg_addr_accesssed[49].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">303</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1118560695"></a>
gen_bus_msg_addr_accesssed[4].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">326</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1626716062"></a>
gen_bus_msg_addr_accesssed[50].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">330</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="717950979"></a>
gen_bus_msg_addr_accesssed[51].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">334</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1232349276"></a>
gen_bus_msg_addr_accesssed[52].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">343</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1112317765"></a>
gen_bus_msg_addr_accesssed[53].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">199</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="837982490"></a>
gen_bus_msg_addr_accesssed[54].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">333</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1506684551"></a>
gen_bus_msg_addr_accesssed[55].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">288</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="443615704"></a>
gen_bus_msg_addr_accesssed[56].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">342</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1901051337"></a>
gen_bus_msg_addr_accesssed[57].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">415</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="49248918"></a>
gen_bus_msg_addr_accesssed[58].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">361</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1999549173"></a>
gen_bus_msg_addr_accesssed[59].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">301</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1450925704"></a>
gen_bus_msg_addr_accesssed[5].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">290</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="942770337"></a>
gen_bus_msg_addr_accesssed[60].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">300</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1007529918"></a>
gen_bus_msg_addr_accesssed[61].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">265</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1337137123"></a>
gen_bus_msg_addr_accesssed[62].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">389</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="613163132"></a>
gen_bus_msg_addr_accesssed[63].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">308</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="274555193"></a>
gen_bus_msg_addr_accesssed[6].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">290</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2000036090"></a>
gen_bus_msg_addr_accesssed[7].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">262</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="569450309"></a>
gen_bus_msg_addr_accesssed[8].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">238</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1156030588"></a>
gen_bus_msg_addr_accesssed[9].cover_bus_msg_addr_accessed</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">301</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1708658623"></a>
gen_memory_coherence_states[0].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7832</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1607852931"></a>
gen_memory_coherence_states[0].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">82</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="928336141"></a>
gen_memory_coherence_states[0].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19629</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="24018217"></a>
gen_memory_coherence_states[0].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">737</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1493834349"></a>
gen_memory_coherence_states[0].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="851341542"></a>
gen_memory_coherence_states[10].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3015</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="318649302"></a>
gen_memory_coherence_states[10].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">41</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="728465292"></a>
gen_memory_coherence_states[10].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">14743</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1270251266"></a>
gen_memory_coherence_states[10].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10481</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1344375866"></a>
gen_memory_coherence_states[10].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1181107303"></a>
gen_memory_coherence_states[11].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3957</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="11116459"></a>
gen_memory_coherence_states[11].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">62</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="398699531"></a>
gen_memory_coherence_states[11].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21409</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="940485505"></a>
gen_memory_coherence_states[11].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2852</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1674141627"></a>
gen_memory_coherence_states[11].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1510873064"></a>
gen_memory_coherence_states[12].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3311</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="340882220"></a>
gen_memory_coherence_states[12].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">53</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="68933770"></a>
gen_memory_coherence_states[12].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20270</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="610719744"></a>
gen_memory_coherence_states[12].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4648</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2003907388"></a>
gen_memory_coherence_states[12].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1840638825"></a>
gen_memory_coherence_states[13].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4500</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="670647981"></a>
gen_memory_coherence_states[13].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">61</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="260831991"></a>
gen_memory_coherence_states[13].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22982</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="280953983"></a>
gen_memory_coherence_states[13].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">741</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1961294147"></a>
gen_memory_coherence_states[13].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2124562710"></a>
gen_memory_coherence_states[14].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4443</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1000413742"></a>
gen_memory_coherence_states[14].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">53</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="590597752"></a>
gen_memory_coherence_states[14].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22189</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="48811778"></a>
gen_memory_coherence_states[14].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1598</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1631528386"></a>
gen_memory_coherence_states[14].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1794796949"></a>
gen_memory_coherence_states[15].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4243</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1330179503"></a>
gen_memory_coherence_states[15].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="920363513"></a>
gen_memory_coherence_states[15].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21839</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="378577539"></a>
gen_memory_coherence_states[15].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2139</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1301762625"></a>
gen_memory_coherence_states[15].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1465031188"></a>
gen_memory_coherence_states[16].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5357</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1659945264"></a>
gen_memory_coherence_states[16].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">76</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1250129274"></a>
gen_memory_coherence_states[16].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20568</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="708343300"></a>
gen_memory_coherence_states[16].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2280</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="971996864"></a>
gen_memory_coherence_states[16].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1135265427"></a>
gen_memory_coherence_states[17].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5009</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1989711025"></a>
gen_memory_coherence_states[17].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">67</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1579895035"></a>
gen_memory_coherence_states[17].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21339</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1038109061"></a>
gen_memory_coherence_states[17].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1868</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="642231103"></a>
gen_memory_coherence_states[17].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="805499666"></a>
gen_memory_coherence_states[18].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4301</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1975490510"></a>
gen_memory_coherence_states[18].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">70</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1909660796"></a>
gen_memory_coherence_states[18].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">23250</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1367874822"></a>
gen_memory_coherence_states[18].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">664</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="312465342"></a>
gen_memory_coherence_states[18].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="475733905"></a>
gen_memory_coherence_states[19].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5943</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1645724749"></a>
gen_memory_coherence_states[19].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">69</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2055540739"></a>
gen_memory_coherence_states[19].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19320</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1697640583"></a>
gen_memory_coherence_states[19].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2948</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="17300419"></a>
gen_memory_coherence_states[19].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="241641632"></a>
gen_memory_coherence_states[1].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4158</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="342447324"></a>
gen_memory_coherence_states[1].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">54</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1021964114"></a>
gen_memory_coherence_states[1].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">16975</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1974318472"></a>
gen_memory_coherence_states[1].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7090</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="850832692"></a>
gen_memory_coherence_states[1].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1493325499"></a>
gen_memory_coherence_states[20].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5208</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1631650953"></a>
gen_memory_coherence_states[20].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">68</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1221834963"></a>
gen_memory_coherence_states[20].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19720</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="680048989"></a>
gen_memory_coherence_states[20].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3281</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1000291175"></a>
gen_memory_coherence_states[20].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1163559738"></a>
gen_memory_coherence_states[21].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4778</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1961416714"></a>
gen_memory_coherence_states[21].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">55</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1551600724"></a>
gen_memory_coherence_states[21].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20664</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1009814750"></a>
gen_memory_coherence_states[21].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2788</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="670525414"></a>
gen_memory_coherence_states[21].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="833793977"></a>
gen_memory_coherence_states[22].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2982</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2003784821"></a>
gen_memory_coherence_states[22].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">38</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1881366485"></a>
gen_memory_coherence_states[22].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">15619</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1339580511"></a>
gen_memory_coherence_states[22].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9642</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="340759653"></a>
gen_memory_coherence_states[22].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="504028216"></a>
gen_memory_coherence_states[23].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3162</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1674019060"></a>
gen_memory_coherence_states[23].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">62</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2083835050"></a>
gen_memory_coherence_states[23].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">24601</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1669346272"></a>
gen_memory_coherence_states[23].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">460</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="10993892"></a>
gen_memory_coherence_states[23].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="174262455"></a>
gen_memory_coherence_states[24].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4867</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1344253299"></a>
gen_memory_coherence_states[24].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1754069289"></a>
gen_memory_coherence_states[24].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20153</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1999112033"></a>
gen_memory_coherence_states[24].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3195</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="318771869"></a>
gen_memory_coherence_states[24].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="155503306"></a>
gen_memory_coherence_states[25].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4925</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1014487538"></a>
gen_memory_coherence_states[25].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">56</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1424303528"></a>
gen_memory_coherence_states[25].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19799</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1966089502"></a>
gen_memory_coherence_states[25].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3503</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="648537630"></a>
gen_memory_coherence_states[25].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="485269067"></a>
gen_memory_coherence_states[26].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4068</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="684721777"></a>
gen_memory_coherence_states[26].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">58</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1094537767"></a>
gen_memory_coherence_states[26].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22481</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1636323741"></a>
gen_memory_coherence_states[26].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1676</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="978303391"></a>
gen_memory_coherence_states[26].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="815034828"></a>
gen_memory_coherence_states[27].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4330</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="354956016"></a>
gen_memory_coherence_states[27].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">62</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="764772006"></a>
gen_memory_coherence_states[27].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">23538</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1306557980"></a>
gen_memory_coherence_states[27].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">356</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1308069152"></a>
gen_memory_coherence_states[27].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1144800589"></a>
gen_memory_coherence_states[28].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4269</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="25190255"></a>
gen_memory_coherence_states[28].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">56</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="435006245"></a>
gen_memory_coherence_states[28].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21031</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="976792219"></a>
gen_memory_coherence_states[28].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2926</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1637834913"></a>
gen_memory_coherence_states[28].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1474566350"></a>
gen_memory_coherence_states[29].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3888</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="304575506"></a>
gen_memory_coherence_states[29].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="105240484"></a>
gen_memory_coherence_states[29].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21888</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="647026458"></a>
gen_memory_coherence_states[29].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2441</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1967600674"></a>
gen_memory_coherence_states[29].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2103025409"></a>
gen_memory_coherence_states[2].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4444</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2002219717"></a>
gen_memory_coherence_states[2].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">58</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1322702927"></a>
gen_memory_coherence_states[2].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">16193</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="370348569"></a>
gen_memory_coherence_states[2].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7582</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1099467563"></a>
gen_memory_coherence_states[2].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="456974756"></a>
gen_memory_coherence_states[30].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4343</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="713016088"></a>
gen_memory_coherence_states[30].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">62</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1122832078"></a>
gen_memory_coherence_states[30].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21278</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1664618052"></a>
gen_memory_coherence_states[30].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2596</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="950009080"></a>
gen_memory_coherence_states[30].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="786740517"></a>
gen_memory_coherence_states[31].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4460</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="383250327"></a>
gen_memory_coherence_states[31].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">54</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="793066317"></a>
gen_memory_coherence_states[31].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18847</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1334852291"></a>
gen_memory_coherence_states[31].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4922</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1279774841"></a>
gen_memory_coherence_states[31].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1116506278"></a>
gen_memory_coherence_states[32].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3593</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="53484566"></a>
gen_memory_coherence_states[32].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">59</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="463300556"></a>
gen_memory_coherence_states[32].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">23882</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1005086530"></a>
gen_memory_coherence_states[32].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">750</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1609540602"></a>
gen_memory_coherence_states[32].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1446272039"></a>
gen_memory_coherence_states[33].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3326</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="276281195"></a>
gen_memory_coherence_states[33].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">52</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="133534795"></a>
gen_memory_coherence_states[33].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19104</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="675320769"></a>
gen_memory_coherence_states[33].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5799</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1939306363"></a>
gen_memory_coherence_states[33].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1776037800"></a>
gen_memory_coherence_states[34].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4311</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="606046956"></a>
gen_memory_coherence_states[34].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">65</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="196230966"></a>
gen_memory_coherence_states[34].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20173</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="345555008"></a>
gen_memory_coherence_states[34].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3731</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2025895172"></a>
gen_memory_coherence_states[34].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2105803561"></a>
gen_memory_coherence_states[35].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4215</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="935812717"></a>
gen_memory_coherence_states[35].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="525996727"></a>
gen_memory_coherence_states[35].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19587</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="15789247"></a>
gen_memory_coherence_states[35].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4413</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1696129411"></a>
gen_memory_coherence_states[35].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1859397974"></a>
gen_memory_coherence_states[36].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5151</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1265578478"></a>
gen_memory_coherence_states[36].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">65</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="855762488"></a>
gen_memory_coherence_states[36].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21577</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="313976514"></a>
gen_memory_coherence_states[36].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1490</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1366363650"></a>
gen_memory_coherence_states[36].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1529632213"></a>
gen_memory_coherence_states[37].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5861</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1595344239"></a>
gen_memory_coherence_states[37].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1185528249"></a>
gen_memory_coherence_states[37].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22150</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="643742275"></a>
gen_memory_coherence_states[37].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">211</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1036597889"></a>
gen_memory_coherence_states[37].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1199866452"></a>
gen_memory_coherence_states[38].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4620</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1925110000"></a>
gen_memory_coherence_states[38].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">46</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1515294010"></a>
gen_memory_coherence_states[38].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20996</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="973508036"></a>
gen_memory_coherence_states[38].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2617</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="706832128"></a>
gen_memory_coherence_states[38].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="870100691"></a>
gen_memory_coherence_states[39].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4897</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2040091535"></a>
gen_memory_coherence_states[39].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1845059771"></a>
gen_memory_coherence_states[39].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22037</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1303273797"></a>
gen_memory_coherence_states[39].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1281</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="377066367"></a>
gen_memory_coherence_states[39].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="152725154"></a>
gen_memory_coherence_states[3].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5502</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="51919462"></a>
gen_memory_coherence_states[3].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">68</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="627597328"></a>
gen_memory_coherence_states[3].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">17042</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1579951686"></a>
gen_memory_coherence_states[3].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5663</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1245199478"></a>
gen_memory_coherence_states[3].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">12</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1887692285"></a>
gen_memory_coherence_states[40].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4966</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1237284167"></a>
gen_memory_coherence_states[40].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">68</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="827468177"></a>
gen_memory_coherence_states[40].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19434</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="285682203"></a>
gen_memory_coherence_states[40].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3815</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1394657961"></a>
gen_memory_coherence_states[40].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1557926524"></a>
gen_memory_coherence_states[41].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5398</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1567049928"></a>
gen_memory_coherence_states[41].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1157233938"></a>
gen_memory_coherence_states[41].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21335</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="615447964"></a>
gen_memory_coherence_states[41].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1484</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1064892200"></a>
gen_memory_coherence_states[41].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1228160763"></a>
gen_memory_coherence_states[42].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5102</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1896815689"></a>
gen_memory_coherence_states[42].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">60</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1486999699"></a>
gen_memory_coherence_states[42].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20479</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="945213725"></a>
gen_memory_coherence_states[42].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2639</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="735126439"></a>
gen_memory_coherence_states[42].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="898395002"></a>
gen_memory_coherence_states[43].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4271</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2068385846"></a>
gen_memory_coherence_states[43].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">49</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1816765460"></a>
gen_memory_coherence_states[43].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18918</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1274979486"></a>
gen_memory_coherence_states[43].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5044</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="405360678"></a>
gen_memory_coherence_states[43].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="568629241"></a>
gen_memory_coherence_states[44].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5185</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1738620085"></a>
gen_memory_coherence_states[44].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">53</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2146531221"></a>
gen_memory_coherence_states[44].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18932</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1604745247"></a>
gen_memory_coherence_states[44].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4111</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="75594917"></a>
gen_memory_coherence_states[44].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="238863480"></a>
gen_memory_coherence_states[45].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4929</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1408854324"></a>
gen_memory_coherence_states[45].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">59</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1818670314"></a>
gen_memory_coherence_states[45].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20134</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1934511008"></a>
gen_memory_coherence_states[45].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3159</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="254170844"></a>
gen_memory_coherence_states[45].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="90902281"></a>
gen_memory_coherence_states[46].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5232</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1079088563"></a>
gen_memory_coherence_states[46].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1488904553"></a>
gen_memory_coherence_states[46].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19107</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2030690527"></a>
gen_memory_coherence_states[46].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3879</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="583936605"></a>
gen_memory_coherence_states[46].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="420668042"></a>
gen_memory_coherence_states[47].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4899</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="749322802"></a>
gen_memory_coherence_states[47].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1159138792"></a>
gen_memory_coherence_states[47].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19299</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1700924766"></a>
gen_memory_coherence_states[47].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4015</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="913702366"></a>
gen_memory_coherence_states[47].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">11</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="750433803"></a>
gen_memory_coherence_states[48].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6117</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="419557041"></a>
gen_memory_coherence_states[48].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">70</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="829373031"></a>
gen_memory_coherence_states[48].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20870</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1371159005"></a>
gen_memory_coherence_states[48].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1227</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1243468127"></a>
gen_memory_coherence_states[48].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1080199564"></a>
gen_memory_coherence_states[49].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4319</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="89791280"></a>
gen_memory_coherence_states[49].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">54</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="499607270"></a>
gen_memory_coherence_states[49].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20701</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1041393244"></a>
gen_memory_coherence_states[49].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3208</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1573233888"></a>
gen_memory_coherence_states[49].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1797575101"></a>
gen_memory_coherence_states[4].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4832</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1898380793"></a>
gen_memory_coherence_states[4].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">62</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1717069713"></a>
gen_memory_coherence_states[4].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20198</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="764715355"></a>
gen_memory_coherence_states[4].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3190</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="705100777"></a>
gen_memory_coherence_states[4].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="62607970"></a>
gen_memory_coherence_states[50].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5298</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1107382874"></a>
gen_memory_coherence_states[50].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1517198864"></a>
gen_memory_coherence_states[50].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21687</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2058984838"></a>
gen_memory_coherence_states[50].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1231</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="555642294"></a>
gen_memory_coherence_states[50].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="392373731"></a>
gen_memory_coherence_states[51].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4620</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="777617113"></a>
gen_memory_coherence_states[51].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">56</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1187433103"></a>
gen_memory_coherence_states[51].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20566</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1729219077"></a>
gen_memory_coherence_states[51].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3036</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="885408055"></a>
gen_memory_coherence_states[51].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="722139492"></a>
gen_memory_coherence_states[52].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3030</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="447851352"></a>
gen_memory_coherence_states[52].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">49</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="857667342"></a>
gen_memory_coherence_states[52].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">17126</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1399453316"></a>
gen_memory_coherence_states[52].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8073</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1215173816"></a>
gen_memory_coherence_states[52].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1051905253"></a>
gen_memory_coherence_states[53].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3072</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="118085591"></a>
gen_memory_coherence_states[53].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">37</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="527901581"></a>
gen_memory_coherence_states[53].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19220</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1069687555"></a>
gen_memory_coherence_states[53].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5952</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1544939577"></a>
gen_memory_coherence_states[53].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1381671014"></a>
gen_memory_coherence_states[54].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5229</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="211680170"></a>
gen_memory_coherence_states[54].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">70</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="198135820"></a>
gen_memory_coherence_states[54].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20894</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="739921794"></a>
gen_memory_coherence_states[54].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2088</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1874705338"></a>
gen_memory_coherence_states[54].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1711436775"></a>
gen_memory_coherence_states[55].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3842</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="541445931"></a>
gen_memory_coherence_states[55].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">56</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="131629941"></a>
gen_memory_coherence_states[55].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22292</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="410156033"></a>
gen_memory_coherence_states[55].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2093</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2090496197"></a>
gen_memory_coherence_states[55].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2041202536"></a>
gen_memory_coherence_states[56].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3381</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="871211692"></a>
gen_memory_coherence_states[56].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">63</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="461395702"></a>
gen_memory_coherence_states[56].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22608</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="80390272"></a>
gen_memory_coherence_states[56].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2230</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1760730436"></a>
gen_memory_coherence_states[56].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1923998999"></a>
gen_memory_coherence_states[57].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5119</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1200977453"></a>
gen_memory_coherence_states[57].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">65</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="791161463"></a>
gen_memory_coherence_states[57].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20076</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="249375489"></a>
gen_memory_coherence_states[57].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3018</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1430964675"></a>
gen_memory_coherence_states[57].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1594233238"></a>
gen_memory_coherence_states[58].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4482</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1530743214"></a>
gen_memory_coherence_states[58].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">60</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1120927224"></a>
gen_memory_coherence_states[58].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19446</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="579141250"></a>
gen_memory_coherence_states[58].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4292</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1101198914"></a>
gen_memory_coherence_states[58].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1264467477"></a>
gen_memory_coherence_states[59].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5949</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1860508975"></a>
gen_memory_coherence_states[59].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">67</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1450692985"></a>
gen_memory_coherence_states[59].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21767</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="908907011"></a>
gen_memory_coherence_states[59].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">500</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="771433153"></a>
gen_memory_coherence_states[59].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="547091940"></a>
gen_memory_coherence_states[5].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4150</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="446286248"></a>
gen_memory_coherence_states[5].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">59</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="233230542"></a>
gen_memory_coherence_states[5].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21372</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1185584900"></a>
gen_memory_coherence_states[5].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2701</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1639566264"></a>
gen_memory_coherence_states[5].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2012908225"></a>
gen_memory_coherence_states[60].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3183</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="842917381"></a>
gen_memory_coherence_states[60].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">46</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="433101391"></a>
gen_memory_coherence_states[60].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22520</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="108684583"></a>
gen_memory_coherence_states[60].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2533</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1789024747"></a>
gen_memory_coherence_states[60].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1952293310"></a>
gen_memory_coherence_states[61].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4568</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1172683142"></a>
gen_memory_coherence_states[61].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">55</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="762867152"></a>
gen_memory_coherence_states[61].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20559</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="221081178"></a>
gen_memory_coherence_states[61].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3100</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1459258986"></a>
gen_memory_coherence_states[61].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1622527549"></a>
gen_memory_coherence_states[62].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5368</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1502448903"></a>
gen_memory_coherence_states[62].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">65</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1092632913"></a>
gen_memory_coherence_states[62].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21018</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="550846939"></a>
gen_memory_coherence_states[62].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1831</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1129493225"></a>
gen_memory_coherence_states[62].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1292761788"></a>
gen_memory_coherence_states[63].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3326</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1832214664"></a>
gen_memory_coherence_states[63].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">41</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1422398674"></a>
gen_memory_coherence_states[63].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">17561</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="880612700"></a>
gen_memory_coherence_states[63].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7351</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="799727464"></a>
gen_memory_coherence_states[63].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1403208315"></a>
gen_memory_coherence_states[6].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3830</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1504014007"></a>
gen_memory_coherence_states[6].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">47</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2111436499"></a>
gen_memory_coherence_states[6].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">19016</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1159082141"></a>
gen_memory_coherence_states[6].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5388</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="310733991"></a>
gen_memory_coherence_states[6].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="941458726"></a>
gen_memory_coherence_states[7].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4050</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="840653034"></a>
gen_memory_coherence_states[7].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">53</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="161136244"></a>
gen_memory_coherence_states[7].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">20317</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="791218114"></a>
gen_memory_coherence_states[7].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3861</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2033933050"></a>
gen_memory_coherence_states[7].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1008841529"></a>
gen_memory_coherence_states[8].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3474</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1109647221"></a>
gen_memory_coherence_states[8].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">45</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1789164011"></a>
gen_memory_coherence_states[8].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">22068</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1553448927"></a>
gen_memory_coherence_states[8].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2696</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="83632795"></a>
gen_memory_coherence_states[8].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1335825512"></a>
gen_memory_coherence_states[9].cover_memory_coherence_states_MEORM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3644</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1235019820"></a>
gen_memory_coherence_states[9].cover_memory_coherence_states_MEORMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">54</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="555503030"></a>
gen_memory_coherence_states[9].cover_memory_coherence_states_MI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21049</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="396851328"></a>
gen_memory_coherence_states[9].cover_memory_coherence_states_MS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3534</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1866667460"></a>
gen_memory_coherence_states[9].cover_memory_coherence_states_MSD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_14">
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_memory">
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
