operators:
{
assemble # NI.recv 1036
assemble # NI.recv 972
assemble # CPU.sleep 128
assemble # NI.send 1164 35
assemble # NI.recv 1038
assemble # NI.recv 973
assemble # CPU.sleep 128
assemble # NI.send 1165 35
assemble # NI.recv 1040
assemble # NI.recv 974
assemble # CPU.sleep 128
assemble # NI.send 1166 35
assemble # NI.recv 1042
assemble # NI.recv 975
assemble # CPU.sleep 128
assemble # NI.send 1167 35
assemble # NI.recv 1044
assemble # NI.recv 976
assemble # CPU.sleep 128
assemble # NI.send 1168 35
assemble # NI.recv 1046
assemble # NI.recv 977
assemble # CPU.sleep 128
assemble # NI.send 1169 35
assemble # NI.recv 1048
assemble # NI.recv 978
assemble # CPU.sleep 128
assemble # NI.send 1170 35
assemble # NI.recv 1050
assemble # NI.recv 979
assemble # CPU.sleep 128
assemble # NI.send 1171 35
assemble # NI.recv 1052
assemble # NI.recv 980
assemble # CPU.sleep 128
assemble # NI.send 1172 35
assemble # NI.recv 1054
assemble # NI.recv 981
assemble # CPU.sleep 128
assemble # NI.send 1173 35
assemble # NI.recv 1056
assemble # NI.recv 982
assemble # CPU.sleep 128
assemble # NI.send 1174 35
assemble # NI.recv 1058
assemble # NI.recv 983
assemble # CPU.sleep 128
assemble # NI.send 1175 35
assemble # NI.recv 1060
assemble # NI.recv 984
assemble # CPU.sleep 128
assemble # NI.send 1176 35
assemble # NI.recv 1062
assemble # NI.recv 985
assemble # CPU.sleep 128
assemble # NI.send 1177 35
assemble # NI.recv 1064
assemble # NI.recv 986
assemble # CPU.sleep 128
assemble # NI.send 1178 35
assemble # NI.recv 1066
assemble # NI.recv 987
assemble # CPU.sleep 128
assemble # NI.send 1179 35
}
{
assemble # NI.recv 1069
assemble # NI.recv 988
assemble # CPU.sleep 128
assemble # NI.send 1180 35
assemble # NI.recv 1071
assemble # NI.recv 989
assemble # CPU.sleep 128
assemble # NI.send 1181 35
assemble # NI.recv 1073
assemble # NI.recv 990
assemble # CPU.sleep 128
assemble # NI.send 1182 35
assemble # NI.recv 1075
assemble # NI.recv 991
assemble # CPU.sleep 128
assemble # NI.send 1183 35
assemble # NI.recv 1077
assemble # NI.recv 992
assemble # CPU.sleep 128
assemble # NI.send 1184 35
assemble # NI.recv 1079
assemble # NI.recv 993
assemble # CPU.sleep 128
assemble # NI.send 1185 35
assemble # NI.recv 1081
assemble # NI.recv 994
assemble # CPU.sleep 128
assemble # NI.send 1186 35
assemble # NI.recv 1083
assemble # NI.recv 995
assemble # CPU.sleep 128
assemble # NI.send 1187 35
assemble # NI.recv 1085
assemble # NI.recv 996
assemble # CPU.sleep 128
assemble # NI.send 1188 35
assemble # NI.recv 1087
assemble # NI.recv 997
assemble # CPU.sleep 128
assemble # NI.send 1189 35
assemble # NI.recv 1089
assemble # NI.recv 998
assemble # CPU.sleep 128
assemble # NI.send 1190 35
assemble # NI.recv 1091
assemble # NI.recv 999
assemble # CPU.sleep 128
assemble # NI.send 1191 35
assemble # NI.recv 1093
assemble # NI.recv 1000
assemble # CPU.sleep 128
assemble # NI.send 1192 35
assemble # NI.recv 1095
assemble # NI.recv 1001
assemble # CPU.sleep 128
assemble # NI.send 1193 35
assemble # NI.recv 1097
assemble # NI.recv 1002
assemble # CPU.sleep 128
assemble # NI.send 1194 35
assemble # NI.recv 1099
assemble # NI.recv 1003
assemble # CPU.sleep 128
assemble # NI.send 1195 35
}
{
assemble # NI.recv 1101
assemble # NI.recv 1004
assemble # CPU.sleep 128
assemble # NI.send 1196 35
assemble # NI.recv 1103
assemble # NI.recv 1005
assemble # CPU.sleep 128
assemble # NI.send 1197 35
assemble # NI.recv 1105
assemble # NI.recv 1006
assemble # CPU.sleep 128
assemble # NI.send 1198 35
assemble # NI.recv 1107
assemble # NI.recv 1007
assemble # CPU.sleep 128
assemble # NI.send 1199 35
assemble # NI.recv 1109
assemble # NI.recv 1008
assemble # CPU.sleep 128
assemble # NI.send 1200 35
assemble # NI.recv 1111
assemble # NI.recv 1009
assemble # CPU.sleep 128
assemble # NI.send 1201 35
assemble # NI.recv 1113
assemble # NI.recv 1010
assemble # CPU.sleep 128
assemble # NI.send 1202 35
assemble # NI.recv 1115
assemble # NI.recv 1011
assemble # CPU.sleep 128
assemble # NI.send 1203 35
assemble # NI.recv 1117
assemble # NI.recv 1012
assemble # CPU.sleep 128
assemble # NI.send 1204 35
assemble # NI.recv 1119
assemble # NI.recv 1013
assemble # CPU.sleep 128
assemble # NI.send 1205 35
assemble # NI.recv 1121
assemble # NI.recv 1014
assemble # CPU.sleep 128
assemble # NI.send 1206 35
assemble # NI.recv 1123
assemble # NI.recv 1015
assemble # CPU.sleep 128
assemble # NI.send 1207 35
assemble # NI.recv 1125
assemble # NI.recv 1016
assemble # CPU.sleep 128
assemble # NI.send 1208 35
assemble # NI.recv 1127
assemble # NI.recv 1017
assemble # CPU.sleep 128
assemble # NI.send 1209 35
assemble # NI.recv 1129
assemble # NI.recv 1018
assemble # CPU.sleep 128
assemble # NI.send 1210 35
assemble # NI.recv 1131
assemble # NI.recv 1019
assemble # CPU.sleep 128
assemble # NI.send 1211 35
}
{
assemble # NI.recv 1133
assemble # NI.recv 1020
assemble # CPU.sleep 128
assemble # NI.send 1212 35
assemble # NI.recv 1135
assemble # NI.recv 1021
assemble # CPU.sleep 128
assemble # NI.send 1213 35
assemble # NI.recv 1137
assemble # NI.recv 1022
assemble # CPU.sleep 128
assemble # NI.send 1214 35
assemble # NI.recv 1139
assemble # NI.recv 1023
assemble # CPU.sleep 128
assemble # NI.send 1215 35
assemble # NI.recv 1141
assemble # NI.recv 1024
assemble # CPU.sleep 128
assemble # NI.send 1216 35
assemble # NI.recv 1143
assemble # NI.recv 1025
assemble # CPU.sleep 128
assemble # NI.send 1217 35
assemble # NI.recv 1145
assemble # NI.recv 1026
assemble # CPU.sleep 128
assemble # NI.send 1218 35
assemble # NI.recv 1147
assemble # NI.recv 1027
assemble # CPU.sleep 128
assemble # NI.send 1219 35
assemble # NI.recv 1149
assemble # NI.recv 1028
assemble # CPU.sleep 128
assemble # NI.send 1220 35
assemble # NI.recv 1151
assemble # NI.recv 1029
assemble # CPU.sleep 128
assemble # NI.send 1221 35
assemble # NI.recv 1153
assemble # NI.recv 1030
assemble # CPU.sleep 128
assemble # NI.send 1222 35
assemble # NI.recv 1155
assemble # NI.recv 1031
assemble # CPU.sleep 128
assemble # NI.send 1223 35
assemble # NI.recv 1157
assemble # NI.recv 1032
assemble # CPU.sleep 128
assemble # NI.send 1224 35
assemble # NI.recv 1159
assemble # NI.recv 1033
assemble # CPU.sleep 128
assemble # NI.send 1225 35
assemble # NI.recv 1161
assemble # NI.recv 1034
assemble # CPU.sleep 128
assemble # NI.send 1226 35
assemble # NI.recv 1163
assemble # NI.recv 1035
assemble # CPU.sleep 128
assemble # NI.send 1227 35
}


data:
1164 # 35 # 9
1165 # 35 # 9
1166 # 35 # 9
1167 # 35 # 9
1168 # 35 # 9
1169 # 35 # 9
1170 # 35 # 9
1171 # 35 # 9
1172 # 35 # 9
1173 # 35 # 9
1174 # 35 # 9
1175 # 35 # 9
1176 # 35 # 9
1177 # 35 # 9
1178 # 35 # 9
1179 # 35 # 9
1180 # 35 # 9
1181 # 35 # 9
1182 # 35 # 9
1183 # 35 # 9
1184 # 35 # 9
1185 # 35 # 9
1186 # 35 # 9
1187 # 35 # 9
1188 # 35 # 9
1189 # 35 # 9
1190 # 35 # 9
1191 # 35 # 9
1192 # 35 # 9
1193 # 35 # 9
1194 # 35 # 9
1195 # 35 # 9
1196 # 35 # 9
1197 # 35 # 9
1198 # 35 # 9
1199 # 35 # 9
1200 # 35 # 9
1201 # 35 # 9
1202 # 35 # 9
1203 # 35 # 9
1204 # 35 # 9
1205 # 35 # 9
1206 # 35 # 9
1207 # 35 # 9
1208 # 35 # 9
1209 # 35 # 9
1210 # 35 # 9
1211 # 35 # 9
1212 # 35 # 9
1213 # 35 # 9
1214 # 35 # 9
1215 # 35 # 9
1216 # 35 # 9
1217 # 35 # 9
1218 # 35 # 9
1219 # 35 # 9
1220 # 35 # 9
1221 # 35 # 9
1222 # 35 # 9
1223 # 35 # 9
1224 # 35 # 9
1225 # 35 # 9
1226 # 35 # 9
1227 # 35 # 9
