$date
	Tue May 06 14:17:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_suma_tb $end
$var wire 13 ! s [12:0] $end
$var reg 12 " a [11:0] $end
$var reg 12 # b [11:0] $end
$scope module dut $end
$var wire 12 $ a [11:0] $end
$var wire 12 % b [11:0] $end
$var wire 13 & s [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#50
b100000000 #
b100000000 %
b1000110000 !
b1000110000 &
b100110000 "
b100110000 $
#100
b1 #
b1 %
b100000001 !
b100000001 &
b100000000 "
b100000000 $
#150
b11 !
b11 &
b10 "
b10 $
#200
b10000 #
b10000 %
b110000 !
b110000 &
b100000 "
b100000 $
#250
b1100000000 #
b1100000000 %
b10100000000 !
b10100000000 &
b1000000000 "
b1000000000 $
