(module SRP1770TA-101M (layer F.Cu) (tedit 57A9655D)
  (fp_text reference REF** (at 0 0.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SRP1770TA-101M (at -0.508 -7.366) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start 8.65 8.65) (end 8.65 6.858) (layer F.SilkS) (width 0.15))
  (fp_line (start -8.65 8.65) (end 8.65 8.65) (layer F.SilkS) (width 0.15))
  (fp_line (start -8.65 8.65) (end -8.65 6.858) (layer F.SilkS) (width 0.15))
  (fp_line (start 8.65 -8.65) (end 8.65 -6.858) (layer F.SilkS) (width 0.15))
  (fp_line (start -8.65 -8.65) (end 8.65 -8.65) (layer F.SilkS) (width 0.15))
  (fp_line (start -8.65 -6.858) (end -8.65 -8.65) (layer F.SilkS) (width 0.15))
  (pad 1 smd rect (at 7.67 0) (size 4 12.5) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -7.67 0) (size 4 12.5) (layers F.Cu F.Paste F.Mask))
  (model E:/jfixelle/Documents/APC/GitRepo/PCB_Libs/3DParts/SRP1770TA-101M.wrl
    (at (xyz 0 0 0))
    (scale (xyz 10 10 10))
    (rotate (xyz 180 0 90))
  )
)
