// Seed: 1528116495
module module_0 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2,
    input wand id_3,
    output wire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    output uwire id_14,
    input tri id_15,
    input tri1 id_16,
    input wand id_17,
    output tri0 id_18,
    output wor id_19
);
  wire id_21;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  tri0 id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0
  );
endmodule
