{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735025249715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735025249715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 15:27:29 2024 " "Processing started: Tue Dec 24 15:27:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735025249715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025249715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025249715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735025250058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735025250058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.v 1 1 " "Found 1 design units, including 1 entities, in source file dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 2 2 " "Found 2 design units, including 2 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257227 ""} { "Info" "ISGN_ENTITY_NAME" "2 random2 " "Found entity 2: random2" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix " "Found entity 1: dot_matrix" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/is_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/is_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_roll " "Found entity 1: is_roll" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_double.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_double.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_double " "Found entity 1: debounce_double" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "segment.v(16) " "Verilog HDL information at segment.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735025257232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "D:/FPGAProjects/dice/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score.v(131) " "Verilog HDL information at score.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735025257235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standby.v 1 1 " "Found 1 design units, including 1 entities, in source file standby.v" { { "Info" "ISGN_ENTITY_NAME" "1 standby " "Found entity 1: standby" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735025257237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735025257268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_div dice.v(8) " "Output port \"clk_div\" at dice.v(8) has no driver" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1735025257269 "|dice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u_prescaler " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u_prescaler\"" {  } { { "dice.v" "u_prescaler" { Text "D:/FPGAProjects/dice/dice.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_double debounce_double:uut_debounce " "Elaborating entity \"debounce_double\" for hierarchy \"debounce_double:uut_debounce\"" {  } { { "dice.v" "uut_debounce" { Text "D:/FPGAProjects/dice/dice.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257271 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(16) " "Verilog HDL warning at debounce_double.v(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1735025257271 "|dice|debounce_double:uut_debounce"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(17) " "Verilog HDL warning at debounce_double.v(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1735025257271 "|dice|debounce_double:uut_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 debounce_double.v(28) " "Verilog HDL assignment warning at debounce_double.v(28): truncated value with size 32 to match size of target (17)" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257271 "|dice|debounce_double:uut_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:u_segment " "Elaborating entity \"segment\" for hierarchy \"segment:u_segment\"" {  } { { "dice.v" "u_segment" { Text "D:/FPGAProjects/dice/dice.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_roll is_roll:u_roll " "Elaborating entity \"is_roll\" for hierarchy \"is_roll:u_roll\"" {  } { { "dice.v" "u_roll" { Text "D:/FPGAProjects/dice/dice.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt is_roll.v(13) " "Verilog HDL or VHDL warning at is_roll.v(13): object \"cnt\" assigned a value but never read" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735025257273 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 is_roll.v(51) " "Verilog HDL assignment warning at is_roll.v(51): truncated value with size 32 to match size of target (10)" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257273 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 is_roll.v(72) " "Verilog HDL assignment warning at is_roll.v(72): truncated value with size 32 to match size of target (10)" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257273 "|dice|is_roll:u_roll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random2 is_roll:u_roll\|random2:u_random2 " "Elaborating entity \"random2\" for hierarchy \"is_roll:u_roll\|random2:u_random2\"" {  } { { "output_files/is_roll.v" "u_random2" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(60) " "Verilog HDL assignment warning at random.v(60): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257274 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random is_roll:u_roll\|random:u_random1 " "Elaborating entity \"random\" for hierarchy \"is_roll:u_roll\|random:u_random1\"" {  } { { "output_files/is_roll.v" "u_random1" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(27) " "Verilog HDL assignment warning at random.v(27): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257275 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix dot_matrix:u_dot_matrix " "Elaborating entity \"dot_matrix\" for hierarchy \"dot_matrix:u_dot_matrix\"" {  } { { "dice.v" "u_dot_matrix" { Text "D:/FPGAProjects/dice/dice.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(151) " "Verilog HDL assignment warning at dot_matrix.v(151): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(156) " "Verilog HDL assignment warning at dot_matrix.v(156): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(161) " "Verilog HDL assignment warning at dot_matrix.v(161): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(165) " "Verilog HDL assignment warning at dot_matrix.v(165): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(170) " "Verilog HDL assignment warning at dot_matrix.v(170): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(175) " "Verilog HDL assignment warning at dot_matrix.v(175): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(180) " "Verilog HDL assignment warning at dot_matrix.v(180): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 "|dice|dot_matrix:u_dot_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "standby standby:standby_inst " "Elaborating entity \"standby\" for hierarchy \"standby:standby_inst\"" {  } { { "dice.v" "standby_inst" { Text "D:/FPGAProjects/dice/dice.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 standby.v(35) " "Verilog HDL assignment warning at standby.v(35): truncated value with size 32 to match size of target (20)" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257277 "|dice|standby:standby_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:socre_inst " "Elaborating entity \"score\" for hierarchy \"score:socre_inst\"" {  } { { "dice.v" "socre_inst" { Text "D:/FPGAProjects/dice/dice.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(95) " "Verilog HDL assignment warning at score.v(95): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(98) " "Verilog HDL assignment warning at score.v(98): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(113) " "Verilog HDL assignment warning at score.v(113): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(117) " "Verilog HDL assignment warning at score.v(117): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(120) " "Verilog HDL assignment warning at score.v(120): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(148) " "Verilog HDL assignment warning at score.v(148): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(152) " "Verilog HDL assignment warning at score.v(152): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257278 "|dice|score:socre_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:beep_init " "Elaborating entity \"music\" for hierarchy \"music:beep_init\"" {  } { { "dice.v" "beep_init" { Text "D:/FPGAProjects/dice/dice.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(17) " "Verilog HDL assignment warning at music.v(17): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257279 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(21) " "Verilog HDL assignment warning at music.v(21): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(25) " "Verilog HDL assignment warning at music.v(25): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(29) " "Verilog HDL assignment warning at music.v(29): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(33) " "Verilog HDL assignment warning at music.v(33): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(37) " "Verilog HDL assignment warning at music.v(37): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(41) " "Verilog HDL assignment warning at music.v(41): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(45) " "Verilog HDL assignment warning at music.v(45): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(49) " "Verilog HDL assignment warning at music.v(49): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(53) " "Verilog HDL assignment warning at music.v(53): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(57) " "Verilog HDL assignment warning at music.v(57): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(61) " "Verilog HDL assignment warning at music.v(61): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(65) " "Verilog HDL assignment warning at music.v(65): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(69) " "Verilog HDL assignment warning at music.v(69): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(73) " "Verilog HDL assignment warning at music.v(73): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(77) " "Verilog HDL assignment warning at music.v(77): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(81) " "Verilog HDL assignment warning at music.v(81): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(85) " "Verilog HDL assignment warning at music.v(85): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(89) " "Verilog HDL assignment warning at music.v(89): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(93) " "Verilog HDL assignment warning at music.v(93): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(97) " "Verilog HDL assignment warning at music.v(97): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(101) " "Verilog HDL assignment warning at music.v(101): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(105) " "Verilog HDL assignment warning at music.v(105): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(109) " "Verilog HDL assignment warning at music.v(109): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257280 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(113) " "Verilog HDL assignment warning at music.v(113): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(117) " "Verilog HDL assignment warning at music.v(117): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(121) " "Verilog HDL assignment warning at music.v(121): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(125) " "Verilog HDL assignment warning at music.v(125): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(129) " "Verilog HDL assignment warning at music.v(129): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(133) " "Verilog HDL assignment warning at music.v(133): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(137) " "Verilog HDL assignment warning at music.v(137): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(141) " "Verilog HDL assignment warning at music.v(141): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(145) " "Verilog HDL assignment warning at music.v(145): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(149) " "Verilog HDL assignment warning at music.v(149): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(153) " "Verilog HDL assignment warning at music.v(153): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(157) " "Verilog HDL assignment warning at music.v(157): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(161) " "Verilog HDL assignment warning at music.v(161): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(165) " "Verilog HDL assignment warning at music.v(165): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(169) " "Verilog HDL assignment warning at music.v(169): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(173) " "Verilog HDL assignment warning at music.v(173): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(177) " "Verilog HDL assignment warning at music.v(177): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(181) " "Verilog HDL assignment warning at music.v(181): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(185) " "Verilog HDL assignment warning at music.v(185): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(189) " "Verilog HDL assignment warning at music.v(189): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(193) " "Verilog HDL assignment warning at music.v(193): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(197) " "Verilog HDL assignment warning at music.v(197): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(201) " "Verilog HDL assignment warning at music.v(201): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(205) " "Verilog HDL assignment warning at music.v(205): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257281 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(209) " "Verilog HDL assignment warning at music.v(209): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(213) " "Verilog HDL assignment warning at music.v(213): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(217) " "Verilog HDL assignment warning at music.v(217): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(221) " "Verilog HDL assignment warning at music.v(221): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(225) " "Verilog HDL assignment warning at music.v(225): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(229) " "Verilog HDL assignment warning at music.v(229): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(233) " "Verilog HDL assignment warning at music.v(233): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(237) " "Verilog HDL assignment warning at music.v(237): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(241) " "Verilog HDL assignment warning at music.v(241): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(245) " "Verilog HDL assignment warning at music.v(245): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(249) " "Verilog HDL assignment warning at music.v(249): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(253) " "Verilog HDL assignment warning at music.v(253): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(257) " "Verilog HDL assignment warning at music.v(257): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(261) " "Verilog HDL assignment warning at music.v(261): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735025257282 "|dice|music:beep_init"}
{ "Error" "EVRFX_VERI_CASE_MULTI_DEFAULT" "music.v(266) " "Verilog HDL Case Statement error at music.v(266): cannot specify more than one default case item" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 266 0 0 } }  } 0 10061 "Verilog HDL Case Statement error at %1!s!: cannot specify more than one default case item" 0 0 "Analysis & Synthesis" 0 -1 1735025257291 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt music.v(10) " "Verilog HDL Always Construct warning at music.v(10): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "music.v" "" { Text "D:/FPGAProjects/dice/music.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735025257292 "|dice|music:beep_init"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "music:beep_init " "Can't elaborate user hierarchy \"music:beep_init\"" {  } { { "dice.v" "beep_init" { Text "D:/FPGAProjects/dice/dice.v" 110 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735025257292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProjects/dice/output_files/dice.map.smsg " "Generated suppressed messages file D:/FPGAProjects/dice/output_files/dice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257321 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 88 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735025257345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 24 15:27:37 2024 " "Processing ended: Tue Dec 24 15:27:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735025257345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735025257345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735025257345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025257345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 88 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 88 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735025258021 ""}
