<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 239</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page239-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a239.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;10-3</p>
<p style="position:absolute;top:47px;left:420px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE)</p>
<p style="position:absolute;top:100px;left:94px;white-space:nowrap" class="ft07">address memory).&#160;The general-purpose&#160;registers are&#160;also used to&#160;hold operands&#160;for some&#160;SSE&#160;instructions and&#160;<br/>are referenced&#160;as&#160;EAX,&#160;EBX,&#160;ECX,&#160;EDX,&#160;EBP,&#160;ESI, EDI,&#160;and ESP.</p>
<p style="position:absolute;top:139px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:139px;left:95px;white-space:nowrap" class="ft04"><b>EFLAGS&#160;register&#160;—</b>&#160;This 32-bit register (see&#160;<a href="o_7281d5ea06a5b67a-76.html">Figure&#160;3-8) is</a>&#160;used&#160;to record result of some&#160;compare operations.</p>
<p style="position:absolute;top:190px;left:69px;white-space:nowrap" class="ft05">10.2.1&#160;</p>
<p style="position:absolute;top:190px;left:150px;white-space:nowrap" class="ft05">SSE in 64-Bit Mode and Compatibility Mode</p>
<p style="position:absolute;top:220px;left:69px;white-space:nowrap" class="ft07">In compatibility mode, SSE&#160;extensions function&#160;like&#160;they do&#160;in protected&#160;mode. In 64-bit&#160;mode, eight additional&#160;<br/>XMM&#160;registers are accessible.&#160;Registers XMM8-XMM15&#160;are&#160;accessed by using&#160;REX&#160;prefixes. Memory&#160;operands are&#160;<br/>specified using&#160;the ModR/M,&#160;SIB encoding&#160;described&#160;in&#160;<a href="o_7281d5ea06a5b67a-82.html">Section&#160;3.7.5.<br/></a>Some SSE&#160;instructions&#160;may be used to&#160;operate on&#160;general-purpose&#160;registers. Use&#160;the&#160;REX.W&#160;prefix to&#160;access 64-<br/>bit general-purpose registers. Note&#160;that if&#160;a REX&#160;prefix&#160;is used&#160;when it&#160;has no meaning, the&#160;prefix is&#160;ignored.</p>
<p style="position:absolute;top:344px;left:69px;white-space:nowrap" class="ft05">10.2.2 XMM&#160;</p>
<p style="position:absolute;top:344px;left:193px;white-space:nowrap" class="ft05">Registers</p>
<p style="position:absolute;top:375px;left:69px;white-space:nowrap" class="ft07">Eight 128-bit&#160;XMM data registers&#160;were&#160;introduced into the IA-32 architecture&#160;with&#160;SSE extensions (see&#160;<br/><a href="o_7281d5ea06a5b67a-239.html">Figure&#160;10-2). The</a>se registers&#160;can be&#160;accessed directly&#160;using the names XMM0 to XMM7; and they&#160;can be&#160;accessed&#160;<br/>independently from&#160;the x87 FPU and MMX&#160;registers and the&#160;general-purpose registers (that&#160;is, they are&#160;not&#160;aliased&#160;<br/>to any&#160;other of the&#160;processor’s registers).&#160;</p>
<p style="position:absolute;top:767px;left:69px;white-space:nowrap" class="ft07">SSE instructions use&#160;the XMM registers only to&#160;operate on&#160;packed single-precision&#160;floating-point operands. SSE2&#160;<br/>extensions expand&#160;the&#160;functions of&#160;the XMM&#160;registers to&#160;operand on&#160;packed or&#160;scalar double-precision&#160;floating-<br/>point operands&#160;and packed&#160;integer operands&#160;<a href="o_7281d5ea06a5b67a-256.html">(see&#160;Section 11.2,&#160;“SSE2 Programming Environment,”&#160;</a><a href="o_7281d5ea06a5b67a-281.html">and Section&#160;<br/>12.1,&#160;“Programming&#160;Environment&#160;and Data types”).<br/></a>XMM registers&#160;can only be&#160;used to perform&#160;calculations&#160;on&#160;data;&#160;they cannot be used to&#160;address memory.&#160;<br/>Addressing memory is&#160;accomplished&#160;by using&#160;the general-purpose registers.<br/>Data can be loaded into XMM registers or written from the&#160;registers to memory in 32-bit, 64-bit, and 128-bit incre-<br/>ments. When&#160;storing the&#160;entire&#160;contents of an&#160;XMM register&#160;in memory (128-bit&#160;store), the&#160;data&#160;is stored in 16&#160;<br/>consecutive bytes, with&#160;the&#160;low-order&#160;byte of the&#160;register&#160;being&#160;stored&#160;in the&#160;first byte&#160;in memory.</p>
<p style="position:absolute;top:964px;left:69px;white-space:nowrap" class="ft05">10.2.3&#160;</p>
<p style="position:absolute;top:964px;left:149px;white-space:nowrap" class="ft05">MXCSR Control and Status Register</p>
<p style="position:absolute;top:995px;left:69px;white-space:nowrap" class="ft07">The 32-bit&#160;MXCSR register&#160;(see&#160;<a href="o_7281d5ea06a5b67a-240.html">Figure&#160;10-3) contain</a>s&#160;control&#160;and status&#160;information for SSE, SSE2, and SSE3&#160;<br/>SIMD floating-point&#160;operations. This&#160;register contains:&#160;</p>
<p style="position:absolute;top:1033px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:1034px;left:95px;white-space:nowrap" class="ft02">flag&#160;and mask bits for SIMD floating-point&#160;exceptions</p>
<p style="position:absolute;top:1056px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:1056px;left:95px;white-space:nowrap" class="ft02">rounding control field for SIMD floating-point&#160;operations</p>
<p style="position:absolute;top:721px;left:358px;white-space:nowrap" class="ft06">Figure&#160;10-2.&#160;&#160;XMM&#160;Registers</p>
<p style="position:absolute;top:496px;left:434px;white-space:nowrap" class="ft00">XMM7</p>
<p style="position:absolute;top:523px;left:435px;white-space:nowrap" class="ft00">XMM6</p>
<p style="position:absolute;top:550px;left:434px;white-space:nowrap" class="ft00">XMM5</p>
<p style="position:absolute;top:577px;left:435px;white-space:nowrap" class="ft00">XMM4</p>
<p style="position:absolute;top:604px;left:434px;white-space:nowrap" class="ft00">XMM3</p>
<p style="position:absolute;top:631px;left:435px;white-space:nowrap" class="ft00">XMM2</p>
<p style="position:absolute;top:658px;left:435px;white-space:nowrap" class="ft00">XMM1</p>
<p style="position:absolute;top:685px;left:435px;white-space:nowrap" class="ft00">XMM0</p>
<p style="position:absolute;top:473px;left:237px;white-space:nowrap" class="ft00">127</p>
<p style="position:absolute;top:473px;left:662px;white-space:nowrap" class="ft00">0</p>
</div>
</body>
</html>
