Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct  1 11:49:46 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GCD_system_top_timing_summary_routed.rpt -pb GCD_system_top_timing_summary_routed.pb -rpx GCD_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : GCD_system_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    39          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: U1/clk190_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/clk25_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U5/count_1_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.326        0.000                      0                   24        0.213        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.326        0.000                      0                   24        0.213        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 1.712ns (62.865%)  route 1.011ns (37.135%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.810 r  U1/counter1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.810    U1/counter1_reg[12]_i_1_n_6
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.447    14.788    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    15.136    U1/counter1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.704ns (62.756%)  route 1.011ns (37.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.802 r  U1/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.802    U1/counter1_reg[12]_i_1_n_4
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.447    14.788    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    15.136    U1/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 1.725ns (63.042%)  route 1.011ns (36.958%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  U1/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    U1/counter1_reg[12]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.823 r  U1/counter1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.823    U1/counter1_reg[16]_i_1_n_7
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446    14.787    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[16]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    15.160    U1/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.663ns (62.185%)  route 1.011ns (37.815%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.604 r  U1/counter1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    U1/counter1_reg[12]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  U1/counter1_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.761    U1/counter1_reg[16]_i_1_n_2
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446    14.787    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.094    15.145    U1/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.628ns (61.683%)  route 1.011ns (38.317%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.726 r  U1/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.726    U1/counter1_reg[12]_i_1_n_5
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.447    14.788    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    15.136    U1/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 1.608ns (61.391%)  route 1.011ns (38.609%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  U1/counter1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.487    U1/counter1_reg[8]_i_1_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.706 r  U1/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.706    U1/counter1_reg[12]_i_1_n_7
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.447    14.788    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    15.136    U1/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.595ns (61.198%)  route 1.011ns (38.802%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.693 r  U1/counter1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.693    U1/counter1_reg[8]_i_1_n_6
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448    14.789    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[9]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    15.137    U1/counter1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 1.587ns (61.079%)  route 1.011ns (38.921%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.685 r  U1/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.685    U1/counter1_reg[8]_i_1_n_4
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448    14.789    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    15.137    U1/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.511ns (59.906%)  route 1.011ns (40.094%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.609 r  U1/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.609    U1/counter1_reg[8]_i_1_n_5
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448    14.789    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[10]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    15.137    U1/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 1.491ns (59.586%)  route 1.011ns (40.414%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          1.011     6.616    U1/p_0_in1_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  U1/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     6.740    U1/counter1[0]_i_6_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.253 r  U1/counter1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    U1/counter1_reg[0]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  U1/counter1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    U1/counter1_reg[4]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.589 r  U1/counter1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.589    U1/counter1_reg[8]_i_1_n_7
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448    14.789    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[8]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.109    15.137    U1/counter1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/tmp_sign2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.554%)  route 0.161ns (46.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U1/counter2_reg[1]/Q
                         net (fo=4, routed)           0.161     1.747    U1/counter2_reg_n_0_[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  U1/tmp_sign2_i_1/O
                         net (fo=1, routed)           0.000     1.792    U1/tmp_sign2_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign2_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121     1.579    U1/tmp_sign2_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U1/counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.536%)  route 0.082ns (26.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  U1/counter2_reg[0]/Q
                         net (fo=4, routed)           0.082     1.655    U1/counter2_reg_n_0_[0]
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.099     1.754 r  U1/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    U1/counter2[1]_i_1_n_0
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDCE (Hold_fdce_C_D)         0.092     1.537    U1/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/tmp_sign1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/tmp_sign1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U1/tmp_sign1_reg/Q
                         net (fo=2, routed)           0.175     1.784    U1/tmp_sign1
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  U1/tmp_sign1_i_1/O
                         net (fo=1, routed)           0.000     1.829    U1/tmp_sign1_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120     1.565    U1/tmp_sign1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U1/counter1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U1/counter1_reg[11]/Q
                         net (fo=1, routed)           0.137     1.748    U1/counter1_reg_n_0_[11]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  U1/counter1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.793    U1/counter1[8]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  U1/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    U1/counter1_reg[8]_i_1_n_4
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y10          FDCE                                         r  U1/counter1_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.134     1.581    U1/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U1/counter1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U1/counter1_reg[15]/Q
                         net (fo=1, routed)           0.137     1.748    U1/counter1_reg_n_0_[15]
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  U1/counter1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.793    U1/counter1[12]_i_2_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  U1/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    U1/counter1_reg[12]_i_1_n_4
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y11          FDCE (Hold_fdce_C_D)         0.134     1.581    U1/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U1/counter1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U1/counter1_reg[3]/Q
                         net (fo=1, routed)           0.137     1.749    U1/counter1_reg_n_0_[3]
    SLICE_X8Y8           LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  U1/counter1[0]_i_3/O
                         net (fo=1, routed)           0.000     1.794    U1/counter1[0]_i_3_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  U1/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    U1/counter1_reg[0]_i_1_n_4
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.962    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.134     1.582    U1/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U1/counter1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U1/counter1_reg[7]/Q
                         net (fo=1, routed)           0.137     1.749    U1/counter1_reg_n_0_[7]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  U1/counter1[4]_i_2/O
                         net (fo=1, routed)           0.000     1.794    U1/counter1[4]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  U1/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    U1/counter1_reg[4]_i_1_n_4
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.962    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y9           FDCE (Hold_fdce_C_D)         0.134     1.582    U1/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/tmp_sign1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/clk190_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.265%)  route 0.207ns (49.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U1/tmp_sign1_reg/Q
                         net (fo=2, routed)           0.207     1.816    U1/tmp_sign1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  U1/clk190_i_1/O
                         net (fo=1, routed)           0.000     1.861    U1/clk190_i_1_n_0
    SLICE_X9Y14          FDCE                                         r  U1/clk190_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X9Y14          FDCE                                         r  U1/clk190_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y14          FDCE (Hold_fdce_C_D)         0.091     1.571    U1/clk190_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/clk25_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/clk25_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U1/clk25_reg/Q
                         net (fo=17, routed)          0.195     1.781    U1/clk25_reg_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  U1/clk25_i_1/O
                         net (fo=1, routed)           0.000     1.826    U1/clk25_i_1_n_0
    SLICE_X11Y14         FDCE                                         r  U1/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/clk25_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDCE (Hold_fdce_C_D)         0.091     1.536    U1/clk25_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U1/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.274ns (61.926%)  route 0.168ns (38.074%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U1/counter1_reg[17]/Q
                         net (fo=20, routed)          0.168     1.779    U1/p_0_in1_in
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  U1/counter1[12]_i_3/O
                         net (fo=1, routed)           0.000     1.824    U1/counter1[12]_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.889 r  U1/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    U1/counter1_reg[12]_i_1_n_5
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[14]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y11          FDCE (Hold_fdce_C_D)         0.134     1.597    U1/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y14    U1/clk190_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   U1/clk25_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y8     U1/counter1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10    U1/counter1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10    U1/counter1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    U1/counter1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    U1/counter1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    U1/counter1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    U1/counter1_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    U1/clk190_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    U1/clk190_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk25_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk25_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y8     U1/counter1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y8     U1/counter1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    U1/clk190_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    U1/clk190_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk25_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk25_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y8     U1/counter1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y8     U1/counter1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10    U1/counter1_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/gcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.178ns (48.103%)  route 4.507ns (51.897%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[0]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[0]/Q
                         net (fo=7, routed)           1.160     1.678    U5/A_TO_G[0][0]
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.802 r  U5/A_TO_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.347     5.149    A_TO_G_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.685 r  A_TO_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.685    A_TO_G[3]
    V8                                                                r  A_TO_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 4.447ns (51.573%)  route 4.176ns (48.427%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE                         0.000     0.000 r  U5/count_reg[1]/C
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U5/count_reg[1]/Q
                         net (fo=9, routed)           0.841     1.260    U5/count[1]
    SLICE_X14Y18         LUT2 (Prop_lut2_I1_O)        0.321     1.581 r  U5/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.334     4.916    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.622 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.622    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.545ns  (logic 4.173ns (48.840%)  route 4.372ns (51.160%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[0]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[0]/Q
                         net (fo=7, routed)           1.158     1.676    U5/A_TO_G[0][0]
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.124     1.800 r  U5/A_TO_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.214     5.014    A_TO_G_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.545 r  A_TO_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.545    A_TO_G[0]
    U7                                                                r  A_TO_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.162ns (48.883%)  route 4.352ns (51.117%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[2]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[2]/Q
                         net (fo=7, routed)           1.204     1.722    U5/A_TO_G[0][2]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.846 r  U5/A_TO_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.148     4.994    A_TO_G_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.514 r  A_TO_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.514    A_TO_G[2]
    U5                                                                r  A_TO_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.171ns (49.559%)  route 4.245ns (50.441%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[1]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[1]/Q
                         net (fo=7, routed)           1.027     1.545    U5/A_TO_G[0][1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  U5/A_TO_G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.218     4.887    A_TO_G_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.417 r  A_TO_G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.417    A_TO_G[5]
    W6                                                                r  A_TO_G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.177ns (49.883%)  route 4.197ns (50.117%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[1]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[1]/Q
                         net (fo=7, routed)           1.022     1.540    U5/A_TO_G[0][1]
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.664 r  U5/A_TO_G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.175     4.839    A_TO_G_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.374 r  A_TO_G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.374    A_TO_G[4]
    U8                                                                r  A_TO_G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.146ns (49.894%)  route 4.164ns (50.106%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[0]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[0]/Q
                         net (fo=7, routed)           1.163     1.681    U5/A_TO_G[0][0]
    SLICE_X14Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.805 r  U5/A_TO_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.001     4.806    A_TO_G_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.310 r  A_TO_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.310    A_TO_G[1]
    V5                                                                r  A_TO_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/gcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.153ns (50.125%)  route 4.132ns (49.875%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  U4/gcd_reg[2]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U4/gcd_reg[2]/Q
                         net (fo=7, routed)           1.218     1.736    U5/A_TO_G[0][2]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.124     1.860 r  U5/A_TO_G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.914     4.774    A_TO_G_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.285 r  A_TO_G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.285    A_TO_G[6]
    W7                                                                r  A_TO_G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U4/y_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 1.441ns (39.045%)  route 2.250ns (60.955%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.250     3.691    U4/AR[0]
    SLICE_X8Y18          FDCE                                         f  U4/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U4/y_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 1.441ns (39.045%)  route 2.250ns (60.955%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.250     3.691    U4/AR[0]
    SLICE_X8Y18          FDCE                                         f  U4/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE                         0.000     0.000 r  U3/delay1_reg/C
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/delay1_reg/Q
                         net (fo=4, routed)           0.068     0.232    U3/delay1
    SLICE_X8Y15          FDCE                                         r  U3/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.148ns (49.581%)  route 0.151ns (50.419%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE                         0.000     0.000 r  U3/delay2_reg/C
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U3/delay2_reg/Q
                         net (fo=4, routed)           0.151     0.299    U3/delay2
    SLICE_X8Y15          FDCE                                         r  U3/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/delay3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.516%)  route 0.120ns (36.484%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE                         0.000     0.000 r  U3/delay3_reg/C
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/delay3_reg/Q
                         net (fo=3, routed)           0.120     0.284    U3/delay3
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  U3/x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.329    U4/x_reg[0]_0[0]
    SLICE_X8Y16          FDCE                                         r  U4/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE                         0.000     0.000 r  U2/delay2_reg/C
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/delay2_reg/Q
                         net (fo=2, routed)           0.179     0.343    U2/delay2
    SLICE_X8Y14          FDCE                                         r  U2/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.269%)  route 0.144ns (40.731%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  U4/y_reg[2]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U4/y_reg[2]/Q
                         net (fo=6, routed)           0.144     0.308    U4/y_reg_n_0_[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  U4/x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U4/x[2]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  U4/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE                         0.000     0.000 r  U5/count_reg[0]/C
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U5/count_reg[0]/Q
                         net (fo=10, routed)          0.168     0.309    U5/count[0]
    SLICE_X13Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  U5/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U5/count[0]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  U5/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.934%)  route 0.146ns (41.066%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  U4/y_reg[2]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U4/y_reg[2]/Q
                         net (fo=6, routed)           0.146     0.310    U4/y_reg_n_0_[2]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  U4/x[3]_i_2/O
                         net (fo=1, routed)           0.000     0.355    U4/x[3]_i_2_n_0
    SLICE_X8Y16          FDCE                                         r  U4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/count_1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/count_1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  U5/count_1_reg[11]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U5/count_1_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    U5/count_1_reg_n_0_[11]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U5/count_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U5/count_1_reg[8]_i_1_n_4
    SLICE_X9Y18          FDRE                                         r  U5/count_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/count_1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/count_1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE                         0.000     0.000 r  U5/count_1_reg[15]/C
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U5/count_1_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    U5/count_1_reg_n_0_[15]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U5/count_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U5/count_1_reg[12]_i_1_n_4
    SLICE_X9Y19          FDRE                                         r  U5/count_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/count_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/count_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE                         0.000     0.000 r  U5/count_1_reg[3]/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U5/count_1_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    U5/count_1_reg_n_0_[3]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U5/count_1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U5/count_1_reg[0]_i_1_n_4
    SLICE_X9Y16          FDRE                                         r  U5/count_1_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.441ns (41.307%)  route 2.048ns (58.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.048     3.489    U1/AR[0]
    SLICE_X8Y8           FDCE                                         f  U1/counter1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.449     4.790    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[0]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.441ns (41.307%)  route 2.048ns (58.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.048     3.489    U1/AR[0]
    SLICE_X8Y8           FDCE                                         f  U1/counter1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.449     4.790    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[1]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.441ns (41.307%)  route 2.048ns (58.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.048     3.489    U1/AR[0]
    SLICE_X8Y8           FDCE                                         f  U1/counter1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.449     4.790    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[2]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.441ns (41.307%)  route 2.048ns (58.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          2.048     3.489    U1/AR[0]
    SLICE_X8Y8           FDCE                                         f  U1/counter1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.449     4.790    U1/CLK
    SLICE_X8Y8           FDCE                                         r  U1/counter1_reg[3]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.441ns (43.045%)  route 1.907ns (56.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.907     3.348    U1/AR[0]
    SLICE_X8Y9           FDCE                                         f  U1/counter1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448     4.789    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[4]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.441ns (43.045%)  route 1.907ns (56.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.907     3.348    U1/AR[0]
    SLICE_X8Y9           FDCE                                         f  U1/counter1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448     4.789    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[5]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.441ns (43.045%)  route 1.907ns (56.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.907     3.348    U1/AR[0]
    SLICE_X8Y9           FDCE                                         f  U1/counter1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448     4.789    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[6]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.441ns (43.045%)  route 1.907ns (56.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.907     3.348    U1/AR[0]
    SLICE_X8Y9           FDCE                                         f  U1/counter1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.448     4.789    U1/CLK
    SLICE_X8Y9           FDCE                                         r  U1/counter1_reg[7]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/tmp_sign1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.300ns  (logic 1.565ns (47.440%)  route 1.734ns (52.560%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.734     3.176    U1/AR[0]
    SLICE_X10Y14         LUT3 (Prop_lut3_I0_O)        0.124     3.300 r  U1/tmp_sign1_i_1/O
                         net (fo=1, routed)           0.000     3.300    U1/tmp_sign1_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign1_reg/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/tmp_sign2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.565ns (48.787%)  route 1.643ns (51.213%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  CLR_IBUF_inst/O
                         net (fo=45, routed)          1.643     3.084    U1/AR[0]
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.208 r  U1/tmp_sign2_i_1/O
                         net (fo=1, routed)           0.000     3.208    U1/tmp_sign2_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    U1/CLK
    SLICE_X10Y14         FDRE                                         r  U1/tmp_sign2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/clk190_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.210ns (26.919%)  route 0.569ns (73.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.569     0.778    U1/AR[0]
    SLICE_X9Y14          FDCE                                         f  U1/clk190_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X9Y14          FDCE                                         r  U1/clk190_reg/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.210ns (25.510%)  route 0.612ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.612     0.821    U1/AR[0]
    SLICE_X8Y12          FDCE                                         f  U1/counter1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[16]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.210ns (25.510%)  route 0.612ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.612     0.821    U1/AR[0]
    SLICE_X8Y12          FDCE                                         f  U1/counter1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    U1/CLK
    SLICE_X8Y12          FDCE                                         r  U1/counter1_reg[17]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.210ns (23.673%)  route 0.676ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.676     0.885    U1/AR[0]
    SLICE_X8Y11          FDCE                                         f  U1/counter1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[12]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.210ns (23.673%)  route 0.676ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.676     0.885    U1/AR[0]
    SLICE_X8Y11          FDCE                                         f  U1/counter1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[13]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.210ns (23.673%)  route 0.676ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.676     0.885    U1/AR[0]
    SLICE_X8Y11          FDCE                                         f  U1/counter1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[14]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter1_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.210ns (23.673%)  route 0.676ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.676     0.885    U1/AR[0]
    SLICE_X8Y11          FDCE                                         f  U1/counter1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    U1/CLK
    SLICE_X8Y11          FDCE                                         r  U1/counter1_reg[15]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/clk25_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.932%)  route 0.704ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.704     0.914    U1/AR[0]
    SLICE_X11Y14         FDCE                                         f  U1/clk25_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/clk25_reg/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.932%)  route 0.704ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.704     0.914    U1/AR[0]
    SLICE_X11Y14         FDCE                                         f  U1/counter2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[0]/C

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            U1/counter2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.210ns (22.932%)  route 0.704ns (77.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  CLR_IBUF_inst/O
                         net (fo=45, routed)          0.704     0.914    U1/AR[0]
    SLICE_X11Y14         FDCE                                         f  U1/counter2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    U1/CLK
    SLICE_X11Y14         FDCE                                         r  U1/counter2_reg[1]/C





