set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/mmuddassir/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/mmuddassir/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/dff_ram_4x72"
set ::env(DESIGN_NAME) "dff_ram_4x72"
set ::env(VERILOG_FILES) "/openlane/designs/dff_ram_4x72/src/dff_ram_4x72.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(FP_SIZZING) "absolute"
set ::env(DIE_AREA) "0 0 100 100"
set ::env(DESIGN_IS_CORE) "1"
set ::env(FP_PDN_MULTILAYER) "1"
