library verilog;
use verilog.vl_types.all;
entity tridrive is
    generic(
        WIDTH           : integer := 16
    );
    port(
        data            : in     vl_logic_vector;
        \bus\           : out    vl_logic_vector;
        en_L            : in     vl_logic
    );
end tridrive;
