# Single-cycle-CPU-verilog
Single cycle CPU design in verilog, for Computer Organization and Design Lecture. Verilog单周期CPU设计，计算机组成与设计实验
