// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Thu Dec 30 12:16:56 2021
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top zxnexys_zxrtc_0_0 -prefix
//               zxnexys_zxrtc_0_0_ zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \data_reg[1][6]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    update_i_reg_4,
    \guf.guf1.underflow_i_reg ,
    Q,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][2]_0 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4]_0 ,
    \data_reg[5][4]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_5,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_1 ,
    \refresh_reg[1]_0 ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5]_0 ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_1 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][1]_0 ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_1 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14]_0 ,
    update_i_reg_6,
    clk_peripheral,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_1 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][0]_2 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_2 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[4][2]_0 ,
    \data_reg[1][3]_0 ,
    \data_reg[4][1]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[6][7]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[6][6]_1 ,
    \data_reg[0][4]_1 ,
    \data_reg[2][4]_3 ,
    \data_reg[2][0]_2 ,
    \data_reg[1][0]_2 ,
    \data_reg[4][3]_0 ,
    sda_o_i_2,
    \data_reg[6][4]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \data_reg[1][6]_0 ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output update_i_reg_4;
  output \guf.guf1.underflow_i_reg ;
  output [1:0]Q;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][2]_0 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4]_0 ;
  output \data_reg[5][4]_1 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_5;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_1 ;
  output \refresh_reg[1]_0 ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5]_0 ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_1 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][1]_0 ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_1 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14]_0 ;
  input update_i_reg_6;
  input clk_peripheral;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_1 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_2 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][3]_0 ;
  input \data_reg[4][2]_0 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[4][1]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[28][0]_0 ;
  input [2:0]\data_reg[6][7]_0 ;
  input \data_reg[26][0]_0 ;
  input \data_reg[6][6]_1 ;
  input \data_reg[0][4]_1 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[4][3]_0 ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[23][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [10:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[0][2]_i_1_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][2]_i_1_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_2_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[2][1]_i_1_n_0 ;
  wire \data[2][2]_i_1_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_2_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][3]_i_8_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[34][7]_i_4_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][2]_i_1_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[5][1]_i_1_n_0 ;
  wire \data[5][1]_i_2_n_0 ;
  wire \data[5][1]_i_3_n_0 ;
  wire \data[5][2]_i_1_n_0 ;
  wire \data[5][3]_i_10_n_0 ;
  wire \data[5][3]_i_11_n_0 ;
  wire \data[5][3]_i_12_n_0 ;
  wire \data[5][3]_i_13_n_0 ;
  wire \data[5][3]_i_2_n_0 ;
  wire \data[5][3]_i_4_n_0 ;
  wire \data[5][3]_i_5_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[5][3]_i_7_n_0 ;
  wire \data[5][3]_i_8_n_0 ;
  wire \data[5][3]_i_9_n_0 ;
  wire \data[5][4]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][2]_i_1_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_2_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][6]_i_1_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_8_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][4]_1 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire \data_reg[1][6]_1 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire [0:0]\data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire \data_reg[26]0 ;
  wire \data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][1]_0 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][4]_2 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire [1:0]\data_reg[6][4]_1 ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[6][6]_1 ;
  wire [2:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][2] ;
  wire \data_reg_n_0_[5][3] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire [5:0]rtc_0_rd_reg_o;
  wire sda_o_i_11_n_0;
  wire sda_o_i_12_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_i_reg_6;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire [10:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire [14:0]\wr_data_reg[14]_0 ;
  wire wr_en;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAAAAAA)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(underflow),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[0][1]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0]_1 [3]),
        .I3(\data_reg[0]_1 [2]),
        .O(\data[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[0][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[0]_1 [2]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCC0CAAAAAAAA)) 
    \data[0][3]_i_4 
       (.I0(dout[0]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0]_1 [2]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[0][6]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[0][7]_0 [1]),
        .O(update_i_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \data[0][6]_i_3 
       (.I0(\refresh_reg[1]_0 ),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0]_1 [2]),
        .I5(\data_reg[0][4]_1 ),
        .O(\data_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[11][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[14][7]_i_3 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[7]),
        .I2(dout[9]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[18][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[19][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hBEAABAAABEAABEAA)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[1]_0 [2]),
        .I5(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[1][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[1]_0 [2]),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEAEAAAAAAAA)) 
    \data[1][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[1]_0 [3]),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1]_0 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0]_1 [2]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\refresh_reg[1]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[1][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[1][6]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[1][7]_0 [1]),
        .O(update_i_reg_3));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_4 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\refresh_reg[1]_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[22][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[4]),
        .I4(\goreg_bm.dout_i_reg[11]_0 ),
        .I5(\data_reg[26][0]_0 ),
        .O(\data_reg[26]0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[26][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \data[27][7]_i_2 
       (.I0(update_i_reg_5),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[6]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[6]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[2][0]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][3] ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09900000)) 
    \data[2][1]_i_1 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][1]_0 ),
        .O(\data[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00780000)) 
    \data[2][2]_i_1 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][2]_0 ),
        .O(\data[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_2 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8BBB8B8B8B8)) 
    \data[2][3]_i_2 
       (.I0(\data_reg[6][7]_0 [0]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][3]_i_6_n_0 ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(\data[2][3]_i_7_n_0 ),
        .I5(\data[2][3]_i_8_n_0 ),
        .O(\data[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \data[2][3]_i_5 
       (.I0(\data[4][3]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(update_i_reg_6),
        .I5(update_i_reg_0),
        .O(\refresh_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][3]_i_6 
       (.I0(dout[0]),
        .I1(underflow),
        .O(\data[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[2][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \data[2][3]_i_8 
       (.I0(underflow),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[4][3]_i_16_n_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg[2][2]_0 ),
        .O(\data[2][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][1]_0 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hFF77FF50FF50FF50)) 
    \data[2][5]_i_3 
       (.I0(\data[5][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][5]_i_4_n_0 ),
        .I3(\data_reg[2][4]_3 ),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(\goreg_bm.dout_i_reg[9]_0 ),
        .O(update_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][5]_i_4 
       (.I0(\data_reg[2][2]_0 ),
        .I1(\data[2][5]_i_6_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[2][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][5]_i_6 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[30][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[5]),
        .I5(dout[6]),
        .O(\goreg_bm.dout_i_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\data[34][7]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[34][7]_i_4 
       (.I0(dout[5]),
        .I1(dout[9]),
        .O(\data[34][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \data[36][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(underflow),
        .I4(dout[8]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT6 #(
    .INIT(64'h9000000090909090)) 
    \data[3][0]_i_3 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][2]_0 ),
        .I4(\data_reg[3][1]_0 ),
        .I5(\data_reg[3][0]_0 ),
        .O(update_t_reg_0));
  LUT6 #(
    .INIT(64'h0090909090000000)) 
    \data[3][2]_i_2 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][1]_0 ),
        .I4(\data_reg[3][0]_0 ),
        .I5(\data_reg[3][2]_0 ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \data[3][2]_i_3 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[4]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_3 
       (.I0(underflow),
        .I1(dout[5]),
        .I2(dout[4]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hABAAABAAAAAAABAA)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data[4][1]_i_3_n_0 ),
        .I2(\data_reg[6][0]_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .I5(\data[4][3]_i_9_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEAAAAAAAAAAA)) 
    \data[4][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\guf.guf1.underflow_i_reg_2 ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][1] ),
        .I4(\data_reg_n_0_[4][2] ),
        .I5(\data_reg[5][2]_0 ),
        .O(\data[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[4][2]_i_3 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_0 ),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[4][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[4][3]_i_12 
       (.I0(\data_reg[0][7]_0 [1]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [2]),
        .O(\data[4][3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_13 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .I2(\data_reg[1]_0 [3]),
        .I3(\data_reg[1]_0 [2]),
        .O(\data[4][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_14 
       (.I0(Q[1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \data[4][3]_i_15 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(underflow),
        .O(\data[4][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \data[4][3]_i_17 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[4][3]_i_18 
       (.I0(\data[5][3]_i_8_n_0 ),
        .I1(\data_reg[5][5]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \data[4][3]_i_19 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data[5][3]_i_11_n_0 ),
        .I2(\data[5][3]_i_10_n_0 ),
        .I3(\data_reg[5][7]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10100010)) 
    \data[4][3]_i_2 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[5][2]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(\data[4][3]_i_9_n_0 ),
        .I5(\data_reg[1][3]_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[4][6]_0 ),
        .I1(\data_reg[4][7]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[4][4]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data[4][3]_i_13_n_0 ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[4][3]_i_14_n_0 ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055005530)) 
    \data[4][3]_i_5 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[2][3]_i_7_n_0 ),
        .O(\data[4][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(underflow),
        .O(\data[4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15005555)) 
    \data[4][3]_i_8 
       (.I0(\_inferred__24/i__carry__0_n_2 ),
        .I1(\data[4][3]_i_17_n_0 ),
        .I2(\data[4][3]_i_18_n_0 ),
        .I3(\data[4][3]_i_19_n_0 ),
        .I4(\data[4][3]_i_20_n_0 ),
        .O(\data_reg[5][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data[4][3]_i_9 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A3A0A0A)) 
    \data[4][4]_i_2 
       (.I0(dout[1]),
        .I1(\data_reg[4][4]_0 ),
        .I2(underflow),
        .I3(\_inferred__24/i__carry__0_n_2 ),
        .I4(\data[5][3]_i_4_n_0 ),
        .I5(\data[5][3]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_3_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \data[4][5]_i_3 
       (.I0(\data[4][5]_i_5_n_0 ),
        .I1(\data_reg[4][4]_2 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[5][3]_i_5_n_0 ),
        .I5(\data[4][5]_i_7_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[4][5]_i_5 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \data[4][5]_i_7 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][0]_0 ),
        .I2(\data_reg_n_0_[4][2] ),
        .I3(\data_reg_n_0_[4][1] ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[50][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[6]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[7]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(dout[9]),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \data[56][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[4]),
        .I3(dout[7]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \data[59][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(dout[8]),
        .I3(underflow),
        .O(update_i_reg_5));
  LUT5 #(
    .INIT(32'hBEAEAAAA)) 
    \data[5][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data[5][1]_i_2_n_0 ),
        .I4(\data[5][1]_i_3_n_0 ),
        .O(\data[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \data[5][1]_i_3 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[5][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \data[5][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][3]_0 ),
        .I1(\_inferred__24/i__carry__0_n_2 ),
        .I2(\data[5][3]_i_4_n_0 ),
        .I3(\data[5][3]_i_5_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[5][3]_i_6_n_0 ),
        .O(\goreg_bm.dout_i_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data[5][3]_i_10 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[5][3]_i_11 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[5][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[5][3]_i_12 
       (.I0(\data_reg[1][7]_0 [1]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .O(\data[5][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \data[5][3]_i_13 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(refresh_reg[2]),
        .I3(refresh_reg[3]),
        .I4(Q[1]),
        .O(\data[5][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[5][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data_reg_n_0_[5][2] ),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFFFFFF)) 
    \data[5][3]_i_4 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_20_n_0 ),
        .I4(\data[5][3]_i_7_n_0 ),
        .I5(\data[5][3]_i_8_n_0 ),
        .O(\data[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \data[5][3]_i_5 
       (.I0(\data[4][3]_i_20_n_0 ),
        .I1(\data[5][3]_i_9_n_0 ),
        .I2(\data_reg[5][7]_0 ),
        .I3(\data[5][3]_i_10_n_0 ),
        .I4(\data[5][3]_i_11_n_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[5][3]_i_6 
       (.I0(\data[5][3]_i_12_n_0 ),
        .I1(\data[4][3]_i_15_n_0 ),
        .I2(\data[5][3]_i_13_n_0 ),
        .I3(\data[4][3]_i_13_n_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[5][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[5][3]_i_7 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][5]_0 ),
        .O(\data[5][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[5][3]_i_8 
       (.I0(\data_reg[5][7]_0 ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg_n_0_[4][2] ),
        .O(\data[5][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[5][3]_i_9 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .O(\data[5][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555505555515555)) 
    \data[5][4]_i_4 
       (.I0(\data[5][4]_i_6_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data_reg[5][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][2] ),
        .O(\data_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \data[5][4]_i_6 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[9]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[4]),
        .I5(dout[7]),
        .O(\data[5][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABEAABEAA)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6]_2 [1]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[6]_2 [2]),
        .I5(\data_reg[6]_2 [3]),
        .O(\data[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[6]_2 [2]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data_reg[5][2]_0 ),
        .I5(\data[6][7]_i_5_n_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[6][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[6][4]_0 [0]),
        .I4(\data_reg[6]_2 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \data[6][3]_i_3 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(\data_reg[5][0]_1 ),
        .I5(underflow),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF606060FF60)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][4]_0 [1]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(\data[6][5]_i_3_n_0 ),
        .I4(\data_reg[6][0]_0 ),
        .I5(\data_reg[6][7]_0 [1]),
        .O(\data[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444444)) 
    \data[6][5]_i_2 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [7]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [5]),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_3 
       (.I0(dout[2]),
        .I1(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][6]_i_1 
       (.I0(\data_reg[6][6]_1 ),
        .I1(\data_reg[6]_2 [6]),
        .I2(\data_reg[6]_2 [5]),
        .I3(\data_reg[6][4]_0 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data[6][7]_i_5_n_0 ),
        .I5(\data[6][7]_i_6_n_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAEFFEAAAAEAAE)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[3]),
        .I2(update_i_reg_6),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [2]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \data[6][7]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data[5][1]_i_2_n_0 ),
        .I3(\data[6][7]_i_8_n_0 ),
        .I4(\data[2][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[6][7]_i_6 
       (.I0(\data_reg[6]_2 [2]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(\data[4][3]_i_15_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0220222220000000)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [5]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [7]),
        .O(\data[6][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \data[6][7]_i_8 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(refresh_reg[2]),
        .I4(refresh_reg[3]),
        .I5(Q[1]),
        .O(\data[6][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[8][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][2]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][3]_0 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_0 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_1 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][2]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][3]_i_2_n_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_1 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_1 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_1 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_1 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_2 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [0]),
        .Q(\data_reg[6][4]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][2]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [2]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][3]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [1]),
        .Q(\data_reg[6][4]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][6]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [6]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][6]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][2] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000041BE)) 
    i__carry_i_4
       (.I0(\data_reg[6][4]_0 [0]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(\data_reg[6][4]_0 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [2]),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(\data_reg[6]_2 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][2] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(\data_reg[6]_2 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(rtc_0_rd_reg_o[3]),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(last_rd_reg[5]),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(rtc_0_rd_reg_o[0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(last_rd_reg[1]),
        .I4(rtc_0_rd_reg_o[2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_12
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_12_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_11_n_0),
        .I1(sda_o_i_12_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_6),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(rtc_0_rd_reg_o[2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(rtc_0_rd_reg_o[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(rtc_0_rd_reg_o[5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .O(\wr_data[14]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(\wr_data_reg[14]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [10]),
        .Q(\wr_data_reg[14]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(\wr_data_reg[14]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(\wr_data_reg[14]_0 [14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(\wr_data_reg[14]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(\wr_data_reg[14]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(\wr_data_reg[14]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [4]),
        .Q(\wr_data_reg[14]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [5]),
        .Q(\wr_data_reg[14]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [6]),
        .Q(\wr_data_reg[14]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [7]),
        .Q(\wr_data_reg[14]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [8]),
        .Q(\wr_data_reg[14]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [9]),
        .Q(\wr_data_reg[14]_0 [9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    D,
    Q,
    ack_reg_0,
    \tmp_reg[0]_0 ,
    \bcnt_reg[0]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_2,
    update_t_reg_3,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_2 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[3]_3 ,
    update_i_reg,
    \wr_reg_o_reg[3]_4 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_6 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_7 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[1]_1 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_1 ,
    E,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_13 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_9 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[0]_4 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    old_scl_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [5:0]D;
  output [2:0]Q;
  output ack_reg_0;
  output [0:0]\tmp_reg[0]_0 ;
  output \bcnt_reg[0]_0 ;
  output [10:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output \wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output \wr_reg_o_reg[1]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [4:0]\data_o_reg[7]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output \wr_reg_o_reg[5]_12 ;
  output [1:0]\data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_13 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_9 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[3]_1 ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[0]_4 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output old_scl_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[11][7]_i_4_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[19][7]_i_3_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[22][7]_i_2_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[23][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_4_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[43][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[48][7]_i_2_n_0 ;
  wire \data[48][7]_i_4_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_11_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire [1:0]\data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [4:0]\data_o_reg[7]_1 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [10:0]p_1_in;
  wire p_1_in_0;
  wire \ptr[0]_i_1_n_0 ;
  wire \ptr[1]_i_1_n_0 ;
  wire \ptr[1]_i_2_n_0 ;
  wire \ptr[2]_i_1_n_0 ;
  wire \ptr[2]_i_2_n_0 ;
  wire \ptr[2]_i_3_n_0 ;
  wire \ptr[3]_i_1_n_0 ;
  wire \ptr[3]_i_2_n_0 ;
  wire \ptr[3]_i_3_n_0 ;
  wire \ptr[3]_i_4_n_0 ;
  wire \ptr[3]_i_5_n_0 ;
  wire \ptr[3]_i_6_n_0 ;
  wire \ptr[4]_i_1_n_0 ;
  wire \ptr[4]_i_2_n_0 ;
  wire \ptr[4]_i_3_n_0 ;
  wire \ptr[5]_i_1_n_0 ;
  wire \ptr[5]_i_2_n_0 ;
  wire \ptr[5]_i_3_n_0 ;
  wire reset;
  wire [2:0]rtc_0_data_o;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_13_n_0;
  wire sda_o_i_14_n_0;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_1;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[0]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [10:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[3]_9 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire \wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \cnt[1]_i_2 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFEFAF)) 
    \cnt[3]_i_2 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack),
        .I2(\cnt[3]_i_5_n_0 ),
        .I3(\cnt[3]_i_6_n_0 ),
        .I4(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cnt[3]_i_4 
       (.I0(sda_o_i_9_n_0),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_5 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_7 
       (.I0(sda_o_i_10_n_0),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[0][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[0][0]_0 ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[0][3]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_5 ),
        .I1(\data_reg[0][0] ),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0010FF1000100010)) 
    \data[0][3]_i_3 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(\data_reg[8][0] ),
        .I3(update_t_reg_1),
        .I4(Q[0]),
        .I5(\data[4][3]_i_11_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_4_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[10][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data_reg[19][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[11][7]_i_1 
       (.I0(\data[11][7]_i_2_n_0 ),
        .I1(\data_reg[11][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[11][7]_i_2 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(update_t_reg_1),
        .I4(dout[8]),
        .I5(dout[9]),
        .O(\data[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_3_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404FF0004040000)) 
    \data[13][7]_i_1 
       (.I0(\data[13][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(dout[11]),
        .I4(update_t_reg_1),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[13][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(\data[44][7]_i_2_n_0 ),
        .I2(\data_reg[14][0]_0 ),
        .I3(dout[13]),
        .I4(\data_reg[14][0] ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7FF)) 
    \data[14][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(\wr_data_reg[11] ),
        .I4(update_t_reg_0),
        .I5(Q[1]),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[19][7]_i_1 
       (.I0(\data_reg[19][0] ),
        .I1(\data_reg[19][0]_0 ),
        .I2(\data[52][7]_i_5_n_0 ),
        .I3(\data[19][7]_i_3_n_0 ),
        .I4(\data[22][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \data[19][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[19][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[1][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[1][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_o_reg[7]_1 [3]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[59][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[22][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[22][7]_i_2 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[22][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAAAAAAAAAAAA)) 
    \data[23][7]_i_1 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data[23][7]_i_3_n_0 ),
        .O(update_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[23][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(\data_reg[53][0] ),
        .I4(dout[11]),
        .I5(dout[13]),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[23][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[23][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \data[24][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[58][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_3 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[27][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data_reg[27][0] ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    \data[2][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(update_t_reg_1),
        .I3(underflow),
        .I4(\data_reg[2][0] ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data_o_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[48][7]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data_reg[30][0] ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[59][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(\data[32][7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[43][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0] ),
        .I1(\data_reg[36][0]_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h4444444F)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(\data[55][7]_i_2_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[3][0]_i_2 
       (.I0(dout[0]),
        .I1(rtc_0_data_o[0]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[1]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[33][0] ),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[43][0] ),
        .I1(\data_reg[47][0] ),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[43][7]_i_2_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[43][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[43][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[48][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[48][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[48][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[48][7]_i_4 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[48][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[2]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FFFCCCC)) 
    \data[4][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\data_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(rtc_0_data_o[1]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][2]_i_2 
       (.I0(dout[2]),
        .I1(rtc_0_data_o[2]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2828EB28)) 
    \data[4][3]_i_10 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .I4(underflow),
        .O(\data_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_11 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0]_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_7 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[4][5]_i_6 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][5]_i_8 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[2]),
        .O(\data[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[50][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(\data[52][7]_i_5_n_0 ),
        .I2(\data[58][7]_i_5_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h808000FF00FF8080)) 
    \data[51][7]_i_1 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(\data_reg[3][5] ),
        .I3(\data[51][7]_i_2_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \data[51][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[51][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[1]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data_reg[39][0] ),
        .I4(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFFFFFF)) 
    \data[55][7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF00FF4040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(\data[57][7]_i_3_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \data[57][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[58][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \data[58][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(Q[0]),
        .I4(\data_reg[43][0] ),
        .I5(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[59][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[5][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[5][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hF3C0AAAAAAAAF3C0)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(underflow),
        .I2(\data_reg[5][4] ),
        .I3(dout[4]),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\data_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \data[5][4]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(\data[44][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \data[60][7]_i_1 
       (.I0(\data[60][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(rtc_0_data_o[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[6][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[6][4] [0]),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][4] [1]),
        .I5(underflow),
        .O(\data_o_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \data[7][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[11][7]_i_2_n_0 ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\wr_reg_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10101F1010101010)) 
    \data[8][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(\data[12][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[8][0] ),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_8 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(rtc_0_data_o[0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(rtc_0_data_o[1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(rtc_0_data_o[2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_1 [4]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h74AA)) 
    \ptr[0]_i_1 
       (.I0(D[0]),
        .I1(\ptr[4]_i_2_n_0 ),
        .I2(\tmp_reg[0]_0 ),
        .I3(ack_reg_0),
        .O(\ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[1]_i_1 
       (.I0(\ptr[1]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[1]),
        .O(\ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55C3C3C3)) 
    \ptr[1]_i_2 
       (.I0(tmp[1]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .O(\ptr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[2]_i_1 
       (.I0(D[2]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[2]_i_2_n_0 ),
        .O(\ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \ptr[2]_i_2 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .I5(tmp[2]),
        .O(\ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ptr[2]_i_3 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(i2c_rw_reg_0),
        .O(\ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[3]_i_1 
       (.I0(D[3]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[3]_i_4_n_0 ),
        .O(\ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DFFFFFFFF)) 
    \ptr[3]_i_2 
       (.I0(ack),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\ptr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_3 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(\ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAA2AAAA)) 
    \ptr[3]_i_4 
       (.I0(\ptr[3]_i_5_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(i2c_rw_reg_0),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(bcnt[0]),
        .I5(tmp[3]),
        .O(\ptr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ptr[3]_i_5 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\ptr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_6 
       (.I0(bcnt[1]),
        .I1(bcnt[2]),
        .O(\ptr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD872FF00)) 
    \ptr[4]_i_1 
       (.I0(\ptr[4]_i_2_n_0 ),
        .I1(\ptr[4]_i_3_n_0 ),
        .I2(tmp[4]),
        .I3(D[4]),
        .I4(ack_reg_0),
        .O(\ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ptr[4]_i_2 
       (.I0(sda_o_i_10_n_0),
        .I1(i2c_rw_reg_0),
        .I2(bcnt[2]),
        .I3(bcnt[1]),
        .I4(bcnt[0]),
        .O(\ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr[4]_i_3 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\ptr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[5]_i_1 
       (.I0(\ptr[5]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[5]),
        .O(\ptr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3323333333733333)) 
    \ptr[5]_i_2 
       (.I0(i2c_rw_reg_0),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[0]),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(sda_o_i_10_n_0),
        .I5(tmp[5]),
        .O(\ptr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ptr[5]_i_3 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(D[3]),
        .O(\ptr[5]_i_3_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sda_o_i_10
       (.I0(bcnt[6]),
        .I1(bcnt[7]),
        .I2(bcnt[5]),
        .I3(bcnt[9]),
        .I4(sda_o_i_14_n_0),
        .O(sda_o_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    sda_o_i_13
       (.I0(tmp[6]),
        .I1(tmp[4]),
        .I2(tmp[5]),
        .I3(tmp[2]),
        .O(sda_o_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sda_o_i_14
       (.I0(bcnt[8]),
        .I1(bcnt[3]),
        .I2(bcnt[10]),
        .I3(bcnt[4]),
        .O(sda_o_i_14_n_0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(\ptr[3]_i_3_n_0 ),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_8_n_0),
        .I1(sda_o_i_9_n_0),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(sda_o_i_10_n_0),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_8
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    sda_o_i_9
       (.I0(sda_o_i_13_n_0),
        .I1(tmp[1]),
        .I2(tmp[3]),
        .I3(tmp[7]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(p_1_in_0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[0]_i_1__0 
       (.I0(rtc_0_data_o[0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(D[3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[1]_i_1__0 
       (.I0(rtc_0_data_o[1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[2]_i_1__0 
       (.I0(rtc_0_data_o[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[3]_i_1__0 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[4]_i_1__0 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[5]_i_1__0 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[6]_i_1__0 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(D[0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(D[1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_reg_o[5]_i_1 
       (.I0(reset),
        .I1(ack_reg_0),
        .I2(\bcnt_reg[0]_1 ),
        .I3(i2c_rw_reg_0),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \wr_reg_o[5]_i_2 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(sda_o_i_10_n_0),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

module zxnexys_zxrtc_0_0_rtc_reset
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(s_axi_aresetn));
endmodule

module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \data_reg[1][6] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    update_i_reg,
    update_i_reg_0,
    \tmp_reg[0] ,
    ack_reg,
    \bcnt_reg[0] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \data_o_reg[7] ,
    update_t_reg,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[2] ,
    \guf.guf1.underflow_i_reg ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \wr_reg_o_reg[5]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[11]_1 ,
    update_t_reg_0,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[2] ,
    \data_reg[1][5] ,
    \data_o_reg[4] ,
    update_t_reg_1,
    update_t_reg_2,
    \goreg_bm.dout_i_reg[0] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \data_reg[2][4]_0 ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    reset,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    sda_o_reg,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \data_reg[1][6] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output update_i_reg;
  output update_i_reg_0;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [3:0]\data_o_reg[7] ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[2] ;
  output \guf.guf1.underflow_i_reg ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \wr_reg_o_reg[5]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output update_t_reg_0;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \wr_reg_o_reg[2] ;
  output \data_reg[1][5] ;
  output \data_o_reg[4] ;
  output update_t_reg_1;
  output update_t_reg_2;
  output \goreg_bm.dout_i_reg[0] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input reset;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0] ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input sda_o_reg;
  input sda_i;
  input scl_i;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[4] ;
  wire [3:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[23]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [4:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[0] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_12;
  wire registers_0_n_2;
  wire registers_0_n_23;
  wire registers_0_n_35;
  wire registers_0_n_36;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_46;
  wire registers_0_n_54;
  wire registers_0_n_55;
  wire registers_0_n_56;
  wire registers_0_n_57;
  wire registers_0_n_58;
  wire registers_0_n_59;
  wire registers_0_n_61;
  wire registers_0_n_62;
  wire registers_0_n_63;
  wire registers_0_n_65;
  wire registers_0_n_71;
  wire registers_0_n_74;
  wire registers_0_n_75;
  wire registers_0_n_78;
  wire registers_0_n_79;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_83;
  wire registers_0_n_84;
  wire registers_0_n_85;
  wire registers_0_n_86;
  wire registers_0_n_87;
  wire registers_0_n_88;
  wire registers_0_n_89;
  wire registers_0_n_90;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire [3:3]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_103;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_114;
  wire rtc_0_n_115;
  wire rtc_0_n_116;
  wire rtc_0_n_117;
  wire rtc_0_n_118;
  wire rtc_0_n_119;
  wire rtc_0_n_133;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_20;
  wire rtc_0_n_21;
  wire rtc_0_n_22;
  wire rtc_0_n_23;
  wire rtc_0_n_24;
  wire rtc_0_n_25;
  wire rtc_0_n_26;
  wire rtc_0_n_27;
  wire rtc_0_n_29;
  wire rtc_0_n_64;
  wire rtc_0_n_81;
  wire rtc_0_n_84;
  wire rtc_0_n_85;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_99;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire \wr_reg_o_reg[5]_0 ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_110),
        .\data_reg[0][0] (\data_reg[0]_1 ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (rtc_0_n_103),
        .\data_reg[0][0]_2 (rtc_0_n_116),
        .\data_reg[0][3] (rtc_0_n_117),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][4]_0 (\goreg_bm.dout_i_reg[11]_1 ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[1][0]_0 (rtc_0_n_115),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][3] (rtc_0_n_111),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][6]_0 (\data_reg[1][6]_0 ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (\data_reg[23]0 ),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (rtc_0_n_64),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_12),
        .\data_reg[2][0]_0 (rtc_0_n_119),
        .\data_reg[2][0]_1 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (registers_0_n_71),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_110),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_29),
        .\data_reg[4][1] (\goreg_bm.dout_i_reg[1] ),
        .\data_reg[4][2] (\goreg_bm.dout_i_reg[2] ),
        .\data_reg[4][3] (\wr_reg_o_reg[2] ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_118),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][0]_0 (registers_0_n_75),
        .\data_reg[5][0]_1 (rtc_0_n_114),
        .\data_reg[5][2] (registers_0_n_46),
        .\data_reg[5][3] (\goreg_bm.dout_i_reg[11]_0 ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_1 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[6][4]_0 ({rtc_0_n_99,rtc_0_n_100}),
        .\data_reg[6][6] (rtc_0_n_133),
        .\data_reg[6][6]_0 (\goreg_bm.dout_i_reg[6] ),
        .\data_reg[6][7] ({\data_o_reg[7] [3],\data_o_reg[7] [1],rtc_0_data_o}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout[3],dout[1:0],registers_0_fifo_read_RD_DATA[3]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_54),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_86),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_88),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_90),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_55),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_83),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_89),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[11]_4 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_5 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_59),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_63),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_84),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_97),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_62),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_78),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_74),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_41),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_42),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_56),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_58),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_79),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_85),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_87),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[8]_7 (registers_0_n_101),
        .\goreg_bm.dout_i_reg[8]_8 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_9 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_80),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_98),
        .\goreg_bm.dout_i_reg[9]_6 (registers_0_n_100),
        .\guf.guf1.underflow_i_reg (registers_0_n_39),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_40),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_44),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_99),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_109),
        .\refresh_reg[1] (registers_0_n_61),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_35),
        .update_i_reg_1(registers_0_n_36),
        .update_i_reg_2(update_i_reg),
        .update_i_reg_3(update_i_reg_0),
        .update_i_reg_4(registers_0_n_57),
        .update_i_reg_5(rtc_0_update_t),
        .update_t_reg(update_t_reg_0),
        .update_t_reg_0(update_t_reg_1),
        .update_t_reg_1(update_t_reg_2),
        .\wr_data_reg[11] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_data_reg[14] (registers_0_fifo_write_WR_DATA),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_29),
        .\data_o_reg[0]_0 (rtc_0_n_114),
        .\data_o_reg[0]_1 (rtc_0_n_115),
        .\data_o_reg[0]_2 (rtc_0_n_116),
        .\data_o_reg[0]_3 (rtc_0_n_119),
        .\data_o_reg[3] (rtc_0_n_111),
        .\data_o_reg[3]_0 (rtc_0_n_117),
        .\data_o_reg[4] ({rtc_0_n_99,rtc_0_n_100}),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[7] ({\data_o_reg[7] ,rtc_0_data_o}),
        .\data_o_reg[7]_0 ({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .\data_reg[0][0] (registers_0_n_61),
        .\data_reg[0][0]_0 (\data_reg[0]_1 ),
        .\data_reg[0][3] (registers_0_n_74),
        .\data_reg[11][0] (registers_0_n_108),
        .\data_reg[12][0] (registers_0_n_109),
        .\data_reg[13][0] (registers_0_n_42),
        .\data_reg[14][0] (registers_0_n_95),
        .\data_reg[14][0]_0 (registers_0_n_40),
        .\data_reg[15][0] (registers_0_n_93),
        .\data_reg[16][0] (registers_0_n_78),
        .\data_reg[17][0] (registers_0_n_85),
        .\data_reg[18][0] (registers_0_n_65),
        .\data_reg[19][0] (registers_0_n_54),
        .\data_reg[19][0]_0 (registers_0_n_96),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[20][0] (registers_0_n_89),
        .\data_reg[21][0] (registers_0_n_92),
        .\data_reg[22][0] (registers_0_n_79),
        .\data_reg[27][0] (registers_0_n_56),
        .\data_reg[2][0] (registers_0_n_71),
        .\data_reg[2][0]_0 (registers_0_n_12),
        .\data_reg[30][0] (registers_0_n_55),
        .\data_reg[32][0] (registers_0_n_62),
        .\data_reg[33][0] (registers_0_n_84),
        .\data_reg[33][0]_0 (registers_0_n_88),
        .\data_reg[34][0] (registers_0_n_102),
        .\data_reg[35][0] (registers_0_n_39),
        .\data_reg[35][0]_0 (registers_0_n_87),
        .\data_reg[36][0] (registers_0_n_58),
        .\data_reg[36][0]_0 (registers_0_n_83),
        .\data_reg[37][0] (registers_0_n_90),
        .\data_reg[38][0] (registers_0_n_43),
        .\data_reg[39][0] (registers_0_n_91),
        .\data_reg[3][5] (registers_0_n_44),
        .\data_reg[3][5]_0 (registers_0_n_59),
        .\data_reg[40][0] (registers_0_n_106),
        .\data_reg[42][0] (registers_0_n_41),
        .\data_reg[43][0] (registers_0_n_100),
        .\data_reg[45][0] (registers_0_n_101),
        .\data_reg[45][0]_0 (registers_0_n_81),
        .\data_reg[46][0] (registers_0_n_80),
        .\data_reg[47][0] (registers_0_n_63),
        .\data_reg[47][0]_0 (registers_0_n_94),
        .\data_reg[49][0] (registers_0_n_98),
        .\data_reg[4][0] (registers_0_n_46),
        .\data_reg[4][0]_0 (registers_0_n_2),
        .\data_reg[50][0] (registers_0_n_103),
        .\data_reg[52][0] (registers_0_n_105),
        .\data_reg[53][0] (registers_0_n_97),
        .\data_reg[58][0] (registers_0_n_107),
        .\data_reg[59][0] (registers_0_n_57),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][4] (registers_0_n_75),
        .\data_reg[61][0] (registers_0_n_35),
        .\data_reg[62][0] (registers_0_n_36),
        .\data_reg[62][0]_0 (registers_0_n_104),
        .\data_reg[63][0] (registers_0_n_99),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[8][0] (registers_0_n_82),
        .\data_reg[9][0] (registers_0_n_86),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[11] (\data_reg[8]0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_4 (rtc_0_n_103),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[14]0 ),
        .\goreg_bm.dout_i_reg[13]_4 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .reset(reset),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_110),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_i_reg(\data_reg[23]0 ),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_3),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[7]0 ),
        .\wr_reg_o_reg[0]_0 (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[27]0 ),
        .\wr_reg_o_reg[1]_0 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_0 (rtc_0_n_118),
        .\wr_reg_o_reg[2]_1 (rtc_0_n_133),
        .\wr_reg_o_reg[3] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[39]0 ),
        .\wr_reg_o_reg[3]_2 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[13]0 ),
        .\wr_reg_o_reg[3]_5 (\data_reg[42]0 ),
        .\wr_reg_o_reg[3]_6 (\data_reg[50]0 ),
        .\wr_reg_o_reg[3]_7 (\data_reg[9]0 ),
        .\wr_reg_o_reg[3]_8 (\data_reg[43]0 ),
        .\wr_reg_o_reg[4] (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_11 (rtc_0_n_110),
        .\wr_reg_o_reg[4]_2 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[15]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[47]0 ),
        .\wr_reg_o_reg[5] (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_2 (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[22]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (rtc_0_n_64),
        .\wr_reg_o_reg[5]_7 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(rtc_reset_0_reset_n));
endmodule

module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \data_reg[1][6] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][0] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][0] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    update_i_reg_0,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3] ,
    \data_reg[5][2] ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_4,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_0 ,
    \refresh_reg[1] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5] ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_0 ,
    \data_reg[2][2] ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14] ,
    update_i_reg_5,
    clk_peripheral,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][3] ,
    \data_reg[0][0]_2 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    Q,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][3] ,
    \data_reg[4][2] ,
    \data_reg[1][3] ,
    \data_reg[4][1] ,
    \data_reg[4][4]_1 ,
    \data_reg[28][0] ,
    \data_reg[6][7] ,
    \data_reg[26][0] ,
    \data_reg[6][6]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[2][4]_2 ,
    \data_reg[2][0]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[4][3] ,
    sda_o_i_2,
    \data_reg[6][4]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[23][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \data_reg[1][6] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [0:0]\data_reg[1][0] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [0:0]\data_reg[0][0] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output update_i_reg_0;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][2] ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_4;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_0 ;
  output \refresh_reg[1] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5] ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][2] ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14] ;
  input update_i_reg_5;
  input clk_peripheral;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][0]_0 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][3] ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_0 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]Q;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][3] ;
  input \data_reg[4][2] ;
  input \data_reg[1][3] ;
  input \data_reg[4][1] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[28][0] ;
  input [2:0]\data_reg[6][7] ;
  input \data_reg[26][0] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[4][3] ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[23][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [10:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire [0:0]\data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire [0:0]\data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire \data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][1] ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire \data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire [2:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [5:0]rtc_0_rd_reg_o;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [10:0]\wr_data_reg[11] ;
  wire [14:0]\wr_data_reg[14] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(\refresh_reg[6]_inv [1:0]),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_1 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_2 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][4]_1 (\data_reg[0][4]_0 ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][0] ),
        .\data_reg[1][0]_1 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_1 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][6]_1 (\data_reg[1][6]_0 ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][1]_0 (\data_reg[4][1] ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_2 (\data_reg[5][4]_1 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][4]_1 (\data_reg[6][4]_0 ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[8]_7 (\goreg_bm.dout_i_reg[8]_7 ),
        .\goreg_bm.dout_i_reg[8]_8 (\goreg_bm.dout_i_reg[8]_8 ),
        .\goreg_bm.dout_i_reg[8]_9 (\goreg_bm.dout_i_reg[8]_9 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\goreg_bm.dout_i_reg[9]_6 (\goreg_bm.dout_i_reg[9]_6 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .update_i_reg_5(update_i_reg_4),
        .update_i_reg_6(update_i_reg_5),
        .update_t_reg(update_t_reg),
        .update_t_reg_0(update_t_reg_0),
        .update_t_reg_1(update_t_reg_1),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (Q),
        .\wr_data_reg[14]_0 (\wr_data_reg[14] ),
        .wr_en(wr_en));
endmodule

module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    rtc_0_rd_reg_o,
    Q,
    ack_reg,
    \bcnt_reg[0] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \wr_reg_o_reg[4] ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[5] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[5]_2 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_1,
    update_t_reg_2,
    \wr_reg_o_reg[4]_3 ,
    \wr_reg_o_reg[3]_1 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[3]_2 ,
    update_i_reg,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[3]_5 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_5 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[1]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0]_0 ,
    E,
    \wr_reg_o_reg[3]_7 ,
    \wr_reg_o_reg[5]_11 ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_12 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_11 ,
    \data_o_reg[3] ,
    \wr_reg_o_reg[2] ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[0]_3 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \wr_reg_o_reg[2]_1 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [5:0]rtc_0_rd_reg_o;
  output [2:0]Q;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [10:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [4:0]\data_o_reg[7] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output \wr_reg_o_reg[5]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output \wr_reg_o_reg[1]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output \wr_reg_o_reg[5]_11 ;
  output [1:0]\data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_12 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output \wr_reg_o_reg[4]_10 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_11 ;
  output \data_o_reg[3] ;
  output \wr_reg_o_reg[2] ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[0]_3 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \wr_reg_o_reg[2]_1 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire [1:0]\data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire reset;
  wire [5:0]rtc_0_rd_reg_o;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire \wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire [10:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire \wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire \wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire \wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.D(rtc_0_rd_reg_o),
        .E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[7]_0 (\data_o_reg[7]_0 ),
        .\data_o_reg[7]_1 (\data_o_reg[7] ),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (\data_reg[0][0]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[19][0] (\data_reg[19][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0]_0 ),
        .\data_reg[1][0] (\data_reg[1][0] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[27][0] (\data_reg[27][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0]_0 ),
        .\data_reg[30][0] (\data_reg[30][0] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[43][0] (\data_reg[43][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[58][0] (\data_reg[58][0] ),
        .\data_reg[59][0] (\data_reg[59][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][4] (\data_reg[6][4] ),
        .\data_reg[8][0] (\data_reg[8][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[13]_4 (\goreg_bm.dout_i_reg[13]_4 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_i_reg(update_i_reg),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[0]_1 (\wr_reg_o_reg[0]_0 ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[3]_6 (\wr_reg_o_reg[3]_5 ),
        .\wr_reg_o_reg[3]_7 (\wr_reg_o_reg[3]_6 ),
        .\wr_reg_o_reg[3]_8 (\wr_reg_o_reg[3]_7 ),
        .\wr_reg_o_reg[3]_9 (\wr_reg_o_reg[3]_8 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    reset,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input reset;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:4]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_18;
  wire rtcc_i_n_20;
  wire rtcc_i_n_21;
  wire rtcc_i_n_26;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_34;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_43;
  wire rtcc_i_n_45;
  wire rtcc_i_n_46;
  wire rtcc_i_n_48;
  wire rtcc_i_n_49;
  wire rtcc_i_n_51;
  wire rtcc_i_n_52;
  wire rtcc_i_n_53;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_81;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_9;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[0][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[0][6]_i_1 
       (.I0(rtcc_i_n_46),
        .I1(rtcc_i_n_67),
        .I2(rtcc_i_n_69),
        .I3(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_92),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[1][6]_i_1 
       (.I0(rtcc_i_n_67),
        .I1(rtcc_i_n_45),
        .I2(rtcc_i_n_73),
        .I3(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_90),
        .I3(rtcc_i_n_89),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_21),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_88),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_20),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_72),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_18),
        .O(\data[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][0]_i_1 
       (.I0(rtcc_i_n_80),
        .I1(rtcc_i_n_78),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFEAEAEA00)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_64),
        .I1(\registers_0/data_reg[3]_3 [0]),
        .I2(rtcc_i_n_61),
        .I3(rtcc_i_n_76),
        .I4(rtcc_i_n_34),
        .I5(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][2]_i_1 
       (.I0(rtcc_i_n_60),
        .I1(rtcc_i_n_79),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_62),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_13),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_12),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_11),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_10),
        .O(\data[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_26),
        .I2(rtcc_i_n_68),
        .I3(rtcc_i_n_66),
        .I4(rtcc_i_n_30),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_29),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_28),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_27),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset),
        .I3(rtcc_i_n_81),
        .I4(rtcc_i_n_37),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_43,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_48),
        .\bcnt_reg[0] (rtcc_i_n_49),
        .\bcnt_reg[0]_0 (rtcc_i_n_86),
        .\bcnt_reg[1] (rtcc_i_n_81),
        .\bcnt_reg[1]_0 (rtcc_i_n_84),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_87),
        .\cnt_reg[1] (rtcc_i_n_83),
        .data3(\registers_0/data3 ),
        .\data_o_reg[4] (rtcc_i_n_77),
        .\data_o_reg[7] (rtc_0_data_o),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_76),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (rtcc_i_n_9),
        .\data_reg[1][6]_0 (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][1] (rtcc_i_n_89),
        .\data_reg[2][4] (rtcc_i_n_21),
        .\data_reg[2][4]_0 (rtcc_i_n_88),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_20),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_18),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][4] (rtcc_i_n_13),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_12),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_11),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_10),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][4] (rtcc_i_n_30),
        .\data_reg[5][4]_0 (rtcc_i_n_66),
        .\data_reg[5][4]_1 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_29),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_28),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_27),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[0] (rtcc_i_n_80),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_26),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_59),
        .\goreg_bm.dout_i_reg[11]_1 (rtcc_i_n_70),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_73),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[1] (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[2] (rtcc_i_n_60),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_62),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_90),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_92),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[9] (rtcc_i_n_65),
        .\guf.guf1.underflow_i_reg (rtcc_i_n_61),
        .i2c_rw_reg(rtcc_i_n_37),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_82),
        .reset(reset),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_36),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_52,rtcc_i_n_53}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_35),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_51}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_i_reg(rtcc_i_n_45),
        .update_i_reg_0(rtcc_i_n_46),
        .update_t_reg(rtcc_i_n_58),
        .update_t_reg_0(rtcc_i_n_71),
        .update_t_reg_1(rtcc_i_n_78),
        .update_t_reg_2(rtcc_i_n_79),
        .update_t_reg_3(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_75),
        .\wr_reg_o_reg[4] (rtcc_i_n_72),
        .\wr_reg_o_reg[5] (rtcc_i_n_34),
        .\wr_reg_o_reg[5]_0 (rtcc_i_n_68));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset),
        .I1(rtcc_i_n_52),
        .I2(rtcc_i_n_53),
        .I3(rtcc_i_n_36),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_51),
        .I3(rtcc_i_n_35),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_83),
        .I1(rtcc_i_n_84),
        .I2(rtcc_i_n_49),
        .I3(rtcc_i_n_87),
        .I4(rtcc_i_n_82),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_43),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    update_t_i_1
       (.I0(rtcc_i_n_37),
        .I1(rtcc_i_n_86),
        .I2(rtcc_i_n_48),
        .I3(reset),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    reset,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire reset;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .reset(reset),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145232)
`pragma protect data_block
33eftN7LXGf1ncB/8JBPmBOHri6PYazWwdCovvGso7a45GVdHKuKdpdyJLSXQ3gzz5R6JfVb50rc
QvmHHIlwmWGpudzNB/ugXsEMCfFDgeM064aHQ7y8OKnHx3+HwDMVb+UfbSWav9S4toasb79flXYx
nx9xzOccjsiciDQNty1RAZLk6D8o12WKydAugektIH+ApGpSr1Xtr0Bb9GoWEUq/eA9HaivhoyfJ
n7v5UpKj0Evc4pw4GcrdCHr+W+BSJ2Ao88KMA4y5XODQmHqEmr5TXT7dLfv/88SnAA91jIub6fNs
WuuodOpdxl7gSekmV2zq5skaA62cnk1zsD6JK3Q07o4cG7HCRNE0OsvTDL2moeyafZlcjge7ncQu
c6EzasuhzymFPbn1wlM0jaYrhY4Ld7lz+U+SZPdwG4PSYnZGqTOkJzce0Ug/+NfT48tvP+JICzZ7
lKJWDcPMXmWjbw2ZnV88bJPB2UtRzm8hB5kxYh99F01kl75VjWOs2ZFXc9u/xpCrw7es4FrTC1Gz
5+qWIpBgt5S97HsOI5rKwlHvmIIX70kYHmcKLsEu9WKuCvw2x3mEbrmDBwr8kt9fKKm6lQZ3xkGS
+YCkZLHTy+nbqG1Dh+hn6RzzpKuzm3vhbFREuMDqOqcMp6nDfcZ4Sw5JGJIYDaNShIoV/9/4lqc4
UCE8d+ayATQlFMA98GwVGoezpLW4ShfjVKClPoL8uoEOgPE0ht3LzRNUvb8eIkkABRh6G/Qsb+9x
bmsLKKvywRJ2Ur4HeeaVaiwlDPSuSqrbsywlDlsEhTcICumUMA9ecBA2BXyPERnghWm62jmnOMPa
5ykN+EGxSBLF5ZLqT74YB0czE/R737cDJ6gOFyIQ0hs0vqfNR85RNJdflAruP/h9RkZcK59KcaDQ
d5ldBxlOZbqOrlxwh+6js4Sfs4N71KQFkdyI5+LpsJLIxMMu/+zzifakY9qJ+DlNFu5iCGyXECno
hWqEEcEjydaOhs0sH5K7A3qO+zxo9uWc//tsJCS7/ibj/L746nTS2RDwCR8Bd95ibLvtIUMixjVb
mry058uMXvNeVrj749Ab3WIir1PtMZdDIdtroF9SC9EeoNFt364SXjIXvSwDZM5v9y5nTu+eQZS6
Hp1dJPoP5ANoQ4n9NIYgSpANr38MUuuHZlvbw2JBOpD4EWsKKjwV0K8fLCBefr2x3cVfGnWli7ca
LViGPRhiIerYWscSqM3giDn1zdVyd2RAoudNxN4zNWPVd2Eri4ScBUEV/A99Io/5as2Q2ExthWl2
FqYOBrz/1xQCbcYCN/wz5yruPOvnujD4nArCSlBipEpJr1EAaZlOk3JtRAyc5As7RrPXBovX2hio
v9KAqeg29Z8JAlkrVbSSi8OVkO/65fGuLUC8vlKQHCe2Xj8r5ih2aiBsxDAHBc+rhfeGd+8y6pmB
S2oik+VlUg9X1pjCL97b4yRtg87MJg2GaZsaOPi1DEzXRlF/mcn3FCFtBEbyZUTnb2azT4+xzYlj
MoGN52Np+x86Pf2SyMcoNAtOHpNYkgOXHyf0UJdbcpYOV6w4UtBGQ7FHYchgreF4iC30e2VK1Uf0
3GJbTYSRvHfos2C6ASZSw/DKIjQ8GY0oIcmRmok+SbCLeR5KwD3QV6bvKgmqYd7iSOg6eLGzRJa/
zFu7reBOSZQpciFTkgv/Q9XjSk9AOwh5JEqLD6Q28R0kK3gI6rJhN3Yi4NqzLF9tPQVvLSOjHBFL
1ggV5Lot9Q1gZGuEfqhKb6XQzsV8JxAdQJx2pBXoj8CUg4XzRFoKuAWPUxTS4H9ePRkRm8l83UX7
q4hjF+uRsCqXvJbLfxnX7oaRa2hFOcsRqdsyrKJPmokkAJxK5LwcZg+rOeDp9wgYsZl7YonN2C4V
ZFJlcNw22qzBjk3N6bOuo2xaKWna2/3bfc4BqylqQJGrQNb+2Zo0xs3ovzNV2/UjMJHtRVcYmCi/
+iNU8675csjZVWmXQIxj1ueRqVeWJEUtdaB/SQAgwDeepSQEhdSRxiDI8V+uqt6f/I1cm+veU4fd
ve6AnrQhJ3FPhAQ7drp2CeeBZSlXELrLPx5Nnoet1fI9PEHt6TsdPmhLipubzFvgrjQx/kXf6FXv
ab+RwrlGEv+bSR6gbQFJwGyvYS1iuSuqw/iGTutpGfTUMGMnlp0xDNPjc9Sa8UlxSLupU0EPRMIb
xD/yyzbUszJzkn+F3S6GrJbRffk3Gy1+BHwvKCpw0cAXe4uj4OoXQ8pqF0d8lVnBvAcLSaJx0cou
YUe3VBwkQpRmwEI7K5H4et3cNT3ob3OfjVme3OqQ8qqIOTIMLVRLV+AFgAzWmG1sF56Rf6K8KKR4
T2TVFJ6t7hESc5fsGjj2jLxhTNu10cUrw7IEvvjWuywpQWnExawa1oXU/HhHs/eWVypQIC6MVDqQ
ZPwLrGI3TFpgN5WYTt2YLdNZ7d/Pu49NzjZ9uiUp5KiN8DcLqxNmsWZeIJawhxXasVUSsTZpCL3n
xmzQpBdYcJAdFFHgcn5swr5GSIW41McjzBKeTLEDxiBBfwIUBnTBgu8zTmVmi8FT1hJWWFpUXf8i
mvP4QdKU/s8yRuGXbPvf6NlNIl+hf4YiFudkcF1zQeF824LjhP3/XsFuVVyG0qHeiz+1ZX2qb9PU
uf3nixAQeVptpepS6szFi+vmV+hx4ffvPKTs65LrPRf4BtbS3QT9jXWTbGNKFzcICQP3Ha5etQYw
xxSRGDhv4Mfd4uqF2zYFhChKBgRepyp5OSFOc0YHAO/UtRk37lR6H2lViTvHkzCzVO6Qp/Rwb/Ba
wu96Mhzr5Xi1yH+0XHaoZDzVFaAlfuHELFzhsIihClCGSRE/PXAF9g1dG6HE4EINBqvqUajsujtb
HdF437G+q7gGguRjALAtnQcBhfPITYZkqbfk0QYpS7DWImFLL45O2zAubp4bTj39nLQWeS9fNyEf
dCw8R+DGWa1Jojh9dJhhnm+iIT0fIPhBs3QJTG3oVKbpFowZZ+3loa/YnXk/KKkCG0SVsXmMPUvK
Iv5hfNnUULYTrrV1dIzjB6sm1NSYFHH9nZ6StjtZjX0w77g7+LOuq+R0bKpOoZRi56jfOBpS/FSQ
SoLlCB/RS85R+hi2S7Szf/OZYhLokaP5uUqXl7/H/hHJR301WJdBlLJ71c9HPF5Abx2NPDsCwOaD
kU5AZHPHppIeHvb6XmkMFSIPGBf+0KKmo+aTbsWBLbPCU1esxeuxUM5xHFqmxw35lJrJMt7Ecmm4
nZh7kGeGqaZCdQSdRCbVgWfbuhX1q3vAfh69UwpcxWk32UyfrjYpWqqC69Li8likRwXWdbadY5+N
dp8EhsE5NYNY71xp6GuKULzJ9Y9XMRqJ/4w+o77E/b0pvWPK1KEu/u7MYplw3i7jVCuODXUON0FY
SPMBNRQa7RzKO+hQolcXj/gISzISCUaGeSJIQKTOdeZadcnOEHej5yTXHLx7oipOt5S+Gd6/wiTe
K9PWYKzx+tVkwv0aSfAQn8HsVg8XpIQINy+/HdzeDSFhulr8tGZlVodtWZJC988R+jYKMUWE2+nt
0q2taQ6G7lmhzTLzroproaXcwK5+YaL47B45PoMy+g4vLYkJODqUmL32bHD3E/Q9GVzbuE9c3P7t
3KohSV9FagFj260YQoFhIjjDqzzjQkRf3YKusrDynig2ZD2YkB4FQsd4CbG4w3DwPLQ6TC019zoq
30wdWZQuF9h8pElVwHWTkZtF1v5LUvJVfaZl3Tn8e9w/sTPgGVHMhKtcPoQ2UErAVtJ+G2oqRh3t
tX62mSzwW4yOh6MjMmukm0eqwBlFzCoHMuGaCz4L29dN09Po5psyD4h54PI29V03XLZblcC7+g9c
LGnqtekhYKeoPLvj4ZgMsALXSSBzDm0T0DzBZvFx5EmP09P5/t3fMhhAj+W9LZOM0aW7Sn/PP1Su
rkGb7+u+/Dyqr7TsCXNByTxrowCcJ9+bd5BVpGriO/QntqN3d6dMi/g1wk5JOeB5NKKSQ6sYdyru
EsxNUGI7vwp1N/oOOGyQzRoPlyv3q3qK9YNgWbUitMS8QGGEDejmTZb0925WxjhzbZD4JPSrGfq3
PtSH0udL2VtT8WFJWorQjfWw7fSUFIeuYnNIfsvL2/U/MIyqHfjVWOhCCrLDg+F0q5QJUUeUNudM
ow2Unn3qm4BoPj9U2t7G8L6yiKTkzxilZvDcTJ/VxGu4h9HbuF6LzjbK/vkViyk4OZIgLJGellpZ
Y7bDBGtHTcp93qEnqccp8+Gan1N4rWhKOTGTNGaN+xe1UXQr70l73GbnfdQ8w+Hvpz6BqkrcLOXw
iQ1Aqph2eYjtZnkhN4AaG36IJeyKQlzpZ/0PBd0lnT8toKKb1uaAK/ZnMwJ3PzdGALjuowEeM1cl
ZRR5zijfKUAdUPgcvPw3U4A2UczzU2+uiY4cIaN+uvwOJRy4XjInIY+Ig8fYIGnXsVtP3z0hmiB7
h65hECykFYink6ylQx1ehdnG992ugJNaavDfnV3E8QX1iiMPEFlng4usRuJ58ttwz9XijVdrt74S
WCVBaMOD6difL98ypw+s6ZifYxuymHqI8VqdJwCnpDXeYMxsyv3G2Zeie+LOF55EYPQC7ukoARtq
WSUbebQj3FnW/bf2N5JFK0DhsTVe2YAQYUcC//MmsV9eS07nL08LUuHfnoms53yyiiJvLTsEKzgj
x0iAwuTyBTpsWa8QYm43O4BCt5z16Itxv9Y7oZJyOYclxLMEVftIxpAoTi+nxz/GF9epH0USislm
cJGstMBVZG+jWD1COPGAXtKExJHVNa7bUINpb8PhNufxJO3Qq9rf6fBbx8uNI/fNwdZw82oFeaA4
902ZgWG0Lmq+hs84CIqezFAOeamrh663g/q9WaPYOLhZvoCFFb+rSkXjAExhz21qyV4doha7Yu1p
FGPYkzCQGWOFBKpQLusFKtk1GFxzbnSKkgzpugAQ/XgAQB4M9p8JdDVe0+ErgWGhTIXOWHgcoi1N
eFn+o4JfqAf6WU/JEv3bDwsjyQLDrDKCqfeAZWYOQG0j1rdMflNWbjHRiI/pNK0cim7r6BdmhyVF
j/QOIERWJvvIfiOvwfrNlmjIS69NjztpSBlRXBG+XcBVhzTb4a21VuxX4gAwH/eNbd/uONA4EPtD
oUmbGxs0HHzFJ1V43igYgglcQTLXVoSBXYQ3XxJz+fZZEYpPFZ9u55rFMtSlc15GZdG7PV7vShtJ
q7umjEYjVEpC+sZ4N80Qf4fFAJ08bfAiMCMVOWohgSfC82iBHIpRF51vK1PQZj06FuypKSxOZQz+
RJNB8ociUOOL+vV98DUjxFpqpQC3lPjrEaRPgZ2Nr7hZGz4puHW17NRfbFgD3ZoOSnhJVzZYmVn4
C25aspu9VkYFG/m/JIzx4daRE/FNh52vU6SU3bRaMicwO6wLjCUUPjuq8jyNAurxzukQq1PY0OG4
5vX5bt3tMR1fSqfr8/eNP0yqIf3SmsRkltMkExyYwCy8pIdw9PRdZQaOMY/T/FH+wU0xex0c7KRQ
CU6vsRAB1IHU1qBajor8v8K9oAQZAZfn3C9QNR3+zacffDVVg+FdPPtMWGXk0LNh6R38RLAJT9Lc
fce3ap9WdkSeGpa4J24V3bVYtzsUedIvu09Bi6Kos3l6zfznR5Jy32NT6Ti/AkM+T3mqCEDjlZg3
Hofswryr+GeCo8QI4gym5w/Ir48Prya3lv5BI3fr9xoBYi414ym0tqDw+48ZMi2GxsHi94U2Z5zm
8JplNJR8ilovVf1q/P2g6trVEAvNZsWAlVYOjzrjwL2FqxX1blKNZFf6ePCfcaLkUsO88Seafs4c
RmT1ZV8HhJe0D+SEDy/DYoPzElg3OHNf1Gkg9cYbRbcBoP9d4yEu0Dq3MQUaySGkO0jSgqmvS9+i
Hdjge5muUyHI6Fu3MDZD5M+uVqz84wb+/fvVf6Bj3lrVrBF22b6H+pfctW3nF7uWsC+w1/rPrU2k
zdG7kG95uBb/gd9TIIewIQycDtmoQfNmUFRlPJ58KxDWwKPHqlnWiaSPcGB4JW8AQ1SkUa9iZSgt
x4afFP7mhKr4xKroHP7CBozNE2mtGw03lKK9Gd/4skOFn8l2plt0hkxRBKeppPw1/9jRTTr7QPfn
48gLDkPK9AgXSNEYvRGRn+LhQkRYBawXi3GW9xIaOTomqA0e0CLaT4ME4Xpv0KpKAVoRlXnm0+vj
a2fUiIjIjxIaOzKsbPFVfoCLLTm4KNhnSKGMTNUd/kq2eC91/FBu9bv4avKpQ2lYPfQ7U3L5i5w4
/nJxYyRKlq6oQtj1Z5BL8D46MHD+7iP9wubXhEJIWpyyYiRjGF/5IUyaGuAaYyIzpPHIu3vxijcj
vryoYUi7KQKiiYF/EqR6nOCnU5oSQdr1H4r3m6xppSaofK69oRUY73IeTb1WxQl6ftethEhuZDEy
1nSjGzsiArOdLfQIbP8y5sG5IM42SRf1iskJuRV8Ee15ymx1mJl70MbMyuAscU/SOjp0lFrKpsFQ
HO8iYCesDAtNZqHWnF7D2ACNAAkSnCMklW9BuZ/0UJo61j7ZujRFiSWVzxsOa03vqWLQKLXwsxTK
aHTOnolK0L7WtCbFyM09310zALlKlwL6D8XXwX3m9zUFHqLFNTHKVFj+cxLARjvf+2V+JriUKCdJ
kCFLkjtMq7OQXR5P4l8YrfwU8P+jE2T8BQxgRd/VTbRhwLoD6Piydjo6FCJM19eba2D+wycXbP0K
/kfohqMsAFMW5P2C7x9iaQKi5v/u7J611TqZnLkwqgfFhE6QJOEi5QVKEiZ31A8MiSSTKGHba29+
j8Z+gPfvioUtiowQYd5tsa26/JFMm5m57yzgtgmpTuZYDbSTP8L9cpdBSAmrYjLFmolfo95OvOri
Lc9NsMycffz3CUwDO3iswCnGVhIzvx4ywMQJVOLW+oGNPBs428sb1RXNVOrDazo+Uc9ZY3djSoe3
hwlhSDGsadlH0Ef49TOXt+db359aNdCCV1WI/m7snX0VujQQZrPWfy1Ui1xXh0HqMeuK47a55ooX
zac3hDzZfvdENNOG7GZm0su4tZ5NZ693R0bqr0564Wi9iOU9fdTOl7GbGapDuOA4f5g4nWvc7QaA
sl5izGZT02pSO64eibTAFzO8seip0gx5J5e5wHXeF8dR+s67S+WWjslQhXUXkXF3ksNs50V1kPg5
mye9dT6qqEyqvocHATmg5/2ZdMbZt/N/nRbL5qM61rUhhm+yX+6N4qDIeHpATYh2/TSXvfOhPiGI
PWODVEEpiT+J8pWK4W8a+6CbrxOXFkVL4s5sjvrB9YVAVf1LrJdNiJQaUE+3cNSpUD8qB/OczIo0
tIBbkYuC+jhz312DQxCsxk7DjNf3amFUKvZjdeWBH/ThayOBWfPwQV12RDkG9exxmJLpSZY/qeh3
XCM5YDWg+LwTACbnQE1ZcVQ0h1gQhJO1ZmhkPggMwlF50T51wSd5eapE1/oP/s6vXijv2hMMfAk+
mHD2UtADyuJXOE8vNJQ7ArmOKrtFMcOfZ09JdRhIjphi8W0ZcQu+y2mlJMkNu5e0cCSks3UKV6F2
+ABlTx6Nwx+CtUohfSwkDrvraBwCDsfVPMV55q53e+ARA/hr8CK23YJkX/RQBRKH5tUm8sPvPIiu
5MrACuZ8s7eHjy/K7ekALFuf0vOl2Gx7cPJ55iAq9xQ7AeWP8qocjQdf4Dkd3HLkeWS2ltSif5NT
IUOBYt8iXFH2LkTcrw6Zh4Mgy/mJHf0T+jGH1qt4m5fVCSFdGCei0VNzgXkNaJtDNsPFfeab0eLx
OTawBXj4wYstcA8t6yeOyHSNkHlNnLQEi1a/WFkSNQMW5n5hvG2c4EGWODsKTdoExEBT0+wufkzA
dvvpdSSM/zQYtgnjl0q54T+xx/cv79YNDW5N1LnQMJZ5/2qUGiNQzQBajuVaGpdedRIfqoqeu2tH
2nhukY2oRIvxIwq/p3iGcLQsDvImyURNR1J0KtVSMQaDl+oDb8vRy99z5OE5t3PiGSSZTX76waUw
95Er+t+8ybGPck8rzFTzx6Pkx+kuEck0a5szIu30Tu4n6fHd4aZ/aVyhCfwvRNba9NkPQNa1fiGU
FlLRaAE91KSgwtd9BmKAzq5geTGMcuOO17oHBnijzhLxZVzHGDN7/hFEkwidVttv+Xu1/HWIpJUy
PY57x3I6GlBExi2X+MGs1CUHjdet5P2C7xJk3QBuZnKcg0smCDnug9802n99zUVBYjlivQFvHxuZ
hqTlkcWfoNcHlyDBpE+fnzBBhkAAfMjATS+nk43Zjc+3kXEjR9eZiu+gQpOn0c0XfX6l5Ejk1zcr
wpwQHn8WnVYFjOsdZJ4IfU+c0SDTXwKvGqFzoqZ2FJGaPwWhCn5sbliJk0f1vRWSAR291biad373
JKKvjiwPXMAWpAE6EWhwkQo0RK1LvOOqbyJWt+PTijooR9CP4Wcti1sFTt6SYuGq32xAVaUAIZZm
Ek2fCjt2aff1J91BegFEwtMMgaveZC3uaMnDbXpvgSkZWjM0c5V9lzdGvi/6dgAKNYUXdu0/ZQwt
rOdV3KxKZTNpfD27FwrREixhIwwoGv0NdTVdTwgtK9nD/ErjgePiULCbWkhUbR/7K4bGSdqQ2DN4
WJ6hd7Dyf/yWnsLrKigxakf7QFpNFLXzqhSMUR4+RJOXh8qYP96nitf/lxt70t+AgADnWr0ALQDd
IBLMUh8/FiaX20IEmR3+7xjB7N88EPb/lbEjUfB8Df/QLt3vRPN0AEC/gAhaNiN9Z4wdXuv0LU4v
ym1q7500+zJoWXqTMpzXPNW5bHKDAeBCTuFYRXeHp14FzZiNl+/zHBZNZMnElATViIWn9K89C0F5
hJkM/BSCHmKvMxW5SvgGpI0xD/tg3h7lzJjUsPhxCYDJcfjjdiQsfTMEflfGqunOCyXJo875wz3r
fTBTU05j+OLKTn+JWpz0z3Yh8/sLSLUO+gpOrPgUDS7ttcPFw4jQDCRIdXLKHmFr/P3HqJ+eiHIW
QBcEtWGwO7lB/483MzkcB3UvTaig8HR2iFkuDP0rrSYpfWIJmc9/7HT6nkkh+4/6qXRCuwwKPo8v
5hyodD8w4PQWjp3DjfdRkC+oO7/10f6b41SuVsGoFR1XX2eSSMYCOJCuxtRcGEraniayT13bR5HE
6IU6LYgNUtKxni1cze2uN+PcCcf1DdC4dvNa4Ut0IE24G3r1NOs8Kb33UICsA+9N+7ZdumO5xO+t
9EQMla3mhbpdPc9iqZgqd5HNLr1Li9K+LOteZo30snaBuevzfA03na8/l/fu2SgJrpTZvgsaBCfI
gPsv1KkTTUJwjt4WyACSIDsWcZJKSdqFb6UUU7ebZoXjt6a4yFr/aq7elBYuvZpHo+dHtL+bh6Et
LtEPuu/TPwRh0AapvvAW+JWaq7or1nk+/u+/iJiJ/sMmJBiOMF1MNMVbEXcWCo+KBSm4PGlAIgpd
ztClnJpmU76N4qcCAXMFM9SUUIG/C2WF5p3KT+ZZ0/AKMRvm+7oxZsd83OgdXPiNYSxpbPBocT9E
DX7UUxz6X157XwGwEZdjNE4It6/dhXfwQ5/sU/bT3fATIg0ZRlbVZvKenEwX4k4onKpkqs4fLK3U
UZHwtuxNhK+x+YIx7C3lj3/oJzYAavMyl3+m+WBYGR1QnoIE3qwhRBIGSe+3PBSpKYOwQ98wd9uN
Nx9dmCObF8QpelMeyhQH1xLfDv9cr02waxp38/ei0I6HS0PTZ6LoJ2SYZjEXgbVUwMiR8pGR+fFp
h3S3IKPCRC3eRBNS+X8RSj7Pg4Yk9TvGEOqVtyK2d4W8hMOB4HboHgDmh7sfM7lcRgrPL8J5QYoB
NHOFPruwSdOtXIgz2/HaYE2fXWVBS+TauzhuwKF5+uRoPi6qM6//QFYzupDtNq+TZpZdcBxSxn9X
ReHVwypixhHxN3GJxTIrBgY8rYecuGA8W88OXkpwk5ulCkNuj+xqkT5XmVRiTLGPFW76/7ptbjie
0qcPM9pNt2Smmq69I5gMcAKhb9jlytV0jzh5XnRcMiW4DNDf3m/jQaAUTcmzcgMGEmzFxhREbDDe
O3sigr+PJatSrirGXCbOOLtzg1GtPnI7tnLOxFOvPZhj9NcYrpGAcm4NVdpLq7dz7gmATJd9tJCt
ZbH/bwvJXoUwLPrDbjq+tpBX1e/6Z9o0gQoaUBVQEkt8RZhAIVtL67XlYfHhzm/5W3byuxxyFJFU
x8PlzgDC4eSi6GYIw9ri9GP0OktUKwGTWOkOSiymb2PzihNqZwe5wKpdJ44RXIDhyngOm0ey/0Y8
2DiAWvyvHUzRcB969ykrVvCbbIyFlu6Dq7w1AEKvimUd8j8F46KB9O4K/M7ni+Y9f3JXq/9zUkhI
JE+zgeCW66ka5btIRsouUYe3nXB5HDaXIC+UzcUHtZ+LtR8KSOdoH90DizEhlq1psu+uD0gQ5oVY
qnQ89pOaWGe/2vUNtPAy2r0IknXOy9xz35fYZfxzHhBJYiFDfilzHzBlnkuh4i/R/76yysQb2TZl
TPH5DWT8x0V2lM0g6ZdZqCrkSp7fy0Oms2vC1H68gEWx7xGcXBSe6bqPXvFNUqXB5ktnhI+XMh1t
ecB/febZ8ub1CrTwiJx+03Xp5zX26gnexsDVaoO/bu0BC8VAlA2S8fUi73cn0f9Y0FJX84SHcuGW
MASBg0566SsM2OMVcB+WW3mcBttq7WwIn17KDT2hOcDnwzDbIIp/r/iw+t+ADjf2XGVGQldcxTIm
OeSsJ7Wj6Q9AN0AnwTCGbSiFtvLeLvNGuxgzUcAtuYatEXrY7syHNzGdQV0S+NO5WLLzP8QoY15f
XV1U6xq79hB0fTJaW4lnKgoHQtqHqdXqBss5ztTP9qecOEXlSA9nZEgYSgNLo2Rz6vWwNBy1F2vU
SrsA6HNLZXbwlsA0bxKZMS8OPbZhvnyOJVdi72SVSvuxF9SdUi3BlCan36QcfEii3Mj/5V0muiqo
OQJLmEKYw3j9APgZXX1JN6Vml63g1xJCmYdFnlatgy+TgWfC75cR9YHRmQ+33UD2dleuonVOLl5J
HWtU+Y9hmx6GF/nGsTm/uG2PmrGiGEakFhe63PlHi2Tbg6bYoPIwZkfRfVHruuthv+O3Io1IcIgf
IAcZ/qcDufd9kIsQLs7Y6Stnw24/awVGJqamwTO6dFotnrxB1F2nogPk04kaGSHDXxKTTwxSTs2X
+DnNUWW2r0AcDROBdxqzPZIbcNisNV6DiZPlI2Yc9ltphfpgRnHb9ziFd+XH4wW52LOibAyo0PGZ
/+6zsH7StlzOMajVe3QGAy9Xz1Hn/wbRL1WHY5TLMy8P7PD4edzOA8fwvQ3vsiN4pXqiQ5Cazhto
mCudMaUzlTEwJ5Z2boU65zhMu8D3jArdUVam2Xn+Rd/FQoZ73Ik2kmsHwHDL4hIO3veSFb3QQXCH
ZGtaezbPvruAkYhd7RRmLuoggWXxT3Lvszy1pNZ4PJSsQuVrTokBOyRabmvIpv/1NCUQrZCUQ1CI
kfU1cwUwGNA40GXvK5j0x9Pbb+njcMb2pCsH3RjaGxzdBCIR6glxS9jznljpU75rtVoWYC4g2j+I
SpMF/ARgwq/Hf3tBwptF3Hm1mU9QiSgbYunmS8L5KFjV/oXmI44Tb1XUKgpmRLfcINxuBYpzTEnN
u5FJwyjFCTFER4MIZt8BAl9s3LBXR3VaFvk3DRBr1QPxYXrEfUURUBQH5uFeXrtZEEmp3EqXHFxt
sZipRmpUpyumG1zZpGlPeJrR85V0kgnYTLz4PGKT0aarIp2REbaALeNm28RttY9tjC0Mo4S0sqm6
1UlciN4CIfIiahZj3uSXVCoa/lajJwS1XPV0xgMtx+klPGa7RGKLxVz0CasM407NWJ30URcq4KZ/
Kqv/wJ+BhpFdk9tpwugeMbS5SyLej/N4EjaZbCHxA+i0MNXSumpSodiPDIyT3QCXQAwZP4Same3x
fzP6X/4iPqC/ut8z+HBSUvBjlbN4umNtk1g3w24e8El+FH5V+1XFwcu9ug+cgMsrsb6w9XHA3/RW
TWKY7LuKb8o1ap7xmg4pImIfX4nrT9izcnbkELYcewUgzguU9vDaNgJYiuVsQwewiZYj27NW+Vhc
O5S55mUvckFKHVaaVfU+Hw5y8LJd/32CeQ/aptS1Y5lUi8GRKPS8NUkqQkvq28xbtS7JO440vXQ+
cMEEMReVjSZMejs4KBED+qkjY9EPFozcbYee4ZxJcbFY3WNPpTGNQ2P81BQnuq1dI/Zc4yOs0ltb
jdrqDoutXZfPiCaVO/bSbmasJksAzMrSv6NyQbXUVbStt0K50+mhG7HMo7ckMHw55Sg8qXAtASvt
RzSPkIQa8ex+ffWw03N5DBSfg08sQHIvBc9iNgCVibR6NYQfY3EVt4dMfhyJAnJTPHDZhOHFaMvg
p9WQbi5GtBiYrv3cIKx+gxte+TbKyZN0Mr4cPJIvwMGwq8PVyISzFOmrkb6qUeNTRCgk8BFeX5X+
fB78DQsNhviA9Y59rDsuHdjFwcp4Mg/iJ72U7uouSMIpfwwEuKwy3iywxOxEvRFUr+oHXHd9tSsE
cPNYVhkP1npuVHrd0wN4cV3EpWkZC8lVofhRnWWaHZnbMl0mBo3pvCoraKUa1hk475+Vxa7Y331d
Jc0Sa8ZdjsS0SlvQezx2eCzBI/Ohz25VfzIVc0ya8INz9u5QFIkJBJeXBzddz7t2wmu4QrZl3YI+
Cd4FyH2BERU1Da9E2RbxKOGhlp4UTR8Vv+PvHcUriYsPJwvX+766YZuV9iL1b9XiTFZmOPow4D2e
Ent9Lg+U0RJGqve8bALLSQNlXnhVN3yYA98OcE/dO78OqVVGBtPb+KTzOhnUehgkdubEih7gVIGm
VQt/mNMmdYPmJG6bg/1/H/7B1Idkhw6FgHX3NopeNQ52YkypOOOdPFsOqqu1ws+vo/JkkLqZ7qWC
qAK8mzZzen0fcX7kyJVAzSw4GQcFSgM0FkhTmLlPfVvJDHuQbm2uSk67Cdl9VZC+9NGCvQ3PXcLg
qOFM0g1Di7ZMN7NzxtQAAecRKEGELMEdeSuEOOqN0H1JqQJN2HN9KwtBNKNoYELdRlnsL4jCz9U9
FpARRUs+oAOoT/2PhC3vkL0pVCQ5TW9RIAORyNuVSFIC9F2Zf6BxXvoaafrOCE1VayedY7inAluz
62R9GkuRmdSfb0ynKPPVmBS9nrOJIW5wopVDstDmspcaIHVT2dKSLubJeqRu2BZ7YQHyBsdacC5I
HsVYciyQ7MTlCTypqndf3ZhvZ5YZt/dg1pNDzW1vCUT3556HXimYfBKAAsKAeH5b9dWPtbduZ3ht
yhP/f3coLStbggvh+8EQdKNnz5jaVsT1vbrboaYtRGH0BVlDFvUUx3meHnM7JRHoBfzk38AGLLlB
IRsCJ4yQBOSbyysa/OnLAKAKfuYunbhdvioDS/nRnw7IOTq3gQQd7gtmf+oeW0f/Xm8FKdyYZOGp
CpYfYpZ4F58VxcUn5EP5XJDTZrxpWEsW5WL5SbfWwYTFZQy3ZmQL7BBCUsEhlIC9psDk2V0kFFNr
bR5GxVbVc13iteus4vknLG8BJ8HEXQUj+tteDNacEaxiZ5JErgQzqnTPoQRURw79EJbcbvtG1vKy
5quq2Y+j0R2/Om4u2R3B/Y3S6haR1KWN7MIO3jx1RUxBwilhPWmQPniarpklLDwMIQ5kHCqXDdIV
E8VHc2NO4oDufnTPKpttNU5eRrxuKmbzh/j4e2hpJeIj9LhuT743KhMTDtpaQI+Tki+UVP8xXbSW
P2Ee3ZRbf+tf8Iw2pbZ5PaHoiAU6SYVZMh2z8eLlllb6BfbRlZBYgImYnOhlP2iqqb6whMwtjX1v
jLz2D2yUNqSKHtG+RXhpt1b/m+Njo8Q9Rje44UBLNsp1RZ4P/gUjjInt05Ep1vxXlhjRAl3o4K5r
5mDc0SKu9A8YpP3WnmLSle+yNIAlRM6/Le6pYalMfQZddQK5ZSLkOa6tMiCXfXqaY9wp8XrQlotr
164WoJpfeWBB/lcMiKENUBorPSdwDr8vjCtSh8suftwQnQ17GD9tuV0ixn8wTlPHNfULyXmQUwBd
p08HZboYY+xGz2DsZ3abU3kWC4XQyakrDoUGwvdcTKfQ6OL/hHq8QBg7JiKYw3P6PrX5sfme8yJ+
mQekFfKQY5bmscbGhhNIqQa4DjeK/j3NmDglYBtmJ0Dd62vPORtf/Ctw9vQ5CIe8wWYTnABzrlxC
ELnC4lxnbN65s0FBoD9afduPnVKP934c1lCpqPeqiAyLOegpyO2V6XYTQW0canZGahagYOWjJEOO
IxO1r+lxVIHz9kYylgu6nZCFr+9YtNg7hzIwXcEg31NvkkUYKwJavHohBMdOM8FVeVmkt+vkwen+
TLG1024FlsAD4iPPysWWLddYsJ3s7D/alMo2LSVffC6fGQhkWggHgB8QhDpuCGTEYnvKu4Y9qhGq
J3mQ/2baS0EP7ooQJ4/+PU6zq6rjNMu2v3K+xZ0cc3iKT4pw4UUJguSLq3ppaQ4IoS/+poJkALaL
/330d2tntCpbNUZpso8cwnzT6bEx6+TYjjpH5oyv9JwyQPdIwiki5rTErM844iclTYTDA9azRBig
F87jyNi59YdSMpkVgkOUB346h4iYijbj7qDejWOcf4EUSF06uL+cjgWpe3NS/fCAOFpTqQJ8mH3w
kWUPQYIbrztNrsA4PZn23IG1U6TIa4HdMand1ZrGCyx7qyVPmdQ3Sua+Mbw1M2a0lQu7lldEBJDR
hFrQUHRz+s7PfCBF8eiYNMxG9vRTGznrKsSrxyOOaka+3jBwG7jH+rcDPuhmjMpaVMtAYjVYjgth
YCSre03fEsEuu6bhxCdBeHTYtGSoy7qKul3CKTpbcWuOT7DG2Tz6SvQ0xVVAWMSWKpmNoK1vYV+a
Tef9Qw4jZQRVtjXFiJS6SEeHv38QZfYg0oq93KnuNdD8Fi+9M6pEgcBmVP97pS8UOti5f4u5DKeR
qC6ZHoIfCODrOhzGmRsh1b1AoVpY/yrM0YV2eze+UM77Si/dIECPWQKXTTlaTRatB7kYbbJNIXdE
XNcVwOdDI8Hl/Kj1MB2u2m1K7hIezk62fG6yLOH/z8o7RA6nhP+fIaN/TAQ3c4Os7mw1V949lRwY
V0bd5ZQpbw7FQLKTJQ5jgJZh8YGVHhXHPI+BPsZ43gdD9LIwp3cjlI+9D8LQTFaPQ3j5PAR0sOoW
JCQEiy4wgIKu7PThBnQFHEZYXkc01UeZpCfX65RDdw5HiG9eCnl0MNtYK2iZsXnsoPAR3cwUVkXV
p6jdGSnabNQmPS92gVMVH9nrswrdtzhq9WRuOfCSw1tu+cxNGT3nfAddXvDZqUkXlC7Hb8sBq/bd
DBOx14eWVmMvG09NETkw84DeHqzvkTA+OXjWBI0HXAgL3jTD80nV7grIiW4xs6oaChkzlo3xp9Kn
L74gcQtoAGOJ+vKAAUdG79yKFlD22gSEx1Dkp1S/uose2ik2ulY9f6cTwWkQ9ZCgesygJiVN+eak
5RVpcuPUT/hqV57BZtTtCj0wgzFYccEuCorBpXCLj/M36FU1eI21BAIC0IWr0KLWE/DTad3Q7c+n
9ICI5V8jImZfBl/AD98PoAeSR6FcgtliIK1F3ZE+McVm0aV4taue0DSwjEaKUfU/HE5StqgIVbPI
GrM3DWCMwfnfmCMVoqjwewk5lte4+6JvtA+fZtRjS+8XdSzMs/jf8IoZMPQHSBPnyyiDwgdSQc/d
jh7HCGHjO63B3oejdwjgXXtv3qcCVqbtFb4pQ2GpRElx6a4B5DqXjuFQNheF5m+n9PrBO0eaSihI
C4YRd8hsra9oIxgSdnR2eP04hRa0tcrhtl6uNJfzo9wTLbm0q5vwJ3UBgIy7s42nvg6PzZBwVkVg
8bH8clEnprRPD1/H6GuWfintFnVWWMsDAWNsdn8oDFAAF9+TAQjTq6bRDxxFdsw9EMhA0WUQypDN
VX/6aqXGr+cLJ12eic1ypHX6vek17xZ3Dbq/CabWqq3hL7GUpSbmRGjgk4PGXF1x4ggkuj/xRhgt
734JLGRjczssmB2bR7TQ3Zbk52F4tmuHgJ3Ao+L+bSJVx8pj2B8yxJyIAEhQAodNbfnLQbiriq1q
kUseG1uUW7zTvzqx3tcsn+bs/CxYI0EzgcI8kATduNMWc9PaAgv87sSFj/pKQl6f29bqNtFs9CJs
w1bwyy1XAHk2N5fA+kPxX7/XW0uoY1QPs+E/+m2VXuXOgIg1rTHhU4Hyg/er5Y4nGGuZsbuxMScD
B3uAMMwsVfHSr8sajHAiJtW6LVGfispqsMBSP55oXh3QJM3MJT9s5oR5GcBL9MjYKm80uBIap5hg
caLv3fGcuP9A0IXz4uWkH1OoON9/4QtGWoxhxjSyiBMkxytUfMiTZXSoKLagi5ITf2SsXugfEeF0
GkbNLV3Y+yizF/hc7HshvXDCo0CIjTN4WwkC8OSJWxBAPlZGjnS1fSfC/HRUNp37WWBf+M1JxyD7
B9+tarcCQ2nA+QcdlJnS86b6ac0KB45aBnVNmWeEIgkeHBpGedXlZYnGIZp5S4/kKkbw02+tP0yy
udmhTF3EPJ48+wjSKztZbsSzgyVe7pxs/WwfwPqsFq8iCeNf25N6J1w45VDGGI2UmJ3SBpl+r/yB
6xU6JJ0KOuVEXoWBTAdXkNNDenPSMxfvB7NAoPZmjj96B/WV1jae7hCamEk5FGmKCln0ItgnY9YU
lUzZJphZPmYM5oBYPUX4P34EMaZeCXTB2tFdtICzW6UYJWcUXCdYiKFiVJHpNvj4Ck85BOv1bnBb
9n6YOAriNBS9UY2RI7szmlPMHuHHiBPk3OeW84virDRpY6Kx9XDHXUPab1QqGcizFvqpPkUIEig9
q2/qfSAWj+F5yyBqZ3ghYjlunv/L3wJSKwz9dKg3WuBdVc2Tq7Stuumip1arVv1nQi9sdxcVqTwd
fSsbus8nkXPtvceoPYRQa9yv76DRv/QuS0zU5KK9tVNW39TJScEgtMcDWeRABxGhC5CdRWu74Z1B
MXdAMLe6aFYnuLszGbttk0PS50uLWt33jp50PVSH1GQY0Krk1g+oheqDJeIf7aPAFxi73Qvssolf
3QljpQiHUaumf8EF7supGQWEilTy9MPzmRuW3SIkJyd92+eL43aJSGdXX3JuEuPwA2MLFtKONU76
GGMWlhkzjEyllE3Mm1YpxpeTfxK68SrlVF4f5GrWPYziBHLJ+hDmLQALHAnkpETn4iGopTOnj9dB
oafoeP1fpIY9KpQelALl01zOWjeC4bQzj58vEcTYxkHGWG3FG/apWyrTtPL46M8f7MAvQER4MBvs
TSybkc2upowu9p/WirLL2eMs/GUJPkD75ZLPsMi3MKQ8YEG9QFChGDROKeYMB/RqYU3ofrszt8xE
CpOHKu7xh1chOM0kLGePDwAQs8jdgN8CMVV9sprhXN4CEyeQ3/ySupxByLCgZRGZFAPBmQAOSzn6
0X9pFUOLH0cXxxF00QsMKqOaZm5dE8Pisu8d6J5o561C3sTS2bXo7cPSc+SUDo4mUZ8W4N31Hk3c
J4drwAP1fxMbQ5jojds93ZfVAcIj13IYr3v88InIm6kLdl4zrwVCaGX0p2gOsfx1qbR1m5IH8PaA
4NvBa8U8UQQj9nj6tGFp2BzcKKFvPyJCyeuEki9hEclBC47MRr8J7YFXK+8x2GtEcZjj2xU9P3z0
CTlTejr7GwLG+hlbGKvb2uHExeAeSD2r2TZ9x0/3A3YUBDQZIXFJ4qVm0DGaRBfz7aPzSEqOfjE1
YE7A4INscZ+ISwnz1cEmEVbeIx/fX928gEe3ScFWsUkzpnLhHcOXA/6+e7wjyGVxAXkN//FcG/Wn
eAG2uT8dd1G7SHV8EbFTwMYDHJFC7XsoozCIJnOr4TiEetXxqerwGD9GZ1h03oPFgZDR2ATMv2l6
DnGAFPvnqTiuDMUjXvvB7LS56jUPZZDzqPbaUEI0TIyHA5JbkDfhaLA0RR/OxZEILgTBk8oNvdyb
zbY69zsINUevo/MRdq3CFpam5JXx+2sIlmwmpmPgw47kQDFz3ekEstKJKJH8VdVvftGQZz+4sTg8
xO3eRiCTcuB4dG8tOqiYQ2aJJpgBXCQRsrJlClx/kyq7BdN+mKeyDNvgv9bKMTodAZOc+K+xDUrP
1FS9spGCEbNItEyyQw6zOheOF9t/lMoQvEouzwq2edXpHJHKoaPxT52TCQkzpqp/Tm1rH0X6Tb3R
rf48EUduqLvLTtCRMYj8q0Fy/CSFiXzTFJ4Xl5RRMGotncMWEp/8UfqacclrN3ssqK06BD7ToC7a
nsHzAd0BsGvypL1SzbgLmyL5oRr/MbMmXEiXZwJrGmqSc6h6w8XtQz85TyAYAsiZrDe4iQbLxdg9
vfs08EHTlDg43keDiVajpBxwIvUJRvfE8e9vBbWAWc9zZ/Btq1LLfTuNQ1kx2AtvVbeI4VSyZil/
GPGTtNpt/YelI1UbPdMPxZ2TwQGPP4kxJPwUavfcUBHlfcAJwED5VjTG+7c5foa3+dKKMfoj/sqR
anTpIbgmCNRBPkPb3Gwpi78aiY1Cwo7veklfvQOjM67m9VdymYDljITWTo3YPAvCiQxq/009TYXf
/NIFbBcUsflnfk7yppXLV/g4EbQHIkNZni9laMogz3brfJlPB/weIdNjqCqWAfYPdoxnBDx2AtES
9lM+rid/Je2c2rwgOovHuOWN+3D0+H/W9IPCtnUkCFYjL1wbpQLmgQFclQOEDVSnKlINgpWJR5yR
Frqrl3EemZPxLJJwutd0x7chWxlvnf5UtzJqFvHxYAp1oEXfM7F+5YqSGRpCYx0SXysE7YCfSJ4t
T6YL0E9P+1u/fV10uRbKpx4yPcP4ZOyeEI3+VAFVnPgEJ3ktxRXWftTPEMJXcYHTfdmkT3gK7quI
lMV+r5FN/saCan4bsOKkGFD6DHuyqe6QrBxUiQOVHylLdhQ7eUTPy6tWN2jZyHIKGZx3ij8izacR
eNh/mLDMb4Fkq7U9p6BihUWqqcr08lCjF3MJ/h2kzxej6XDiOLZ71ljELa+50MGfsVsfcdvP+dzp
RZWJKQn0iJ4OchcrbecYMz8DSjiIexADNtXe+X7CjEo4PC3jkzvh1rQFf5X9kx7tnBRqnoVP9zet
Jawkfxk0qDu+29+RISAiC1x7qduc8UDaoOOhgZdD3cTbO6UNDKZiWSQixXtP+wV072yUtmqsPktE
42aLzaGp7kx4+jEdRS8HS4ADyhsuxj63rBWbaWco9h5KcgbH34oasKV5FrrRVZF5U63nofWJt9Mo
xdKtdFyq3ps8OiAdFgdhorN/sqwYMVOEetyIzdPrL82JFjWUOZfhOT1YIRRl6o8LlBESQBto8K7j
XzWoAEsBut6YWn1A2K/IgElKLpUd+6BgPJFOmv8oRWLXcjgsak7DVfZZzrd7kqyNmKdWkmIQD0K+
UwEPLAW3EpKNhDhzU12A/O3KPoCuXt9od6rHDu5o2aeV2h3QwN0kkS3HoqiD9IRA2wQqoQYdu8vi
IIOyPQBRDfXCNU06h8Sf0CW9wS44bvZyC35F3cYlhkpKfrusRFudDuaOjSZndB1LJSztMqOE43w5
9Gvovg7KDCyAPJO9OWa8iThF7E9ka4RP8DI2HW11O+6HUaVD2ua5NGfqULKYerAFDlidTaL8kNFP
eWJPNrawUDIcRo8qHVfg4RiN8+0TOWvo73zeGE/B9ulbjd4dI7EuCM3MTs+ZOglyIwNJbNBrtuMw
G9UAtkULV3PVER1RTbxnhB4fdM0dmb+/dINa4vF31hAwN+POJxbi4SzgMhMQctV95r+4BxafP6lV
TwHxoAg0yAmEaa5I5wweuqgyH3jkoi5JP/qTzaawqSA2TixKAPSo+gYc81G2EjPlAWQ8KWxApiJK
o6urmLVKuJWoGsysS8hO197W92/+GmLLMWMcO4kJpDGg41zsOzMAPzbu0Reh/ye7rkL/rkiyxLtL
UG+5E0/+EzjPka3JQTaPrGFLL6rdsCcqQ+BujyG6cpZhJP4RKbGUofIxJcLvltlpobAEiPtqiKf9
KjNedp/5qf8uac/zHF0zqyKoBqI+xxowAQ+29/M+fsPZf2Zel6vHcH6/WL+8p4aymB40JfQjP6ka
zJ8EmoWwCr6L5xJbtQpASCALzT5Hso5XFERadlSUJZTyhgi7PaG2zcAfrPPxlJFJpEnmlvX4z9Ea
ns+QGEry98z2dl4ATEf69g0OhA2TFdlHmWmj2hJOVgNtKFAfp0/JdaL2rB1fdSNIFSC/ZfE8OD7g
hGejecR2/V1JiMzDeZGk08Gq1NMjANecPdfHbqGNLpx0FwKqPgsP155gR101nzjh7hpGehyjkvmc
bl4kGRDMApSJO/2D61syCDBsGtyAkOWPRqwBkGYYF2Z3bOfvZ1DYL30PiZb/nOajvIHDMwYSfuwp
8tESWP5CMXLP8EVA88Odpq3pndK3NTErV0B4ZrAqgyC1fmouMn9vgMB5Wrh1kNqBnw8zHuzQUHlp
3yX+QJt47iYM730VDk3YAcwY7XYWVvtjRG2gJyJ2VJoCEOJiUN5wYkj/9/pRXiiVm4RraxUWvguB
703yLD+SXj4AaDYf9/NIR80eqsI3dMoNS/FSI0q2hsgMMKILdnwYb8wtDd4/LqNY5YUiteyqC56N
eOljwKXAGSmn1IcR0YhFs7g8E9l4PzDyX8JPueW1JZV3dKquOvCPZjy2CQX4yKOwVz4IAjAUx1ai
kLvsG8UIeWYdjTyfdvXFU5Jw5cdMnHrIRhEvVjm4lvXYFB79wEwzjOCkRQ/QMb9QNpiG1PamfgXf
tAJ3a5Z+DvmKXTPMGwhYw5m5/yLsYpOe0QGSrbKk6J8GJekdEPDLiE/RqoeM0L3HGjR+mWGC8ec2
6Hb7OmeqZ8a94POh6Ewx8UgLEjZgWhBSiKEWICj5g4kyjpJ5OokzcZ1fBBjp7/dvMv/LqcGpNVpq
8XHRwIy7h1DNHnd6xEmZNKp/PAi5XJ+e0jiXIrM6ZLCZKiV5+EyMkFzju++tUIyat16ReI0xEAuQ
9jIh69xjphbfR4uCEzA2ieZJaZnbzDNDuRbqkug4j+vN1gvaE6s2AM/ayRnOHIcKpWIlfjp5QAny
/sISeemRVHXtXM7b3vFDTNght49paY9JlCwhR1wzZa5Uh+GBPhecDBil+z7rTxEIlm0WjCwZNL3a
YEAi6DKQNYtpnTH10zkDVryrUXnNtDuqaOrla4DWRLVyvVyXbxnjtKFFuqQAK6+JvwIZN51msxff
cJCeeGXbCGuwhwFImnul2EQ8js3fc7E9DXQzb+G0n5IWuj4lOnkPzKvocqplP9i/6w+oX8bKKBqu
qfIz902IvnwYDO6NQZd3Rjwjh5sUNX8KFhK2nFPPd7P2QrjeOz7nhD4e52ifmHTwo70/gtA4nwGN
3IGTHr31fy5mKKJZf7vPFE4cEIP54jAk8rYOsYvxeKCkxFhAX7tiAxIE15OifirF0crCxo/O/I6w
wVRXi/Tpci6iJXM48F8rzF3k35vpfxcTpbkDvtPZETJmH2fC2FqWEEpOeuttmKVkYjxv+pPyGCcG
7VHFl8iEhSU+5fINgp2xbzQvgusC5zF3ZRTN0a8pEmwGV9wUb5eDtculu+qFF0T74qgJXwM8wBSL
8yAsnCsDrZBtOsU9zyUBqS8SSgfn0Z3q8qId2TOd2I1GnQy54sJB4y9w/nhJKTdCOtUcjkoqk1KW
Lqt9Z2vhH9k+DuSn8AFOPlYulY2MfVavSfk7PVYp2WDkcNgiVW39byG8TTQQrEjdSc0RjUOlL085
9LSPndE3pp5wpJWnG5tNKpv3GUcbQUYkgMA9asN120pvEh1SReWQBXgRrPyR6kju53O/cEHyfO86
ja9sINKOSuDKlo2bW91sVYi7wHRgawUoVvuYUOyxnVa4ZPa5OlR1/M6BRnEUWrdjzd8ePXF4vRCt
GtoZFDEhI+pCa2oNxQAMk82cCK7vve/G5oYcKAPfs8fpX6BfdwwOLsVA155rHf6KU4W1fSCuY46x
QbpgJCmI/N38VR1XvaBPmOUGK5EeWZexXa4AJfwG7Fkxj2k3H8tylqQn99Hsyq9o8SMj4Nn3egx+
lwn2WbQ+myl3+hNrVp8BFwTYOuLNJhhrmR1ayL6nAJ5QqGmA0oBIcJLV0ue2Qq/Aq6rwek/TC9yc
9/GnrwwLuRts7hkFgUJiD7EbXoy/AO5PEKoPHOklTqkoYpWDy5m5jK5XyqQJXW2z94Un25EFVUkt
w2rZcd7pUghE53ufCr8RBhHtOGSw2b3ghTZNGnI8O/yIFhsSume+MHfcXM4ak0VtEhAdaCyvkXai
CUqMhimNmkotJPRBDjFZoRxZ9ESe97eCEVfJxZJC/KTzJzgKRB4EUc7QzcyDU0SbQU0Ls+OQ7tHF
orTq0uF+zQTr42LWKntlGEg0PfBwChNry1k4u46Xbxx6SfXb2gH0B5ZYyRHA/Sl27WQP+nX2Hj5B
B0XePXW1M5sOlJlAwyUbqJ7/R2gS9zFSR7uxVfahtrHdB02sm6YGHO89zwFZBTxqTolzyjlWGow+
N8ZQ4AvcFYV5WBhkF0sViFHk0tYw1ZjY4N2o6Pv6y49SXrO6jlGgAlFgz7dC3600jlX7HDvpitiQ
orsZdKNHAYKK3bEDadn0Z1zjSkD58Xi4sFTqnwPbELTu2RHWeoTHP3AIpEVWhPVCBvYsd/45mZMN
ODhDpKLK3/ZjmX0OILUqS+3s3BK1VUKDaEz7Io5VDIrr64djsInCDqbDpZsJxOPzF9X9NcbkxN48
HTbEnXNoUpvLDj5olLdKfIQq4+98tyrl/OfYXvnEHU2ZlL2+dyJ/iRyIRoLYNDzwJZbWA6t8hp8u
k8JfsvZVBNrSBTQfDYzK9KfWXICMs3EAWfxTjBGYJnGy2r7NJ3z6cCnvmU42syppKGfLKf05PUI9
U+M4qzKNhJ1sDLxpr9wgjRTQk6BgzYfLziX1o5ya+bBOuE3Gr3M3fiE8jAeRnKswhndddcatqdOf
rXTwLTnrXK5cN5ia7LMzkNB9BwiPmypp70VxlkoQtBY8ohSwCh40WxbX8RhB9ACcbvXdZhn5emk3
r/YDGFPYQSm1uB+0aa00RjTZiadm3jtdzLwIrOuyL2VaXaYGxI1y5gib+V56r7mDGc5a9GXRnzEl
mD3XEqgDjozaq3tA+pvfgAR/EGqULqDY4FML2HXvXiXDR1X+MB2+jRQRQgRe/nD7FckZHVHqBdxn
T2CaN222dxJqXgCX8AiVbvlt6tFdPAO1gNXYFhBGwavrvJqZR/8dYXgLt4pPK3HitFZJJ9PShoVS
NXsLljUGv0M+KlYIKPVjuwk4FJANn5SeyUYXDBmnT86/DYgvQ9oo59TOJksEYgb2sJrzxmSbg5dm
9DbcFWiewbCof6YVjivet/tjw9IfWdbFioZIvylN9bo6TFGPgTv6YPtSYf98YjdSBY/w6AvHoGEV
f1AXhepfY1AK+6SOnU1EWVFTV1RAy+F9GE2fqChi4g26JbZfmWT5IPXKWyNEZf0lF3vof3qBVfeU
5PU1MwZoijh7kHn7xhQC3odqvFyFW6X/kjeGi9fwOWgiiwvmp4+0Ee3xCenm/gzNAv22EazRkvSB
HWQknSix65oC8gDJ9dSF0DWHjnpU1qtpHTcMLEoWr/7rVIM6hZhzNdlrpA2RxgReaokcTjdsEexi
LDTEz22Wq/PR8kQvI3NzBx3Ze/XJhTOkHJBYtWFBQ2ltoRiQLtdexV2Wa2wK58JbpahTEBevfGL2
MIM0ekFF/VBvTrZiYDi+GTWHB95WzakLeYLeedw1GG2kvztjfUXvWNHmSgtnc1ZEnYdFP/FnYRyT
WFIqT2H3vHnWkh8Mh1JIII9b5VdPH7n4ZKRLiaasoViHXVh1SZhPzpdJQMOJlJtBmBnQM/DXarvf
cF3fAqh380yd5KUYOfo94gs2PSCIYLMWSY7S0e3lA0Iz6zzQOreZfVoPK4mE0cZiBcewxfx4PtLi
nXLbE36xpqlGSBbfWawqvot5u+vz3G5HiGQpghbsQ2vGoX7HopbBKYRlbNWmjiPDcy7FmeMlcxeB
7Numftx/f7ej0p7CBHTIovjgu8riVWkz/WiC+1XKegf2XtYsHnta2aXnORO+TpBy0A/a/ykYllez
ZE84f3h+WAi8L04RqEbXHuz0TtO/5uWaoE1GzSYZZav/saHnd+TN6A4fesCd074HIMxzcsYrs5iZ
RKh9a7CUHQxqcpfM5ckqd+o9/2xdgJ5bTZGQL4gwtUJUukTr9ArjHrHcdtluYlm29oEopzFZVZRq
C7kiqG5aQ4IWOOuw+8ePSbiaSq7caUSIX2/34+7LFMcRtIcUYW+IzYLDGmW/zx/SvLrq+Yc9REuZ
J1D0hnUqP6Ng7RwIoMxR8trWlKKi20t3X65XPoGCJzRC5cUJrAG3WOTh6YDO6ZVSPbeR7DnHdUNi
Bg9LTkdDRJLlP0q2SYT6tcK31Gur4xvWt2JOXP2axERsES9uYrLXntWW9WkhtLpk02u26EE+vSHp
bfttO1U/KE7RvnIEGr2QQ+PHxaZqnLrDBIlzpcOHLMvCXsgeBFyp/67yXd/l8NJ4Kx2LD2dAy1sX
ryyggCY4YuWhrV7ZvvYu/0WtOcRfvwYysBTUIXfu3esbx7mCuOlMkD3RRy7j2kZJTYWQgcdaU5tE
tDL/L8x/LMQS1JfVKdixH/mODektsVuvKR9NSlmTvd+4e/Jzn/YefIbU3CXkriKHuSUDvmvIFn1b
FR95FFKLHoyURFWD2A4cAHIssB2V+GPGsn8NkhU1DYVv3g8VgfHuEfLE3Aewvi6SVFLzi5gKR5Gm
WzbIoY0Pf2tPQHYY+nhaCybmPbYIwgrGmUftc6TbMYNNJ/mbCDQ7XL0quFKtIHawjW3krOUSE9m6
My413HcOy+hpvLA775XU00mQTYBiRbWibHMPoaWCk+cFIkw9RO4G8KDiTq4f3jMaqGtCtdUjTDwq
3isco40qMI1RVq38X/Uv8Cak28ZTpoAtaEiq8b5zMexRkqPVxzwaTfewf7fuSR5Et3FMnh0+zTi5
6KwJ3c8Y9TMAd+f46ze6GUOrejSnro1psY9dG4G9CKR8VGLzTdTrWYUoc7BLcTgX3xexv8+rMuYd
eSCSd7O4HxH2jRJyyx5C3J5I9SvJ0oZb0h4RmKfj1k7qcrpKEJC7LA0ZwKbHliuTLkmWct3BkpW6
YFRUWUhPjbzObbAe2ZNQc1wXkb447comQt1isFlZXCrjN0l37pPLbMmYpqHM0tKnQac6CTn0PYYS
KjtOd3LSshRP6iKhFMiudxtixVzFQf/6ykIp4j5QdCZ2g23SWtqPFxp2F4i7ADxptcmchLnZ+qd2
cZ0X9OPb2pwYREXeYj1qNbT3GmYytzpCm+kspHgY1Zg6wNBjszUDhDUHcAIjjDzw6vV4D62hb19R
KWn5FD0/Vqk8etrBaxzlwRoJeAhmxILkjK0hUT8sxIwEc5U5HxJCDhbU1XTANBmjwQUMLN67zOmk
EhWhVLB0KEtb/fp3HWI5u3nn2pkEdLR+OBqDh3bTi6x66ymQE1gdDONMfOMTuTTni7dQ95fzIgEL
04Af/1sNdKnIr6gfjgnLC6P/k3IzyRXkzQ76tYQGXmkFVT3As+CHuy1WpnnTH/Pv/hO2PNS4uBX8
+ngLDrpyIl+lpfVM/Wj7UsgOQIRFfmRxMMSl45QipYaz98BkMLPvtfUCR9zOozNvh7EE1B6gDQOb
7RBWwnSTvoM6h3rD8NyMfYasPY+KxkEkMRIZ4UCaGi0a03Yb4DvjVZbfiMr2C156xkkApvLzvoVW
dBOCJmAQVkXqFdmYym9ZluTDQ82jFSFuXB9nC2O+OpxN3+Hlr7GcA+p1/3cpqPoo2IOsVzEAXmi6
gmZ7o2hRCjoGE82+Ggv+jZIUEnqy5mPxLuYEtxYS8sctPDBb/hrvnMPRQL44dGCQw4gI45DnTosQ
/nmZbhwq/bCti/JHAHfQTMLDFnTky40pwSgLnQdtaNFs39gqdWKnaSvVUjHm2OaG/1+GSz+RxCY6
YR5ARIQGLIYjkm0eoYauuX89znXuwQSjVtLrfLv8+BxiyUM9cAEDa8021zfvx7QBq3UVqPLQz8YE
pw88+ALJvKneK790rMzVr3Xfej7ga8galYwPqQnXqGqwgiW3orP9PfVVySfKsc7eKnXMb8+Rc90i
XXLo/rx2zuHCOGTTypAafzGC9Pf4FnCkyNN9uJDwU0PKMBQZM2YgB597PuIWMhv6d7rdrZ8xHNGC
AeCqHFqvbhRDJBNfxuZp0QJKyrE1SqGM0Lxnwjz4FDRD2Ts2roQ1hevEURHrsRvAWErkNeI55UfD
YE+LQiD0NRiDF0fY6tLJWxDYofuwCeYg0bu54Nk5bxSHlNDXwNSke94rbKqovszExTxwE/oXf6TE
jknREmLw1WlX6iodoShoOGZGNS0xUioWQfKk4fbKgczL7yxoo4Bd3PufGYNvZBEQPSLSJRf5SpW7
5OoODVNxP8gnaOk0stHFm4ZX/zX6TT+eYmNt0JM60Ubzp+8SIjc6cZGMq4SacaFMTpVUAmudhVm1
je35qi+9jW2v4LsFMlmNv75oh8iI+NicoyGo6IINFUT4gZcUcUOjTEq6/boVRkGElNG+3bnYhL2f
1u4lgsteNJlUBpIYjmAo18viBfS/VLgnB0GLdVLntsIY/4mdFabmZKH/3zodntTwdbUDg2I0pQjs
XsjHv48VTzbCHGdQTzbyFJoUwJA+xbdXPPkwxglPnsPLkwnlmI+jvxIW7V6Rs2bEU5wWIrmcztb2
NrsvpyFs2VsGs7C+v60N3eIbq1u6KFqN/6muNkqDNSnMhtEmXQpR6hFMEAFam9IumvxF+mDXLu2f
X/zJVlCN9C7FTI97LPUl2/N6QEBWbq2Gjqc38SPUCF1n99UhXiahjCA3VmaawcFEAzQjTphIaPVT
MiXGEvsXYXNpSu4yjwuAJavzDFmnT50/4JyBkKFMGq88VPEZsr+BHNJ7+mxN0eMFC80GX0bjkx1j
vy2CWEmvkhTZYljYa2SlKxi4Xuwro2xs4gZ0FG8BHaiObTb5a8k9ni/ZeTs9qUn5RffSs97GjNI3
8BaYbdRARxJA1yuFv805gisJKCHLvhIlVBXctXwlGqcyWPKyG74FNI/BoJjsUrIGarWE+LspDjGa
+nEKMO1brco8WcGjIW37MeBaMSZHxR8He5cuTBiXDF/SdjZV2Y8ITaF3l+4bzQiwUqjfvuCulkXx
D4Olnjv1TU5wXzARzKSiZA83gcisKe2d2dCcXZeI0AZv6IKoGJX6RLYFyQ2wpCjaIcqXwrXKqfit
wghTszkE5XswYDs67Lsg+e0/G5T/iaWUS15H16ib+Hpi0PSanUJVSRkCB8hjh+WceEBZIlqq3CXn
SRknYcmFCBIm23dhYtqugDlHo1K59PhRLRwax4SEBGBiGHm2CoQAjIty/6a9yPThyfqKf8Y0MWvN
FI6UYye4q+nFDRebg/q5QQZq72tcxkZWFT8z5VneuX3P3cURsonuO4gDeeF50fT0or1SfyTu9DLl
e1Hn2mQn9USIV56u5+pRPFt1ht9AIxOZHue2Q6K9repiBlU/+JtrAcmsDElEPc1uu4TnrNXwS7GF
jZeeYxGkIl+mg4WxrEIwOzO8FVIsVDDkhswlR7dY4aXRnaMRQqMsWzM0iW3bf5Z8fKiGyS1SIr17
JdBfr3HlpbXMyfzypt4vODzydA1nfoMU/AmNpd4BsHdH89MtUAZal8p7JK9i85cyLktzyBTHm8Pj
rnVleVsHt4pCvh8Gpu1bFh1k0Nyz02f0Qn4bjzXC6S1950MB9kxdC0ju6lVdR+BnsiU4vEUvaZdD
lymD3udRvVOSY3xNexFTdFBCThtF8Jba6+1j6QDRYGQtqjcJ2syXMP7H6kzf1cyUxu+o80B2CIQ7
tYW5pVDOpepZL+MO40pBX7DLJfBMVAGjwhqZeROlRS7smBUP9muhwg5EDRf/+2EFnREN56yTGbip
znT50N0Zny/do422FYQFOsh8rBnl+Z3eOBfizVkNw/nBgbDOKYMxITvMFmGsFmjQhiP+yF4xxPx6
wVhwWKtqpiTboB7HflgODL24uK+6AwJ2usWyb0U4feHrg4WuU6m86N5XdOtpIPBq+ynCdkuflL/+
LKerUYtRCgORpxN9k2+6VPLoC71dF/75Rd9dGAxT7QhpoqTqEXdg0hA4wLRMS91TRiJIvD3tDCIA
PRbmMsbO1pI558f1MHHhBXlEgnxtOQYiuIKAzk2vUYwXiYpQ4A6W3d8VPGogzsGTMZSRWYOAHelC
5I3YTeDDnwJH/sS0Wvcnq9yvuIZbx5fWuusrarPATUtm5TPgZfDkT4wP5yAnJEzmMdCkzoYejkoE
sN4FFNsG9MAVFLC8+jZb8bHCeB0IqpyuIWBoIBd2dfBUHqgARpjbz90DzcEEsQiAuh8jRvBNzTpJ
8SXh3tNIc7hKfR1fMbVuvRhAlZwl0VYOjU8dGk8lJKK4YlxKQjW77/5QyuFCAhqlYdbBoO7ylieb
kjbu9qMlnPzpEPf1+Ef1mStI/UpVTx4/eCB041mijM1rGWcNN8yfkhUhS0JAOMzA57RMF3W+P7Qv
RaD2IdE2IWFs5JMH2P6JGJQJtl6Y9QYc1CfPUm8RU9ak6nAzMp9orjwCMJsd/uisVrP8a5AQ9TmM
eT7NdMMvNnhVfEIR7D01C5+PW+UIhFTWS28cIe8KhxJFf0YF38bnAt6EsZEK+FfrEheASUUuU/O/
J9fLC/a01gGiY+Ui84gAcE1UUDD3PlB/16KeIDt4u1vlDD/5udo8qozE297HnOQWsq6MaZTBcp51
d9pjNdpLr5qeIHF88Z0xBO4taws4Vx0YD4ovRLIahnOpxRVBiJF4EGECL1cx0VVQw18R6OMRv32P
8q2isN0IBm6WUc55NXUfqkzo/zsAbM1KFkuLGCoyIFHUrYWy7tc70SAqDxxskPebBddhZrXqzYXD
M6pQ7EpxOVLPrkWxqEWTgdXIDAeoI3NekoJEBeYhlmxsnRjLaea1ELPzHEtWTxdRqnX6RPrLW/8X
7N67EixzcWVq/tx3N1mm4KQNSn2GiRfQr3Nq2eFX4UkLcl/I9I7U8ISs0N3MyazftofagRvKG8gJ
hvIDCDQdqWQXNQUeZxzjhvv6gz1ZFROI1U2sewsn21pwht/uGsq0Yzs1UAbGtclacRkFjYhYYd+z
UrxmzaYBarUDPIciXaJwZ5qqpzAcRp6rBZHWh19Bo7NWkDQOF9WkiIGXR+dLGKBQSyD4CBefw3cu
uRS20CYEerSQVbs1lpNr2T0VE+JbDHg9iNB6nenLjwuxcAhP3RbyglNUPRNi/I0M6mmwiDdMcFpK
rkEa36A8CN/Mc0S2InngWlkA4IZaZM4TXznlZ43J6z4uJJZiN2IbBSvZaZLuuw4KRxkl29S4PyxP
Y+EKyK2GLJcBJU2OHFAfMv8mD6fL4028R43VAhjTDqKZgeYk7XXmZhZWTSNiSFxH4nNru5doMdaR
DiFkrNUxQbzhZgl6pLgKEJhQs6yDUYhBlrCVAT60KTp1kwj5fcGfdhM4EkM15kjrWA7F2HY86A5z
bfPlWojrDQYTFoOKcZVB1w0zX0iez9IKngqejWTMpXQSvC1xU5kMk9uy/dsrNVm7EFmzXcr4bWre
Y9eIQkzy/RJC3RpCnjLHJvKpshTYJNX3bkFlkOavbnA4OPVczdzYz6vRgOg1mTvj6YJGNm00ECSE
Jwar/OwE6ApLtjeIJsQxdnCx2V86zD+JffbmwQ4hMLGl3EJUrkt1F8ZueypKIroDgEDswMO2Yps4
Iobt9FUlZHPX/X6q2xTrVVPTKfYW4Spa+M22w+VHUq+fZ92Jy5y3B8iuKl+dk7IopM0UqiuTfpu4
7abNyOQQg+TzQJJ1Eoh/xIb4kEv+gRtQmoYYZYRjBQN1QRCFs2vPNd3j6Nb4b6XLvuWCCOAlS3bc
HOygB+FjxMYlQR+I8Hwh0ye63qHzCsrZrIQ3wtXeTKUWAMStcygn9hzbDfrFISZk+SASQb5u0Wcu
IoeavLLLQotHDPUghnwnvDoewXDdfLGSQ+wZ4TUQxtKPAj+QRwKd2K+4DmFrda8+nLHk+ufMHn3v
zaedh9ZFdyZL5UuW5GHsgVL/dAJhUQEUwZv7pDwVRMkzovyQSnGdbLmEKMd0hpqMX34i89XtZilj
dfaeGgR5tIr2Pi8cWIKuODwd0rIqIY7hyUUduI50rZm2dtkTXxpc8ta06+kyIs74r0FksAjmqHlH
i2NTK/724kyohTY85p3AetlLcxbSOlkxZMUKbrzC1nKNgK+mqCxD5jfPvlsF35Tyvj9P85oGTLBq
EQZOU6ooBR0oXHrL9eReXQMfYg0BYuQe+Scx+wWX0LOC8eY02W1HuufGBPqlHVsQKh2wi7zPGDT/
m2tBsjz9rhVcV74zimS99z6D33ssLOUZOiJPNKdF+/Ptei0CMfn3tUMbb57yCGLkgxaGC50yp0j3
vB3uxsTASj8vvn1j34ks0/hfvSvJ4o6HEzu1xSWrXbnltklyV00zh40tpnoJlcdd52Mj3mwSMA8A
wm8fH4V3oTitaDol2IjFdUnBX82QyVaT5oU6kVtV/uCaE3NJC7pjIJ8YzGjbiFSsn4pUaGpHpl5Q
uMCE3+KxbNBU+HPM0sNoikl7w0Kd9swsyhyYRJufsksttIM1ZCOr4SJw8AlCI/xLzFFEtGnuHRYT
+fofcxYIkYANGX/m8wxdI/FTSR1ygG72pTwwU04GhiiSbUXZPvU8d0tsoN9Nr4iClLj1phWRQoRu
aIN3HcaD5aVDczj/LYte/3RHhjldeZK+6eGoWQRuaI28QassInVTLdrB1O9XH4xGHY05iuoGxotV
fEhwHNCSevuXyDtCm+Wpi+6KIitVPU7OgugFySF8GrKOjx0dd6/U2/HqjM2CV5FcIybFtrCPiDNd
ZdHzIXmnysdrse/WPu/mq8rEU6ZFsUerT3twsm8mOCTJ1IGI3/qVEjWGUvba/KDGnKE2cvzdOKGw
Pc3rZS3lz2R40kcuZJGjhvE37nLTKofs73yY1JmeYy8eJ6U9+QR831M8rUHrESH4ajB75x3KhnVr
TRBY768AvpGd83NZXG8nkZMGRx9lHP72OFtpNpVdpMik9zsAjsfpKSz3PLDER3a5ojOaKwAHcW6i
ghPi5dz9rg1LN2+upXobyctbCENJ4kaSPHA2zpNlRCqPM93lHtjFm8quw/P2JnCGVx8rPTwqVn8Y
vAKRRbWatitLxNQVMAOsHHjcHqzwgABl3mcfqWdTOCBwLZsZiSneqkgipKlxWjLmayc/4IIOVRx1
GeBJA/jLKBZFm8npBQVRXDD+RCKnn1yJv+6xN7isQOi9RPPH0y0gnww2isezuISt5X76Jd0CDwhB
emIx9VJv4vv4IgSV0hQQzezY0/WTSbmWc0msHO5SsP2i6LodoLcM1S22ULkZLE2nQdavJH65kFyB
jsYWvvS/jkRFNJyaNQy7xRjlt4Gp29vUfUgdwO63plcjXTFv5UTmYiRW/Y8pY62m+tT5ZSj+TCv8
aGCuJQqZaJMTJOoI3BGnspsJSL+Knw1YXGe07rOKhf/vx79xWzBBonvx2Oy49hZAJaEYk1GtwMJs
iaoMZp2X4YqD8L8F1uvy+DyR6YGXwclk/5Ia6RxUAUxe8v3PFDtSYKYyo4n9CC3W65nPIBcy3plL
9UOr0FmSvZC6UUiijufZsVgUnHAr9w+kNEVL14AX3JBe9GDUB0DJ4nYG4vuvlqFg9Ne5fT3iw+rR
5GOhU5+iloIzHhXWZtCmtSykTVj07jgD9qpQZYZeokUjPLdjOkCGBzT1rwv5PF1KsyqTTa27G5vV
Q69xTc967xercIMdI8SzHJnx8mys7tkklL7jS3QSGIcmz7Fx6ftJR6G5rE46Xu4mDtP5XZSuxQ5A
jOxQ18d+e7jUWI9PXKWgGV9MowuHpmQeqDWz4YW3Kd+zpsI+7snWeOcqm8SljnK5oNszvRrRSOhH
gQtUCxjBQZ4DJc34aXwdAtyt8Z+USqHhrlFnMIUvyuWALYSBBAftx17w8gJt8q5/LrIzYsMZL0Gl
k8ct2JDItNw5zTIQ/bI3uLLYUoFPu8hdqEotePC6Q3yDrq0Zbq91hJXBvaA7e0lx0Al6gOUQNgP4
VikPjYx2uq4Qz++6GzTVaW1xuwQHXMqDYOr2+g8Z5MNs5MDnzHXGlhIgqxaxNYY9DyHp5w3wfzWE
Xsmiq1RXkQDAs9+msmRK4ivY21/kRr5rotzOx4U67UV/VnjIvZX5YTaIYvF5W4i3WF9026joO7uG
aIkC6jPtYHYXtnQlmNH2lDGlWxE1D0Zplze9pTrfKrl73JK3tEaMPqCqCOshaKswoGl32KhXcqBs
cUXPmM6ds24N8ACNg/4mHWR+RYFuj1wMuR9Qjms/M1q1P22UVrQ7N+D5vLj6Nndu2e7+Gxfvj+NN
+6ry7yEqXCCPSW7kOKmekwfVp1W5aHs2fqSq3gBb9bkQHyYUwmYiVu4R9FdzNnP5YVbuuPJ+OMuQ
tgzX30/P4JkmhaVCz5cyzuKVwBgMAByLVLcvaHwh9hEvv1PNmBs0Sn7EZyDqh47pfn7Rw8crSFHp
CQN7gbjppW+wdIScWv38RwhaTEgONe3cASUjVXIzhSjS/cNDHfuCLG7JY+69qIbhUxvQixf13tRz
jyNM1Aj92zjnPvxRYqwuyornkZLPscAlZy9Mhp/VkQk1xy+2bvZJJx9SNrEKg8Px39zRq43DmARC
tvkrjszlG9E/ALp8mn7AtR6P7P2LzrjpuoFs/+7vUjQYmUhSNQa6DmHUg5AyFyohAbYRCcIR054N
8EGYLMrOFB1eCIp7umduhK8fvh66GQzPrIDuqpxUO0UrUEZbOid2tO4XQZSM9vRLc/PbbqCjEcvx
H9DyyntymPPCP2MhGPjCaJJsXCEVcik9krrGjay6fYCsbjb4FEAMYztOkHxeLvLdWj6vcktoryfU
86rXyObwty4b7u7ZqLGlp3ugApy1vT3B1aZmkFoLxNTkdrKRxNp3Az1CkyFRjzTdtH/GpZdU4Ra4
MYGx102htUR3nMDV7P5pAu7vPINONFd4TK4ZdQhPW/o5snfQ95vcOvNqN0d77lBpasjKvN1jrYJQ
OtTFYCn1r1SZSqxad8uXWAaIu3fq+1iUxj8BIjGuVSgob3+Y/JPxrwMUpIMHGwgbOwNNX+AMcn+t
/9Igl2WSDF6Ogg+xS1TDo96Z3FJy4mKBl/1U3gEb+TPEjLlAM5/qBQ7QBo2iop2h3SepRp3J+LR8
DqmX//Za4MpVpvSmDz0KgtEuJaokb4BD85Rmc5JqLEQxv+W6QsrtRjO/rSry8BZ1x3GD0+0uUro0
waFiFUNfFPg1ra/EpDMWtOpm57xQumsEqtINzboXH3T9ALf0u8+8N4WisvSV7FkWwwS6JV3kPTvb
hwtreRjV+LgMJf21vC+zuXt+5DzM/nL1QOf0Vr4qNo36EFHbM0VGO3rZCsIVBAEVor9EbF85VLPr
C3gRD6ArL5/sX2vl5bDkpe5eDOoPFMOa/MVNi+EkzWhIVKw7yG6+NWsml3kIxPhzU1+/uyD+eY72
E75xo7L2LKLTVhTIyTNk7C/ELkSNnoCrJO1RG58S4+/4T84L93ReSlMCOnUeRF5WE7GRMtNwjahE
hYEAE8msuwSiyvKkE2YeoQawAKa1pwdjFPudsLkld1nM/xOJbX2leUQ38OffakFIVhr1+n5BEusb
M/Kt+bIXJp5i9+GpD/yAqpugBtjRkKPiKRHQS2WbGMK7zVFDbPcHYsP5FjCnT09Ik/JYJiiWJJP5
ozxjlzR885LH04lKQXsSCFw6LY7we4kGP9mun46vHgT4rY6d2zIhBUL38AYmkTnvPeORP8zGvajY
dwPYt2ERq3lJ2G7n0Vv7SQeOzO+OiuHttF0s11o+EqBKfkFweyH+BUtLc6zkAu2WrmBx53bkpocb
REdSCquor5xrds/pUxj894ZUWb43DwS+wEAId79PpsxZ3urnKlJqh+yY0/DMZk1kSBsb6m5pqKpf
wtIPRtuSa4rSe/ZDv/nJ3NJmJpOROTXepJ7pOSQuxeMJMlirbi2q4GfsVuXRP6S223WshGVn4ZUX
ON/lzXIZOC2crU2ZrP6xLcyF5JXjCm4Rq1yfjOKc9+FrLSlRzviU3JjN8UOE0jHv9UvvQh6+0zlL
Owdr8mgy3x+/N1pv5y99lzpsJNanmAfKIm3g2zgqZYQKHtfsl6FY9A3MFLdVY09rw2aJbUuTrJHI
LyDR5vXpWFsuVQka4xYFeEQouyF8ELiCyMRNlQINmrhWU90B1EyQMudGvYKu/vB5xy8jUsqVyd1U
su130YAq5QI4BCh2dcxkeXSJiNAVbcxkEfcpVnkHjzVuVsGq9oouAQnMgd0Qd1xNP9L8f6FcAgvn
de0tWD4vp4bx8eH4tSqf2gfhuanXNFMFARq1HAFAKIXfkMuNROkEOT5TIZkGeEzczSYtWu8i1TrU
l+ceSSMmo0qDSn/9oxrn+1llwHJU3DmpumCAViWEkHCyuXSN84jBSvUp/hpn89TaQpQXZIofGLjL
pz5aOgpfpRLysUmJ4OCf2K7EaoP1neAvfIgJFNMmy1Ww38GFt5hSD9z6sSzUKxrl8neNPHZqm87l
2F6Ar2xbe1zlxIUEAq/Nvczt7yFbzdP5MqruzBmTT/xekDdSRJByLn2XhVGSG281cdQs3ZwPAB+y
Lkt0dLtKQtvSfAAMIofYHq+9pFEoK8FLG13DcQ5kpQT4kL8HhOa6OBjcwYbDA+wh5NMs6aTsf43k
kGg8HQ+6X92EWXb2CzQk0q1pVnJEXoXnxhHFVXfyP4AZGMSoJ+nMJhnTPuPqtFlm/7bxYOtEPJg0
wzENk3IlKq9pPDiUgh3dgLyYfeVWd7jjOEsn66OfX3jtzJOM1Ma8pF2QzwA8rz5dGEVuNbNd72AE
R7Yy4BZH/yKgNMFIx/jHyZULhjk2HO00adKMUuclKgVtoGMF7uqmBg3NMoQkYO+tVz7L4/bj5ICn
Af5d8Jb0W7/mHSxomjMcZtZK/IEQEqsb2luyZjvtu7k/nBhKNLPknvwN99RyQNGH0uSceMLCIdbO
HbmjV9A7vq4cWBL8KCUUSBoXaN3nR4C8GDPaKpfrWM1frkJax0ix4htkWhIfZL6LfU9Kr+hxBoYZ
GvdDnCFzctXTz4ktT94DNTcsybji5qFEW3/31fHOYBL1RCT1IAuAb/JQCdSmQGJ/7rPN7I7hIdyC
sBKu7Z9uZ3bQ+1CmPFh2C8xvrskmfTUaOZXhPrZ+uQW8/PXf9h4X9r4XUHTPMMZALvmYJKiqcU+c
D+kXi1KYA9epKUUf/Cvvpy19B9uSxWwkkfE0yb2+NPHgY8f/armt0LlmDtggV2Ax1XxDHMLI4LV/
N97Tqq5cYluIq+tN2ilbfdOJhc0MEU3/IpImeOJtkopOzcmb21az1VntL/WQAlUGrgCyApCSy8eA
Xq0L12aK/SBCRO/Q9UM3fa3DaZ0s4czNXOHl+VKtG9XHUakrZjqkuirjc7oEPlk+TTxB80z30tw+
sDS9GezIF05lSHJlh5qeD/+xvkvDJCcObSSka/Erwd8jH97hEFXE4Iu87Qzeqh7ytHaK/1z4z6ix
drVYxjrJaJyragKQT79pfbh1vWamljMN328GgIG4PvJ36eV+OK7LbhxGk6L505iZsLD/cAm7gBiq
J51A0kSRIwELO+mZ9pEReELnSVnfe4G6kIZ566loPgF4BtV87eij+qE9BERpeTpghX8RN/uDSHZj
ZZwFfcLASqr1TnEtwJrWc8pmkUJOtn6y+9gAYTWW9RH4tZzR7Qg8bTMAlbAvxqaDzHTnryQI0QQn
pUpTGngy/05oANdzTGU7BTRkDUC3N9fEZCCG6YL5aOSCUiRpg7THQub5D62VT4ScWPLMCT4G6m5n
jYgirHNb0DWR3/xywp1VkTEzu/S/O8csbm1i/swfXDuYM1qtJbDW0+qFhsnG9doP5gLyASVbTwY3
akXWM6az52xTklNSANtPokQKG+Dw0vOEaCZ4de4M0wVzkoOwv5gCopYXuOahOEgm0uBuoor0Ng2j
Le5ryxh/CqafzbE1GJIWKvPMrdy5OfAZx9PFGCA1osGVLkoBgCat0QSOw0+UDE7v5LEQpJY4ME1Y
5su86sYudmAJrNvzOHbw60HEBbwS/trptWGhTxbGUh7DOaUZOdh+NHirZBRSWL6b3wQFSU4dCLGE
DgdU8KU7MWmXEFlAr2ZnIiMvhyxHvnRAUEKfUn0znqgLsqFWy0GL6bpRy5gbWcn3lVZ20+vKx+Zg
meznhpcUGDVX76rgeKRIZ+4rFXKU9gNph15L9on23gYEJxW/HHpj96vZ1198AfFUkaUb4aisMdLz
1hGsgPV8w9a9cabFX2vrrafIV53i6sGygPtyGDjGGL25sOqor7W5d6QMjU7676Qe55ffkmjamZdk
Xm3Qw3S2Hla70S2ovbRM+/yph9SGVQe10k1g2Qe59b4pM4FHryn5T+WliAE8VSTPhHXbMGWG82RX
0BhHXiffxCFsvWCROBxbRtDgeNi5j3UhCqxdpBjKn2AUTlPJsBLrogiG0bsGXPKlbx/7A+D3QwrS
X59UfMx29G1cK2/8nqw/pT+HQDyhXoXRVkSSEzi1jjTqFx7iiutBNs2uJrRAJiNj+OdcMsqzChe6
d4o2KNnXTFiKJeUh38oMXz/HpxMnw4AmSsksQY6KiBegkt3lN6fkurpm76rztcM503fTUlhpsgUn
G7Le8AsnR4o8et0SIWVKpoDzyVH3qnXwxVKd9bowFoK3QTF2WEogF2fwouzFChICi1o2sryFJ3wm
zDMW4RS+ce0Q1IoDv8lZYtMIptIgzCSIVSJURlyUIm6lSyp3JUuVsafE0vdj7WWj6PeoOIMCovZv
lcd4B4iUDDfFcRBle9tAolKdAZb4CUf1qpe0/aEP9DEkDPg7IN4G9aXt47rrWGTzLRXZtCgLMQZx
jtdUWkevImKWV0sxNPAvnGQ8+GgXbvCrrrIKGMqtE29o2k8aGSkHsbpHIP76SebfPK6yLsLw3jx7
687MDh2Kt1KI721XFyGen6cCe50Ciu2m9tUXfpUcbNyVe/7b3nhRftHeTE6paOE37Zjd+diZjLqw
TfdDV9RARY1jDIahv06BvcA9XbmO1tunLrTUKGRUACNaqki9zfP68GVpSnrvwl2atQNRVHRHPH54
ImYq0F8+5vGmqkZEhIWrbkKPa8di6JEOqYCAHIgjhNTCgt1nOvmoA4EDUzR9Iu4oPQT8iGy6rZtv
1AV+jDogOD3q6utlnhIueiVWvlGTWkiSC0dnlc4oKG8qOqIwPqez58vh98dCtYLdlj3tMPz6PEJ+
vafbih1CybnKR7McTyTEeGAuZhZmSdMsH+R0KkqY7YyT7cLDtGVGGVm51rUyeKtaWYzqL/5gPfLc
yOrngCQizi//6t45BOnIkaWOSGzSxO5d/sHtv0oxq/PzF3TDgpKKLUou4BNP+XLFwveIWhrcBWxZ
if/PiBtN2xOTrPYwV9qxZ3UaiBVyQmMXTaYsHfHlyDahvh9/ypIciTM/Oe0C/4QH55DzkM0F9tNU
Oj7irU5wLbY0LCUwnSysfjYcoRpVjmYbpRGMEF0SZjfbwt/HuWteCxbsECGgbY8WVC+Dn/eaNq6Q
uO7lX+XAq6JuNtxxcd+85rvhwgg0BMSUt7aR/YCAzXdN2mrY4ELUzRs9DXe8ogZCK5F177t0NiDg
uWIQOHgLhthDVLj6lXwuPqoLW6ywLOXprKb+r8ZA0U/y8xGHZT/SUI6PoszCkjkOOWGw+cykjBVr
ikySVacklpGq039g7S5+wYM/+jjDVBZyRcjzVz0WFpDxpWmMWvPegsGipLEIycUyKGrxSYT7CS4l
zfL4QVpcVsZeG++oPIZlxqiQzoq2pVqfNSZTVOIHrlFaXJ0sUFfwhPlKjaRzjRD+CChjsWmHytU0
CYqL1+QRjzvets+QfRPOtnFXdw0DmP/DxJ3IvxeOaHFktGY8ac15JDsC3PHwqidPNJYKDVdlR8cO
p0VCvlyx/iAH8KxUmy0PNyPZ66YZGuKVa0pHPBinBzhjJkmDOMNRzQ4xkZpi7kVSaFiBC9dzkTpM
P96px53HX7UM/3i7pHq/xihMrdnxa5l5Lz5HAEj1D/DQfcmXDK/iGYDfx/4TkEtWcznACBQRjLDM
zwz9LPyzcRpamMp4IzuibSeLvNg4MTou8XKLCGyWbTWjkDokYUkWzBVuF+Z7shtKaRJNrxdpfk+u
/oAiCQRQsEbmPgT1+ySGZun8+czzh7PsjGVKQwxqZMEkxou/TieXZkhdWpgFFnpKyznNKvSde9cZ
8RfYHlIlxyoH+ItvqyRyQlFU1iXxaGdib5WMkS9zw8N0wtkXPG/ozt7yzmsJAlG+LPh+lSOiD9dp
NbPzVojI0PXyBhkPL2ga73SYIqPykcSoiV3blT/IyqkIdNGHt1NXYbwsau8B2xAC1/j1Qtx0YtMc
bI2duRmetCsvLnaeZic7H4olgOQuYTp9Uz2asgZc0nOLbr91Gic2jd2E7wGzc5tsMrm+ALEuAMKl
Q4CK/kB9RQhJo77ar+3U8oXdkvehuOoFiPjqgaapJsSdiV8yUPt8PqyHFDB2l/DaeAhv9tz48D/p
M2k9uSRv9swiK3eKINMsnN6CdqpCXVnyHGT2LcADXeXRmO1jDdqy4Ri4ZAsX9BdQyoqLPX3ry7Pv
rIXvvgFN03loZ28/IJySi9x16lXf2JEHgvq+GW3VCCGbiK79t5OAuEYj0xub/ABJegTViae9WRp6
ZZts/rIgTxER1iQRNRMqw1FBBgUXQAX1U8uwBbqgMXcn5/cxBKjb3DKu//ImY159u1+1gILkyK2J
oF8yVEkaOe3Tf+pFvepPKz9z91gVl2vHcTM9vcJzA3V0WjwfpgCBcAdL5Y3dUjpyAspF01BuBREY
UUNYfhvSIKj4RSShZ0vo7uk7BUPVNxedfxlwxndX2FPlsik1L9EGzwuIm54Wj9XvNIqZp221MIDZ
ckc+L7AX+W5fuTJRzWjjnsIXwV+RSUkwvc4mUc/WvGRSO4O+HCng1Jcx1Xs1b/fc3/WOStXaev/x
H1CDdkGv7rTs0xhdamL4nVDi1jzqL18JE7YtfV9AuoDVcQ+J66Q6ge1eqnLmurcr5cvvvRNxTq7S
RRxM3YeEi20Edzoa4JNXEuGj/ERo/+i8AvnxE3fH8XTXS0957H03cj9kQNeBfR38oMI6cqrS/49n
BXNmt1YWGbaptCVJarwv16ZLJU8jooSLSDG7LaD0rUUPMs9XIs1dWYg5S6zpbtSDYF7KiXAqWptI
vo8gqn3DQiF03t5QSoFr7ulaen6WIOj1oRRHxjs//ju27PoZmMDhcdjCU3Q/s2yrBwx5jUlpdHII
jolk/6dNYRI8Yp77ySs8WKT0/GO8ReRJ12jK3aM19L/bvyJlG+1mcimPZ5PV1fbxwrBo8QdEIJ90
4wC5zh3IO7Dp3qS1bUxiI/JyjQX2J3ymN9Cuzss2lVmjD2uhaydhpqtWuR6mF+dlrx1ypeXCCFO2
F9cx8NNxxDbhHzNhSva2nKLMA1FCWigHEjMK/DNKeDggsxPFdztiqm+2jzIYKtsoJX/44pwYQmOe
7DfqF1DC6b5gbSCHjFvSXt6Dm6nXSpWppB8uRQzpfLkqWjSUH2IkhCiE436pdXGpwhmBxAD30a5n
fxIMyUxlwV7R6hi24oWCYCoWcC3ceZ7EIRUFOKgpsuDucEaJEj6rA8hVcmQ8UBzw7lTpMsYvO2aH
YGEqTsC0fw326LPLKB6yyVe11c7WyCsSGS900wEOCVom8kbHL7BWai1ydRUzDZwP6yULZaskcdgx
sJ5NTG+Rof9pWICZiAWBEpZOoceDrWdJcApWND90iihEW6i2kxCQaTPyL1mJIo7DpSuLMckJF2OR
nezgh+efIzBVVPzHj7IhMIVsdSMh2lNfFXQZxBLJeWddNAZfNj9kOwpjbgZmHGmxw0H538/ZUtk7
eSS3xvM3r/1GFJoKBJZYVjLaY4vwWc3fSAiBeNtaxEBfdGZZBOTr+Kh1azfNTgGBqAlml/EYpKZo
1O0EasSj7W7lJVvmwnSlmg4iAnX2RfSHdcs5TLpLyPoatao+doP9XIEhDEjOnhxw3d/naINrSoPW
ntCBCyBly7RWrMBXriL8ed8E/zxizH4PkwSwFqwgabPw8qbV1in+mDGzE0BJZhS6d2mtQQ80dPhD
yHwMDYwK4TYD+bsWPMPoz1gvXR3H0ALYc+5iH2VL5tkF0pyapIFo5ik2Oo4Doh2adw9r/6wA0Kf6
UCF+junEE5UYKr6lwEuYWz9+2wpHFAc5DHg3/0qStvWT04F9T1hSGxc2+gRB5VKSRNjGuzXdC76+
mgY9rZjJGylF9rAUtGhuaZw0Po60je0jq1xdCQwi68Jri6YU9sJRZP83HKAvq2u4XGIiafHTH54Y
ejYDp72APFbR/1KUiBlmo5rhvob2OAoK3onQfL4R1w83Py6gYojN16SZwGtL9het7TydgqvwVU2i
wFiO79XzHqCAwpqPsa0PKs6SKTBN46e35QkVh/8BLCuDSRezNXj7JZRNh6tBHv2k9eJ9YG17ZaRI
UvlB/kk4MzrOiCRQEQItxja3nMVTkXZvY1+xbqZQVjVrhHPfouJPVTTV6X63r27nqumZpYYHei2s
4YAdzrfXIRgslyGCb9AwGBMlxHoF4o1WFBCG92+a9d5csmB8iPcekPPEIj+Idyj24DB2ofElmU5n
R9GGwg73fb30C9eDK4Zo4aJ9hSipiQY8B4bYWcRNGWvKJUDF8pd1AFjyNbWCer6zFJrQMWzDinHI
Q3XbXd5bWs7R8MnejgKNTfzXTfizxr+3JKtOZjaHMK/My4QUg/eOMOScVr/bVezEBzaae39WRJ9b
sGltkdDbb+nMYbNwiJxogkcE6kNjBJA8boT0zCEwYWx28ZP/B5xfK/8s9bCEecpjerhW24dgt50E
2608e1RwzENV8MD/60rb6pEmHlT48Rbvvp459szvBAFaDZVTheOwr/upEFKYg+2A9wii+mQdx7Kl
+XoptidM7XdM24NzMMKQd2YvRCmQj2HBmHWht6hYmguQfl65RTkY1AV2zNsbTrLLph7HSeOvx3ru
o2hlIyyoNSC2qZB0hf0uA+a+vnBPLq/rNdHymNCi+7m1y+AOBx+8DBGx7dUk02oIsbBz0UX0NppW
9PzXIP9Wi6M6F1RfjX35EmHPXT6UJ4+98SvYb4bLRGybp4+SiueNO0dVDZjbn2gRMYY+6k/W0Uq5
SFIxapyo8L9VA60ayquMjaN1TeMB/sP3//gIXjLSO9kn6HJCvbi13DeUwLTqb416Kan6f5Oz+RyV
/e75XtvNSXg+rDn8O/0xx26mwVRzwc7KlEf5fOZPfkI4VEQy8UL4bm4cQZr1KnV4Kq6GnNAO7/36
kIAb5bcHcHssBpEk6V/jMIPoNlqWNcJmXaEfSzs41fWfWD/w+pAZfqrEy64s+vfLOGfDJ/56fonU
5zid/9IpB+j1BPYPaDXPrbzc60nCMLlahnAdAmxRWrHKC3X4A+QsxR22Lzz+3dBInH8C9HE0nqh9
IoleT49uwU1QR3iKJamiG5gJbmHOtZ/cExmzVw0/9es/yxG/01DEsxRPZxaJ8TuZ1y4W33HUli2b
QC3vIjYDqJg0SQRIAnRdeOpuskPWA/SzIbU5Or7gF2g9nbHd/I6ybCLJ6e8ZySogR+C8+uwH4EAM
l95IM+9T1gId0PLAqLqXs3ojIr6KUEYQVMM70XTgYC4pEnoiH1xxeRatAjKZKku4eOBrrM+j3ITy
hzkUN73EFGg1U0H4vvWAy68w0XtNOVcaS/hg9ojyGFR/6wHf5OXDv1G1wRsXRV7dOQ0ytIW2MMqV
ngglcA2/U0bObcAxeqg/g7uMAFXcj2a8Y08mxbSlkCocD/r9L/jTYnfwMGgwKcYmnl8sc5ZXunc0
yr1fSD4jex5FeUJfECjxtsa1F0sgu7y0kXk7MB4ktVBeCHiYiVOujyfl/Itb3tx6jJtbKkXjSqFX
jQa0p1MIZX2DlwV8Q1nukBjfpk99ZLe0CN3Mkl4FeyaihrTDXCJDCXzcbhd8dXGzHjqbW6a9fDNg
qAaN6fIrb6/853XJaU5JwQmuiYhYAQJRkpm40Jp7a/zLpCjHp/ajNrmhSbvevI/CkL2a0wvCix8j
jj3dmyVdoEpD+KKT+7UoUUBkHIeYqC6ObE1MrZ44vq3NWps2bJBBhskKKYELByFtcTE+OKWxq8Vb
W/dT3qsEfFCLRUtjgrsKObcJCZm0T1ikND0ya4m2w1djMV9UVm35L4I9AhCwtJ1GHOn1DpWyTrez
q62Fr4xEGQY3LrAYMh0z239YFYy6kViFFsoKb1sHp7O3ocuPxveu9L4nRQZ74WjJ1opQ6OG9F+iS
XwJR7ynyIJWYAqsmnBJRjHWiMGqJojxNERdpeYzgo+RmUsbaUzuHeEi2E9c4eb3oaxiQw7mnrtfg
e9DjXFUppWgmxkQT3wOdEFQKUT5hpAtEEcVeq9bGqK4WavfGrGmd7ViULVzjmDp17IQCDuX1GwCc
Zbz2IWNUjDf0DtfeEEGX/hbWvycyfSiET2Ax/ntXrZQqz1zjv6ssZT6AdMjhNykImtdXxJ8piASi
T+0PO98FXD38l0PufUEsYn0CdOOUsFsxcdlFGJzWJw/vrOObavwVXwmc+qcOvpDPZIoSocliXJQv
5MkUmrax8dwgrJsXlkB/hq/LjISEGsbAQAoERG/gqBeOTuRJxLsE3pvtBobagtoF+EG6fvxe32nY
+LoD9XqP0mO/I9xuZfKtR7EuhIyBwEgDrbY+zgausLgXlYOvQHPOiiTNe5G8UMSeoeiHlWwDfVe8
+EWrJ8jFGwV3yHEX2FRAmKxAvm/pK6Iojkfzmy9WMsE7ILrWiheIY4az9VeS8mB4qh/Zia+iGSYs
43TsQ0uoVMmBcm1RhHWGCnqXd23eJcvqsV8BcBNhOcs5UwTqhyuEMe86bGXvfiUpa793NqdrG43S
hdwS0F7Qo4yNJ7CVCrvbYQy8cCiBkMlwC3fYEGbFY7jMjAimjTqw9SgtcZb1LCHwE0tNmwppFMRx
GnUoAwmsU90e7x1KROJxcxNYDKb0YfWS+ISU/yapWiN3Wf1C+X/8yfgO60Xs0uBEXrstZRJMfZ+w
Zte57LV9Xpw+WYc2VultVJBDgntsbH4ym5nP+gp9L73amnG8P+zSCWUlmre3YGl2IKIP7jACkIJJ
iPAQTUs1a3VQ0kU/lAbDYT4F9GNTNHkrof698BPbwjUeGUw1ho+GJoEGUOAIJmSPP9qcezcWr+NH
H/YFED+x3JAGoWbUFc3us6q/5/LM3ZHIETmmyY0cV+wRANX0KEoLb8S+r6S+GhcgPwlezaOjO5iq
3TNsmhmrncT78rTJhvg6JYkXLfZsOCabXZJ64vXQmsZbwcvLUfs3UnO1Imu8R35MCFLd/tV9gFcc
wX10sgpbIU5iwOLwVKGIaT3yjCgy+6ToOkbNXDrzVrcGA5YzqRHSG+p3gkk2iruJ0NHVgLLoRQ7H
zLpQOBA6FAFGam0sZQqW944E3QiCkEgI7qrjOBak5geb3Jp59jz1lKTGZXfGXgMSviyWm0HNgu9t
1jdyeTneWQbGD0cOxQSlvLQKICqV8tnn29RV5YxC6iwaFitvcQKlDmKkgowaBBl3uQZQGcrYpwvq
q6rSnbwpt/bw/25oLIF00m1oz2RI4i05fnbZoer/fv2kvzjANfKGk82mRRPbX7vjjzh382ZKMO45
8BpbTBbLxrkUKqaasemjjse9tM2lw7tG4S37n4yrxuKNMaAQArG1YlK+lmzeZUe9ajiq2Ii0a+Mq
Vx0s/RQedeWFuw3suCodDu/Cr3wFNmE/usoRAGZS/A7+qwCbDsQJGJaFLj0tzuoJ7+eqk9uJ0+pi
NDRaZFPpLo1imbFcRykQJB5+5YyjSMBXoWD0K1BWjX4pIw7pChLBKbiAzzOQTT0n8pYRU8DWAj3p
BxtMbsMh49MqzB1d020DvmYFtuUhymq8a5DFwQjagoH2v/EGiQTVZYZLiOaAU/SiKZdKbjr8hXHJ
B+NHqqiARw4/Klwih3frKG+9kzhtxpsJfCpzWE3/dDzbEW/b5iJdNjv6HdrIr/hKNF4mKfgpJ24r
TeTGmd6v2aFL99GjGfEO/xZn7KdEA14wGuN1eCW32nT0a+M3m2ITlH3xfERShMA5wU0dDa5SXZnv
sGVORq9IAuUys6aFza9OAYeOX9GdKkhrJPWHtVejr7ourygHphFO6fMH+j1y9DKiSeQtYt1OcKfw
sOCsKKPXwNla4NZhHwIoThDMFLOvYK6D2hfh9nT7PaN85MnRj2F7JzwR7OxehAkg2uDOmmeL/Nkb
Cij/Krinsvg7KGyU/tW/BazigGQcUK8ROcsGSDI3o+I0jHI80bSFukidgEFsfT13H94Li7EKXdNl
ibenW1bOfC5uIzyySssF4Dd/Fb1LYpYdk/XY5Wki4DSV3gjHBHzmwam+9fyBRfnu2YEQN65w62v1
5Mx184IkhX/dgOjoIITo/lcOufeAleaB3MaSPCuVemj9fo0mD1QwTjX/fQjNXsJo6u0nuVq721+m
d8rdUgGIN5GotYUJQN9qYQ7ZiXiQ62F4bCADNN5sZb12wjuV8pm7ZRggj0tZG+Z0x/M6DOm6sAgp
d9ZbvRQCLzn10q17MczNfKs4mmZgi+IUrcW1FRbU+ugPwKU+eEJt+v3/zkTxeNjQrBKzAKqxPAfE
jONTgRagwB63nLn1jxn+krjde9q+bIOs7vKKNFsFEi3rYegwxT7PGgTIn62L6bSXmYyKH1ObyjWW
x/POgy/XEod+JI+8Hu+qcCaV9EO2mi2yA4ULPljn4kI0P36R1dXSJSjbLsZtfdvtyjUBeETsiY4t
XKjvFPIl92hIuolFyxpjaB+I8n6sUYhpjk7LrV+RmR328b2pJpJKVbxfq1J3dv9TNAYyh/YNZdEv
cKH3jyk9rnfWjQoIGy/dr5NBXPHFw49MtLzZtrBuiSxp3jERZMKfNS6DjPYFE1vh4qxcNeKu+wxp
W7IYQJhXobpyewkrJvqVIBoCwEbhn3WqfRE+LJT5eRVhB5FcW33WGK3KECz1IunA97whgtud+WUt
OqXOpm7N+lPGMZGpd9WXymhsw3plGHslG/Yxbc10Z138xgx48fz1L7TtAqEp4mdnwVbC5ieu6l+R
RLeym71VxxajpUVROiSasQPyFn4tdQRhbK6oOdhCU2zPe999h+an/t4Sp/feqWlpCY8wEaMNya+P
zS4suOyDN8qAaqgeAxZq6fEmtuEy8K5VMqQjK5zMPQfagW1SMjcdWVPTXBiXCKMTtXL7K0R/gbDv
yL6tCj7tFf45BK60pm8Xs0i3N1EcUURjXe6lRVovhINhziY+mzCNi/GZXD84eP1++a+AigNzpJgA
oPBb4gjoiQl84byiN7VyH/DyTATccnL/Gj0YFkon3DUh5/9Kub1I+PYQMz8APaWcSk6UCmKCM0U7
NKh5EXzkROroEXq4DVoBybv4Mf59x9l2AWmCcaK1Zd+uTUGHMbez4/+jNUc0hEgDlVVhT+8u2HlY
9drrtkxcqWIceHchVbjvK15bd4QQzoWZirAeWYknHhp3uW3MpjgD7Y1ldbM/WuJwtR17El+NXMIV
9/KOcWZl2qhF0zvsGhCxtrPI1JgWemuzSaXCIBpEgi6LUgQe3fN2HPxqPkfeL4Sg5j8mIjNepHPs
5uzwIsbTiXm6RF5tHfNDNtu9rnQFSAJu3O55eK5nb1oP1BYaH3+tiZlrazemSu7T5rVEVCqm1Wm9
q1CQXeGcgrj/Iu+RagpNYm4Gj0O9SX4/sHdU9lQcjeCY6UISu4YSMfbMCCQypqnfZzICGQS/Z0lg
/wuGlT2YL8CDcGKxI3YJZKu30Rve1URmd/+w7TB7U811wn2vt2fmUQS9VVLAUqXpHwfRieMvBFkV
3n4rIPQcCf5n3lo5ROqFp+rLxxiMK6m+nOOEIQbRsfZEpSyQhtYW8ebARHu/6bxJoABLiAcZM7XT
7cS/aqQL15cBBceGz4XMtjFrVn90q0mSPkupevXaYrwR3ctQIlmMkaymmz5daRLWtnUd21jF0DpP
i2fBvJSR8Pbb1bYB1rVj5qelIjg81FUU/c8XqW/4EayI1RuQFlLumszb79TOf7NsW7zBviNKRJ0I
ufXOBbyXKs4acODPpiXN/X0QnWDp9sC5cj/tivOZra3OIX2Hz44w2i3E46LgRZwX1D1PdbQTq2v2
J6dG4HIl5J7q79rZOWFSuBlmMolqYgBgnigjwmgNMiEnEhnWoBkMujcOkL7Q9JEL1nV2af4RC6Gv
8VwM9pmUwQK2bcz61Xym9JRuGDDhhnojdodcLkfrGc9RmAIlU6kVp/MrkUQpBlrnB3fBPhTOi6K0
5fvd8XvP1fitV9kbCfmK+j9UC2TWCZXTiQtSI7/02aQRgeH5Dh7+IJ0/NlPpp7Gk4z8s2kaULHoH
elT3QyxFYnlF4raeRDDSugfJVofx1mqUw28ye7gSkI49id6UiP2uUcbLj9/qFIyTSa8pqHTfFsbh
G4/IlfWc0QbBdOeOcY2c2YR+Eu/jBbnXnA4wAof+r6qqw5xTLvUpq8UIjohw8xbjUzp5lYgZrwKM
TDvZW3b/pUkCzXJdLcb33dlyElZupiQddxj/hk0vB3ihfY0dQbjMrROq9MRGOq9Qr2iDZH+xUY7m
go+rprFFcvz/Ea/pSzPgcWLwkNKfA7dCLraidLTALBsEFxsQ9/JmTJI7qtCwZf6uqh0x1K96pBWo
J0vdpNKPsPsLSO8P3xIXjOHZeNVJBI7m4IttH/U7kp5t0y6Z21I1AwZnr4P1Ra/BNDM+1cWhcMAJ
AnViXEk8CsswLPq0WgMfjjEfMIHnluCI3AlZRxi2nUz5bs6+7Oa0DCESHUCv+8Q68uz+333ZfA5j
bK5lh/hGtvF4RA1p4N7BOOaWEQU41WuM6FSTfUsENCOShkmRXlIPW5fYrO2FhVAmpaXqEXPf0APj
oYKmyBqg2FWu1f13X5TlF/WqgyI/AuVap39NultlxJBxj8Fs6fbp2fCW+GmjMkhf5CPdK+nh62vK
5K9SuxeajZjLbPvYRObv5TzqxJ5a5LTrXv0PsoLeiDeRHIBuCAmYwHm2/qCl77CyXh0yK2Fk+KBP
6ZXLePRR3RN/2vzjZtYlRi+0Jn/oQRV/zxIjDd3A4A8fa3gdypBrp3BfwDBzIiGjv3hDHYUMxqvD
0j2dmm06E73WA+L3aYmLOMXRUKec7hM9guu/wnzAtQSuhPLEktfskOS4U35nvgb1MdFm06awl+bT
B0Xlcf6X7pvSuqsTtRfN+FzFCCEw06I9LJ0gtYSh1c8rgdNt1mqNS88s5V4zfTxhXGBKlrMHLUdA
yzsBJahrtVs4491wIA9bb/qqFA5dPJhl7btvHKvJNfGbeNnlRn9yC4ObDimGB2uFs0wNuJEKqCmj
dSG8Nbj/YT0TroRFXnl36hvP/oQFqNGImYjd9qmUOul5LmwOj7sOwpPs2CXyZkDAUs/kePR9dzM3
l3Ac23F3n2MkuKXWxbUBdW0X04Hkrxp/HmMfjLPW5pjct1FBVpiZ+zI9utqFub3Aa1R7zEJgOdT+
X33yd002IlKfNV2xAlJZeB7gxdCyxqAhBIwGEX0MhNvCnqSYkKKLR0jaTsiMArl2u4cefl1MYzj2
EmK+eE/RH+oMojm7YrxeQDWbm5Gs1gAjm3UYNR7LsqV7jaAadynVqv8NqZ7jQOMuU0LNu9SCoa7p
yxRaFpW2uVGrtq23MOwUUfRij1twUSQwolW0/7InZQ9RllAC467zBDJEhPHrpz7Bu/B4m/S0jvQi
CbtRrNi5VTfNxDjxW48vxKikJZa8E/JwzZwDGdw8pdyHlA51FtokR6np0ldFwOHRT4UkMi7V5HRs
x6RAbudPTkxZBIDcQvMtS5qKxEToBDJ4QFKoCWzNzSdV7EhE66CYGFFFA2W/aaJ0PEnJY6CDsRx5
uFIDBxStWAv0G8IHpIUnRfyu1aXECt5sD/r60p6lk61/iNqz41+XexeQ/rbHwPuOUSU36tlhNo6J
f8qX8zCdwWI1k681//QxIpcQXIYFLuv+FyZuVVou0Dvj+W25z3tQwL0jHawSCgKdarSOsNEfeuvn
y0VOPXuMe6WKmTvAfqyrZ3sbFptcX+poxktVDHqQISztgjeBCgMRko+/h6T212fEnEBL33BCre0j
pdq15gZ4PQB8avGZJIc8THmG+L9Fw1/C3FW3FUVKdlxrFxqkR7UpI7GOovirdQoqBrmv2FRf5d0+
vMfoSlnsA291OsH7F44QCl8c/gdYVkdkPouVuuPb+9FZeh+Za/VQXHEn025OhJowXos5NW3IybSf
WZyvNdkheBF0SDKdqCIs6zquRwiEyyV4LHBzTSx1huGH6Rh8WqeYqRSRfAOm22gEDJqn8SrhXeLn
SmEKa+zdSiAHpr0MwiURZmYEAzQMt1gsvp8GphYGKEUdCykl5Y2dfHq1miye8VDNM1OQkOzqLlIc
owrFz2dLaCS57v3yuqfW0jW/43wx5eJQbo0KlcdamDgUcpDz95mEvMiKDAYojkvGlyk62WCLLIEa
CCPE3fObqBpcPHAmrsAsci2+9wWZcSA3R3M2e/eS8jQ+hSOgXR3nqF2jVq1jVUnybRX6L4SkJgDH
fePg6FFYIy9i4YbL2cCwTnieW6gCIFSdcTMZBSBpwAm0LGpxtApExzNwq2NhfTkeqPgqfZ/xj+hS
MCFyxyLFP9geW4wuXJTlmXI0XS9CSHA6VH+NojzwJc7bLGz7pjp4umUYGoTs8iNDEoZaxB/E7puC
dH8r9DHNawFGEwzvHIJZB41LCkasVhl2HJH4dMH3dp3IwvzD+e0vejpxmMmiYZ7SSghjQe583wZq
zHywa044VplFmtY4t3P9tO3z9oGBkIlz6Qw52pEOFlg+RmEEUcaIQW23cIMJc01Gp+HCgvyNgtVm
RI5H5tQlzM0jlvAlZPGBpJFqubeQhZqNNAWBD6sdE4Uek0InZspzvQL5peRhXSispcWMAcRmUOsr
a4IIrExi0OfMGsQRklnUceocFuSFM+96JbXbdtmeVQzIXvqj5K0oOVhGCbACLwp0VlVgAcnTDTjG
tzg0L4/GSfAAIvLo9+HdyuOkm+FLogw/k2ZwPnzbn9cdTabCGqSQY8qBaNSZnRkePtmaKVQGBzt4
Mr6NlVRjlU0WPWI+gXhfLGolzSj8MSaLBJTmRAgWEnlZuHygiRgAZtuys6MYp1YqsLDBt+bZJwo0
zXp/iW5pbENe2pPaLXT5c5PVF6Sp8LcwfKhZ3trg6faAaHrN2G1TekEREJXXEg+3/YBf/Ov6V085
D/o+Gw0SO6Tl4tsL1JQoJDuHQBwewJ2TIuV3BHTHD5K7QGM5Qyk1AIvDfNt1uouQz2ugo/9Z1TSQ
jKkR27p44i2kUUeyAcOwJlqiLKq3Ia9MCxAdqzOFn2p6z4EiLlUI6yChAQUprN7RiC0Wifl6tqxb
aaGhNI7xDJTMeM3Y3VORrYcH/AkZFimTPTecNedY94jKjnIFu63w/EdTqk2L9bGs3pe/rztxh8LE
ElSkku7F1oIgO0w+h8FrJ+WY9yOJ9GTt7/t3mguFZONModuoTmukoH+9AYouGGyyMdj7QnPOefkl
Ra9AMN/+QnYJyDlCEPOTcKWDxc4EsRHmrRcCXnOrj3p4yqSozQCY2jyXLCX/TOLc+r/t78YxvyrP
MntYkfZqprbuUdZL7nzoqCsMV0cOTX9l03vMe3n/jddXs14hmCHdcuBb2t90uq6v3TPF6mj7UWx1
n9u9i0YE7I/BZHnvuGLxO481FvxGZRJTXjhGJJiToYeOP+UmA4hGHJUEhAN2KcF7lXbpBdmT+tbJ
GtzFdvDqaCMxWMsgX7Bazglpk9LZRQthh5HWgryG4PwHlmtpIccI4pg88GY5XhpTrtFRZtewpzJS
4PY3/lSImn/HZMuiPn2SNikfde0ymGOiG3pVgZwcAu2ZVgk9N/4hoNmQier4t/7L2epPSFGc4I3a
K+fMMUFAmfyA8SDHYjchk7LgklUQnjTDVQ9qzf6nSYBi0uFdbiPmxFZczpGNPLrKZ4N89vSOuk0A
ETrlXtSyT0tI6Rmu7cJi4D2C0pKUUL32BVA3zZ28snmSQrqVT/4u6ZHnu9tAdJ/fhM5QKjNm0jWi
ZUOovFY+L3TuW5vocybw0s/8v97nb0UncUUYPJPoti5OmtVFTbsmCyCoyVepAIE4Tmy08kbQ7ZgP
bIAqhrVETJbnMBWscYHmSsIt22oBBe9GLlquvSCTpIS1F5CzBHGuV3jh0JqqwYazkHAe6L96YX1G
U+jzGDhSpTQHWIygTbQUidFHFjuH8ilCfYjCr2LZ8LtcrviH2GcBA7QeaGM2ee/btMSMRPw6GvWz
7TbVDG2kCGVKapqp+NNDHZpdxcYlwvO4exxfho8GPrtibOLpYu1vNkzdmsJ+OehL4HPNEyZoFpeu
/BmQnu6iFHPeRDCAdWBApdyu+ZnLmbPnzgap4jNzoIiQDfY2HxJ9wY9fgIv7OJ4hwFQwtog9ssxw
tk+/wOXnI9k4VwIbDRxuxTJAHMvg0b4vUlY129o/tf63i/BsYtK2pWCIKBV1SgqqgGyj1OkzV2gQ
+uZJGvbBMbOQfx8vwj9KG6vbx3BTU9EBjj2CKfcxH8QruZVkcC33jjenVKU8XpEIsPTN2Jr8ZeMm
IeyAkHZ6DcvoavLndzZTaDC2fZKeUYw6LHpxMq1/QK7BN9OhOTyrPH+ynCj7Oi1YH5Tc76MY9DCi
GlliblKoIFlCqnfUwxwUy2uE+V4W08lmH8A3xQAgYUCsrRO/KY19s8dYBVSXQQyqXGYnDcpjWDKw
BCSeNNq7kQJHogwop8x3sLLFuDFwzTXM93klWoMkO9C12ve1SmZ8ctybkgSH41sQ9hjHIF7AyIb9
O3y8sBXtpX3XaUIL2oGQgA+a9LhF0WlgYVf3b33uLOPDqwRmeV6zY+/9y8XYgvaFOlyv/WqVwD4Y
FCmRhuRToE6uXUQfO8j2H2/PLiM+vQObptFiqOWeN7ISw/as9Xq3luMBC8ml4fNlFRvB5/FQIGsz
OyxjuL0iwib5q+hUl9i4UkN/3B+l9L9TWL6ti0FkIxqwKhdRipOoszvPFdv0/hmZdynQq99dAQYl
jPMHjAFn8PwowMJ3pq62D9TdHF+twU0urmnTbm9dJ3gqizsXnwzUUA3BJtd4ssbZ98lWT0AFoEPj
nn+oGYDXWMP6sbXY2YAEBbVVgqLIMCbrTaA2vXOGhiORj4JInfWFDI2L4HQgwJrQy6P8BrwdCBSb
dLeWlXQtTldGxiib1moeQ+jHJXCFUlLhdX0ytEJj7bUjoL0IMhCf/CkAgq0mA4YawqhEDEm+d0tf
/vgQHHhYBsX331+CIcHEK1I7HcDZefsyfQmdpFxlu8ZmnvT8KBuALx9RgM/ZJCMpw+6I610ua7mY
z5IP9wQWzdDKYw/vauH4Mue8rJQDR+tA7pndUvJDfQ+xjRRnmUIlSSlMQr9cGlm+/pgEHivDjhIr
8sKAirxEtQns8ihRCTgI3vajzkbBIjCaJfynwXU7GSBnh5YGpg8g6pKI9X/tRELwORYvBjKyLKt5
zYmermapDRmOnDSabTt3OugpDH/arkk9CF6eNhmXAImBAxSWER6Vt8//Axq2YgDROgqHeL0odaL3
EToPDDJgRyerFlu5PZcozJhsBCaEd/AenzNjqzwah8eODDW1qPKO5M5fnh/A5QQSPp/5IIUNd5jC
nmF0Td24QjYZRERmff1n82KOBk5lJc495c8cOARwzJFhVc2Bt6Pp9d50AD2D32gAjc/a5SxaVVRh
vu2gHYS+gqFc+Ng+vzQARu6p57MmqA9RGPthZ46VUOY+IoIYT+dlvuu7HsmRqP9xMQT1Phqg4Rd5
6058HmT06/dZkQlNJZQfkBeUcsb4Pryk9dAOPsD2ZLUawWtWbF9AJW+vuHhWMFBJQxIy3VDIqk5q
4rTsAIQ3sSNAstbijOyeoBH6f3Z6Ol4EDRxCK+vENKW80VzI9yg6ZArScgve88LvmCAjMye05cxA
t9OAT04nyP/t6gltPMCfwG70d9KQB7pLTtuRWn0pDQ2jxbwq3ZjGwINuCNXVDli5nERwnex9QWCV
zqZUmjHbw29uV0Wezm0ZFr6Drf0V2AiVVG00DdTfP7fOs5a4k85a9GHnRQehIQMLcCE/nh7NgbtO
38e2v9NyC3NmZpbreMG4v5cGchqqQi34sprbaLrwPKRygRZJQ8B2CCtRRO6d4R8ACu1rFdYPooXm
LAMQV8irA00flXumqVB7iEDlz1UV0ioMVs9QpWMeBHqG/l2MNVgoxyLM5kwwPCJBTz+UJ0ypYJe4
3XCgAy3fuUFYVqErd1MrLrJd8uEI4ls+2LW55xizeswVp6ri81VcgZkpyZiDMUNCTTQNRHOSJKPS
GzetFLBORk/NSPgQVQQ6K6hLFCbsfxqwMJIaEVAmmQhF3GhQpgQ+YahUkGEB1v2iKr60rxeRNh22
cX3dhBL+YivibnEGljWlw/tsRrKzC0N4oMmJ6jXAeXNPsXxI5rBYdxCUSfLjzJQcr1QJ7MT6nsIf
FOpoURwGpHq2Tlc6FDrub9WGQ9b329PJy2ZBNbWK3QCipuTz2xtwxELXEirWJOfgRwAGy34s3v1H
4NEFv17SfrF0RLaU3YDrEgeO4zqomvPAo3XwMFY1Vj++KhIU+EpFUMHDyYvp3ekrF5oj/w9gRnOZ
AgAqmuPPyyYx4rZJU2JYZY1/qXsRRtaVpG0Wzz1H7Lh0y8HjTrygSsAatpJTuufY287MZbh7oXxU
5yMgmNpiAtBVav8l3jpuLojBDiJdL/ttHSWEWfFx94fX7jlxcxUWnqTxwECM8D0OEpq2g8dC1akP
wl2kL0wLuKk5z4SAfuCqVYGa5CYfeuQVRCPb+nwQ6cWwnV8o+4GILxq+tX3kOWXe8Xsa+QDEIVQe
4ygDvgKuPZCmHk3tayTDxCH5uBZq5HTuqhJPuc41C80fc4dSrY6/iTj3aMGevMFGg7qMYntxp2De
EAsd4OMrUlYo603/4An2fpcbLy9IUwZFIp6en2gA9Om7J6+LRfoqWGLnBhvuUOdfjQkNGcI9MvBo
CHIIdedoTB1Wn0zYf/d9CLclyaQpR3ekxf0R5+2UXSk7VG/oNcC37/kXUxlVJeDlTshlzNQ8Sl0j
bqf3MjAruAqLDBHM92B+s+QkWMbDBAzxBlflVWCOi4X4L9GxxEnZk9dddGVYRn0r8gchUXzrHk3X
SBwchegib+nIS0T29mqJ6i3X+5tw3rqIadX+fioIXQ1E4VrA8YKJIFs4lPY6atRXthQ0/BBqmqp2
noA5k7sHw9qbslri1Z4VNgEa3hOX22Spp9/fls5eDPTRmXBRcqWH2Y/5PeiOEoaPb5R/QfT79VeB
v9ul2Jnrj+41b1XMjog8lu0YBz147zvvKn6DDpz9iO4MhaIRor+64UAb//w5MewXpgeS7rwQ1fbp
hE0dPSEVAZ3+lkP7madfNf19JlbrDHskudVAgI9otYIUPTt8kLhIZ9h3ehevPMdSS2SHNqfWf7ky
S83tUoN99LdI0pQDOHCo3BPv4S7Nu4/evgaJHHcoTXemXKtrbrsTqMlfpDeSnvAZanFvx7r7DRVi
82foo+ZonQOOt7UHT77Mr0SuXaUs2bB+Qz1dDriec3uwz/Hm3F/OODwC33FMr62kka5SZeo+ZKK+
MilUUWMi5+HmV0/Xw86hz2L4u1aA76IZ0eQU2wpcr7L/kWaJhWcS0GfVIrZp7BFd0zTU8IcMGpt7
QqMpE+l34pTUOJpb6OM8DNyNUytVKnwUvPGjIbLPAcu+PgE805/oElFesM4XIYAHD4x/pc63NBCA
uWcCdLkolo1Gx+pPTG5sq86v9IiIfQhnQ+tqz+T+Eq0h7xblwcL/9DPW+u9x+YYnREMyGRKUTgqc
NtfDpPfSGjYrI2Uq9tuB3cZ+IlyOJBGMo+8uSh6LpYrCkfNMt/n76x+zwTcbEPBwWVxQqXvzlgwi
TD0awJX47iIcvr3eqQ0F42gbmIUb1dHAFdFCedqNYrvXmuTn24EXYS/JzcifX/wd8Tkwn1x+74ei
AemmX8GOU/6yapA1Eg7RKwh4fD/H5iGCOxgyZujF4RMc9wrBrU3GL5eAz10GhcCMQy66tR46h9kG
L8M+0mXi2oPVLTuuMQSoHkDE2X0EB7CcBSvpIvmEff1O3Vs+aCAQGGmPfOyk0v2tIJdRRnxbJhRx
YXI67vYe+ddwO9oivIXXbGt7mWOFYNmNPJcHVZKqDojD8jPMpMZ4C4XuXc80uPnKhP4sdpZjh6qB
sXz9/WogNARAuXjB5E7El+TomOLyU1zagrQKUTYAc+khtUP+KJ6EVXx2fSbxb6TdT0btGUthrYYy
Ov329jQZ7h+SMqXak6mPATFjsk+GB/x19RviJQkJVih8ChoN+nFKDRnLjwA54a5EPdea98q11HNR
KfFvtZanfCRm/2J3aJjsTbuXpGORvsQ6pnbOb3IM1rg1XhJ4+LJ3QBurHsX7U2aMzV1VH8H5Via4
bAs5Bbhs5ZgTU4T6xJCAvuRgKnO33LvcGrrlgCCGM5j4My71wNzWQG/a8Pj6ZSgRWFl8CO6D99M8
RT6hDP2VuYMplztqA89a1L1ZWsY1lRA7fdxnBS43eUxLw/IG+oZVhfao8kLJRPs83ols8RcoI2iw
tQjVa/Ab7EQlOmYv2UWSEdhWuDFUbchGaPtppsogeGz811yBsiskCA6FepLll90g10LUrfWB9onU
gtNN/HaHuHVMciZmwHfdx4zaxR2YD7oGxnMMANV4MOKp9JTth95FExnLUUmxUEBhwxulHRdRooTv
eyNdxujSyCzcTILAHu9DOi0V7BLvy7pP6b8bgrlcW5TeWD5AqkWKoeHbufl5IdNbnKYz9WfFmCsO
rKOk6Mc0lM9bhA5DR5+pf6hoCS93nGsVIxxP86oEAaVmf4PDqhsvsqOjGTkytreGXgGcs4aF0fEw
sFP2zYM3R89G19eXGUu6pBxOSOCvgmdStL8H1ib0Pl2iJMcoUhfG2OPQeMzlkCI6gkDOgL9c/URm
1cGTqs9LAWr87N7GggO564h0qfP1WFs7Mn3Zlvez3VJIFV+5Q9eo5KoCty21IxeHlrPKW8trOi4u
AeVLvru6Lhm9m1Zv4XAZdtknoUisxN5LjZ1XXNwLs/+pXJrH/fonsacpXdCUeOEl1ks/DdU3F9cO
ke9NZi+XwSXIP8CENcaKWbSTKLi48Mv6Xmi/E7OgK6/AnlgQPXjQ0ehYHjkVD3aPosQ9wSFadSfr
5++hdc0NdDJ/8Kgi1PXJb9dPwbbymSoJohN7ezr+v+jGLYu+QFGiCDJFELhsVEOygvLihcBUObkI
Zzb5bviczNiuof2fnMdHehkDGUct8qJJ/jYmyWPHeM9eUF+ciFUa+CMT3cq6iS/70+cG+ni5ZjfD
hGg+0dbWsYz4hEuhvXB6R0vj/cytMQviCl1ch1fvxA9gbXsvB5hwHCc+1oYYvv1IR2T6R9YfvAc6
73KFYqnGwyvJ/wA0ZeVMmpyEulMpnwy80DNfeWsx+OYTfdnRLqpo/xSEqU6B1QHZ5XLMrrjhi3/0
w7GsNtjrJ0DXGJdf61CgU/BnqEo9zdJlibHGYjtnDCE5Hfrp11wPxKNC2NtzJbctaXmqnR/conjm
oLtvazvY3wpKbheiDw1QNMjqKz+Z1hoFShbjGa+PzcN7dlDx728j4oS7qx5pBLdP9mZ9fL26VGj1
22oGAjs1HrLVcj7QRIclqKS/5WTFVvghPxYtUhdqBjc7GvBuBCqz2xM8EB1GaK46/dTeryl1g9TV
JUJ2wDfbLT7yw0phWQ10yoSy1uymbLm1uFnRsubSGalWkdYPZjU39t9UL1chY5EDjubQXCQONdke
gKGIW/swvcvVT0yrseHysF33yK2Ywt0bGPX7T/LokbsxprNsZFp6ElcPtcivm33GDvK8JoDFzNP+
YZAssjseI+vHvc7gVJLD3bRMp/D4NkXFWBzMRdkxWKeqgEypFHHtxi+sYfSI962TP349WbQ7VvER
0WbZsiyBJ0TFtYle8nALtfXV3fojcOd/a6iqO3c54Nwx3HX+El7W/21s6pTLvoXWREOxxWnjMEAE
6UV/LhRQpvOBvNPBbAEsDogy4ANILRh8Om28NAZ8bapiLJJyz7F6GcYM6L2mVm1/MSy6I1Jt+zYN
eSa9BVqgGdWVjpQhGESQQZWv+9Pb7pY3amOOUw8bY8PtCU1JskDACpQdphWTLO7hcxNzETvBBITo
W8lu3T85xFuic7y2HuGYdKamteK72VrezTXG3SCeGPUQHKY8j88UN8qEkQhxWJw/Rx1WGwLFp0GC
kHYxxq9yTeJI1us0zudN+HSUQsRotk4vwTktl2EE+IDWxIB1/hKWCwCK8g7JGK2SLDqqDSsN9KWq
+CbcxSsiPoZ3+YTA8ENTqmJNActUnFtAP2r6hElnO/8YOTVVWX/mLTZzuiReLWiKfvGsi7hiQt2B
0u49/PReq74QhTnh5d2Y/xwVhNXL0ZyX25UdQDZmyZBQlXNnuhqGZuHN3PE7lohqL1YYSlJH/3HT
BTZanG2vgq4xJJHd4MrQhZNBhsT7SdqSfy9krOtBK8GRnvAVuYem0RYIyogW/acHsWloVHj0t2t5
E7bX1HZT0BVoVcksH/IHHGB3LalKDS0/rj+sT11StX9cfjM7BzLRPc187s7Kw7SiLRuhtRKcoIPD
oNfSSfFm/KkVbCO4BFMeZtc8q7cShNGOFtnTfZQfWR0RbUuNaXxs2Zfw76faw4zy1kKpf8+iB11D
/uPrEbJDCN2V70jbx4eDKdamAosQD28qBTcUkW2fE59cFztw43DilKaAmsVB/nZglkbku+Tv0l94
M7XUGQIFToWZvnyb1C61NbPIQLPv9Wc4KMTFU6vv7g9rUYa2r4XepSzjgsEIdgsNfsJCUiIv//ke
kgreGfTTkAxWDspfZe/hw5zG95f33bhpUJc3n1sHb1L7xknUco3NfAlJ04RTAagojwU3E56ZqhRd
OlLEwNfsIfwZdbkId4xJ1d/sg09oiwXMz/X7NM5oNnRLfz1PmWWlVu02X2Prj+kIDJNZ7dimipDw
bTbS+FgUMS0kGQfLSSZCdjE5/xdsyDUlRZoYqnUKWriwiki4denyk61wdCP7d6C9Gh5MSk3OKKzZ
2J/uCfBBbOZXo4Ds4m0NhRhRfSIaJU19YaTmHq0Uyu5uu07OTRqFClpbAZxF98YRiKKYC1XtTl8t
mNVtDhvSum69fRcJekXYlawi2bO4SzT5jQRxtX15GKBQl//+OqVQvQ8nPLbJ7TJqdIJqLTNqn8Jq
+r+hZsiBFHBAm5ZKApk3dE2TMvEOZGkGBXeU5sMw+IZND/Z9L1KmHhXNHGdEnmaOWUia8pwzT5Wp
HtO+G4sDEdoEZWY2gisJk/W3P5CU+8CJYQfAn7GfO0fVgCUuJsbgbTQHx7FXAnl+PBe2DzyU3vxW
ur/zkXdj4etgZULDrPcH/nHXR25MVF8aJcHuYUjT5ljX6dQGdeSAzQJaQunLDwAh9wFyXdb6cLVV
U5FovhXaAlzXOiXrQU53zaUxn5CSAX3k2+LzmjUcVajP085Co9ltAQinfzsajdfp4WUKdowj+qvQ
jtW0S+jzBsjzJjvDyJl5I8Dbe/gd7PS6GspSmn4PFF9oEHirr5pA8jhEIZAMb0RtNJQ9G1T1VYQ2
CJ3ZOjbkPQWEwN+TQIL7xPoL88l4mVrVuNM83IaWgg68oaSarYvv+Jq48Zk9ujibYMB0eaw6GBvW
WmUIVy083bXp4Sik9uKvRXelOkIfCYA5v/PLP6PqW4bOXHt7RfuJocBwCK+/n/rXDbtvzAgTNGnv
7xeskZZ/GzxBj1SmA61My/Cn47iZ9VND7reYr+3Ay2yeHoX59V1qvnDM0isNCyR/k9xq9+8bW+x0
ISz+h2ldA4OyIP0Y0HFfyTthdysP6lXDFrQK7m02in0NuxZ8TsnyI/TZxIGGuWqLFPAlyfoj4p/Q
b7WjQNwpG+pq6YxL3zI1nuoDnoyr2P6ZLPd2vs2SOmxqgrurnB+Tg9F9ZvpWOUkY3+lsMYhriONG
D9WmVXitfmDfZrdfabjQb1YKizEyQSHcMsiTUeAvfzeARzLCz5ncVw9RWVC164yWyuchqRkPrkMp
XJ1IvaIB42+ivZwdS798p0E68MEUT6DDwkBip2TsI8ye3Qh5qvWJ5vIEjf1v9fCRFPGnhISJY8yd
8qXzvsLPPfZaIJd5SYRFpNQDGF8h4m8Bp0iYYQ3OMJA/vc5b5Row45OkmZkQHLKC+89HgUAIZm4h
cpUhU7IMJ1hiSZYcHG0kLw+hT8nkwfVTIPEud6VCutdZVNMoQah/FxqqiX/zRR+CNiTY7MKxRJbX
rd0WDYVVwhGrShNyNBeIV3clkMxd2jVA2C8LdAAPyFx3GNdd4HLqMxIsKxQTRUAdrPhnxTqsVFjr
uhg5Z7UjWQ9F/pk5ZKC8yYSvwfmUKazFHI+6C9CUA1DL1q6X1YmR0G5319RpCe77mC3tG66kBSgy
jSIy+An+QI5LLkKhlcb2lcHS/2BrqOhWWdqFyVPTaNz2Qk606HJ6A19y5YfBH4a43X2hfX5SGLJp
evDp9BI8yYxcjmbTnZCINiGhcf+ALqlEtLrzCideVdkoGKZjOC+KA/EpZshe3Cxk0YHVS9AzV+va
eLnf6tPtkgShs4O6CwiOOkXumsC8UZm0uJDe0Ifipq6C1OXlQt1VyuAMuUWYAKtBtfpqanURTWuY
Z9wI8gZBXaUeEZWKGAmwL66s+Qw0XcZUWqkZKTnEOCIn94fqhNU8toFblMCVAy88k/Ot4XCB2War
lcLVA+57GSloUALbFrvu/Yf3fNInWZYYpRyGwcWoZXzNUPYtA6cBIpCvPZwlpeWXfWwY3PcRrVas
qOUjvpNdnIzislJ/lOMeYs2okrhnDMyie2JJ7PR1wK2ifGi7QxRA6AKXOyIrFiW9NrEqcCauXG1b
CXi9eEY+PwBl95tB1XPhudqgqltK1AKzvQqyfacQpcpUyHxuZowB5YsVFO5eLv/Ndk+UyK9SzUKp
LBNRLCWuU329oBK6hZMMA475hEmkqVty1bW7DsnqH/dcUCbZ1hd+hmkSnbYyAmc/U0R7lyTalPoj
bk8jxlILTQIbl/Dt6KEwvLilw+X2yu2BSW89BiQja95c3AT1OxTYqZWt/wYdPnsievUnEiUAv/E3
MvM7Dyi0qwPOX+yEY7I03MKTnFeZP5+kAAN8bMLy3OZDbDZT5FqAtTpcqwHSMdr+Dr4cg0s6ojGz
uI/B+NomQnLzHlwF/jgzMkF7lBHvIeavb0jQfJK92LEVbo4OSoxKBaOsiJZJlKvxB/00V9/3iEUP
BkU+GCpHAgLXHLgdY9xVODR52ImitRm4hkJrpCq/a3LgV8thMcxh/o037h4KMJ3oylb0FohtnKrM
TRots443zQkIF5onm8EBi4gYi/RYLjMphRAE5WYr0UAzMeclp2UMOzhjiVOnZxWPo2dwoxEcNVkg
V84Px2gOAvU1jKWNXSwlIcFyxq18CfcIxCddxJlqJvTZrW6M3xLS995STc5mCqnzvrUpLHwQ9vyH
7v3+nqQafhKoQ6LoOeYnPzVGLiA+WfoUBgMeu6LK0YLhOmFJtFgaYwA+FdJW6U3xOzZZrU8GN06l
rqN4Cw5RYcqSO6Xpw1dZKGBuyqspgq8db6BO5YTEfJ5XuhO4w7OYicUiOjvT3mg3TH+4lNqv3OGW
ldo6XfnEra73m7vC6GfMgsS4E4X2eQgugbfRtfoqwW9K57oOZAbngHlR50jkjeowisz3I2GzxdEU
VFsiPT3p5nh1z2sLe0Un6M7dKafOp0V/Y0nE4kSqMucbve5vBu6uft9AXfVVUZSDhCswT8gOAjk9
j/F0PjFHpg7/SmQ2a9sU4Hl3wToBWwgrC9GUKCnLguc3HHlBCShqjo6Dkqpan1M0BWz+MJIydtb6
IvP7q9I+PRbn5i32SMoqGHJmWi5MATlmMBg/SYzRZNkQF4vdDXjHHgMD38fiqPnqfzqBuU4gAs5a
v3rn1fmQVJEGijzyfQqKV1jmFY6plcLrN0MDg3kl08PUtB3lfOTTNAiwO0VlGA44/OuE+ZhtZvTo
3Dl8K866SBKH6TR2d/5PK2TfLxW8DYK7j7dTzX7a3kLlwyg+2eHHtemp9rZJ/H56S3ReLP7jBLsy
uCWg7SnQqYt9bWl1s+cTAMOAJ8piSAHiyNSopcF11E5Po1TNF6sFsHtRwRsV7R0p+Wkvd9yE/L0n
EOmmmdSlVqwRvfOpRfbgOtQqO7xozpNvHQ81bcYWTtzBLVq8RtBWPRYwg0GfvLLEzSNFIfwtDk5X
QAvFCkKWgF3PSo3YDmgb/dwH/N8YL6+Wj5Ac2ltb8/DHqtaPxVH0lus/ooSJe/72BrhbqFEtL6UI
p6as0P0IOSpClGkwk+eRd7fnL4lpfw29GH4sxhN+Fy2ifsMQXH1b4f5oPSNfnxlGDGmRgD1pAqVq
yCwjF39j0YWP32EQ+llWCKUTMvoUDWK/APSI9nxXNfz1xR31lry4mmPyh4KMUi7ePJbnjOZcqkge
Lp00t0OtxkOgT7W0V3UfVVvnGj18+GbkmNG16IF4gq3pxmK1HGrxMoYjZ4HlGNWo6cvaZa5Gr2xz
9tuiDBZe0hnHebN4kaXupuf08fAewEqxL3iZYXvIfrW3c2aNEKIyyH02jdBYU4v8/98E4dI0Dqjr
yrB+8dYABc4jKuvFbgINLYM2utVVWW8G54X/K0DsYP58YN5RPGCBAT+/A1w+3HPCo/6Koq7nfrXx
RWVdKmz5Wlada+zCclaySNJGKqbKo/+QYnX3tJU8NCdrpXhcFA0BdAexntCVx2rTQwU3HDTjKjeG
c+0m+M5NdxnUjOKwNcKu0ay0ltgE1kzAP/QkVdua2qew8AL9SzPWyhArP1Fpv729K7xceog3WdzF
ikz7wZY7jkN5ZgJrQmdC3pQClOTbupK8jxwAbc8rIZhihRVZIyplzireLNB4s/ixBdg899qodlYS
q1lgEMZo86TRbC+uSpUCtSRMMxyxXKqxxCqqcx4a4+LtvkX+f4DN5lv7zKPGHt4xZErBgG9WZnU0
pye0NjljoJA1l9lTuOYF8cQBB20wDsF3l2oMUHkcQP8WJcsP0NlQqtDkAVHwCDes5JmAYp+C7ix+
FxYU0sTmsPvx9ADUxfVDy+OWHtTfw0RI7ccASSO4lEx0Pe9vBqdBfC8GDAdGw849n05CfTRKrR5A
ZX/6Hu0e76OJ3hSySPCNB09WAKZD6s/XIOtH4ZXudEvVPlSBFGf2UTRxgBlUFCCBrsVwhNCNOlZ0
Fap0yDnpMqXyMBQUCX5OZ9tvCfWscmd3ar1Mns5IA10S0Nct9giMidrVnYYqrJ8dXB5C/ziT0bXJ
8zmRqxGHlYyUq/z/Kd5uUIOT5KEViWTQeYIfDcOBXRA5nH++UZ4MVBKsK1yJZeSvMvz7JeEZFs4i
weNT1fmZpZtHV5gc/kkGF5dIvDorhQcVaemio79Tl2LytaP/TK5/iynFri7YGdGmv77F+AcHZisH
u07N4MQdTKDYnH3xZX1x/Zy4otv8uCUpqZ7ApMMxQB3UC3ODHAEEu0+5opOvODIFtHs1NrZYO5zW
ZxOhNZnCOyfuJnw5cxWZmZ0ZGMR1ZNVCI8qvROdwBkfmP6ohdnOFA0oF4eb858Li3OgvC+DunLp8
L+JcgtmdhKKEUq/TnopdSCeOfQ84c5ieyjNtgbrDSZ5yIOmzNirSUOdc8C+Dx0NDiMCbfu5UzaaP
ypIBNI28ltCLw9dULJz5pYrRlZ+sJ5pc3EuqpN+zIJkkzxu8TvaDL8W3pSHwfoeuUzCez+XzV9Ql
uNj1eU+SIEVyh12a/+TkKqcFJsIWKlB2c22Waqg8xIRQkfWNPZsjV2hMNIsABeEb62HNZ3TUYo3u
DNdQjirz7NONA2EJ2kypg/SaoXOQkeSfOeb7DcvzHr2gjg5iaqELUzozlYvfD+RCAGuFgDG3Vycw
UbkAnwyAhh7wEQdYSgPc7e4eXMXaJOzo4UmXTOjuufEuEmYO//lfVFENQsxhzn3/8JhYY77LtKiC
hrJBBuoLogFA846M961mI/M9pyuX8CTVUq4fdJUTmHP/ofkCuvQDpO1AVQ52OFkP19t4eqSS3Gig
UR0+HktSJq1aDKE1x68CESsnvv9KH7iEC+OLiBCQ3nxNWeV4GXr11tusp6FnTw6VDCqp/11zs8Ht
EHlP1WbC3Xk1N+y2L2YPc/X0tKwPK7Y6LmJJbC6snXikrhz1lYWeA+NiF2MSHI3NX6HotAXA8+RE
POsNXDpOfxLQYgsCrBtrl40ZPd9WGmuqnpmVsVyw8rtmbmf82K1MiuOjs3JPpofmWKGPfxvEv5wl
8seqUEtpTApzFXB8HKobUqA09bp0ggI01/1Qvys2wlHxAr8CymyPnVLhQ3cJr/auvAByneMEmedK
S/FlCTpkldh0iPHV0WsRv1dks451704iwosd4SLJfYlEJxUihEwh+7A+y116qlNhs3lNhnc4wU5B
oIvvbKcAC66Wre4rQLVVTlrlLj1PMHmnQIgL4igFN/d5enxe7V5LhG7mcrn1zaVzOYKJOa+gPnhp
72EzGcJmWE74bNB6x0gxxhiKzDudLKo3cs4QRJlGQVSF9/ekeM+OBNfi5Ug3SAxji840MOEAljr8
lLt1FLvbGH0fcZ0VNU+yefkLaTZ/8MG9FYNPt46x7lRHAzENOyC96+I/hXdZz95Ap3UPeCtmVFar
NpGSMhpkxXx2OMr4km+0WI8Z3ays7nNzUoSXXlR3gA1VXjjUk3GO6Y0C/oDL41ldFpquvJsTqubY
EgfHM5thpCDYsIzGn0fz6Qf5uTATTYKyGyoLlS3WnHkwu1Vn32/3KgHMLYwZJFWiHZ7H6ORpUz80
yWrgRB9W0kR6ysw1GGR/nB8+0SMfFoNntPtH2yXY8XrRGCysujHw/EQPHz6AJnLZCofttegGgCjF
ybYEr45d2XfKHyS0J+swOe4h1vyJlj5zcURqVqd2GUA+wVXbo/tsavPdOKWUlfjZQt6U/ltSydvi
7pK/K99r+3y8xGA+qoqC+5hJbxjLDAUyDWM34lSp5ET6ssE15OotXE4eDU3JRIb9NYXKE+3LVbMZ
7e1WBSXdXuxRqi/0uXez7N/5VbnP4fldw+L44q9w0DHQU8Mqx9KbV3uKKZhGEXOJVFZGRnR8gv6O
35j0ajpgTMMZk2jrkU6gh91bVkR5sS4g/xNqIrbs1uRExpms+uaZ1Zi8PoemIB2CXK9Of0jX2q0f
3Wcj/qi76BVrEp+cQkc0dTtZie7cwO5AUtg71hZ26w8i/YeyH8q+5FR4qlEVvZMp7QV59pUOqrnw
IPh0T99UM3vPspA3UoM2vDBVuM/rMk5NQuGDvsQrp7ALvmbtyrBrJdbH1DkIxFVxTGvfjPIIBKgO
XuNNzxP+lnUSZ3ElwIfLkZFCKSXnJ8J5mR9qlx3WW5WrHIGTUHEruS+ql/9144aIRre090bAzRL5
cdEGV22qvMJiwk15NLzPC4VFR+F/SVjg3LBSjROHKIXg+H1mfaUPZbFBRm+osNA4527SY+HSQoeC
LH2m5u4ikqFvLOys/L37lSLfoch4+tWIKrO+nJUUnEVIygEU0RhvLLk+niEDwpsmvP2U4Sx/hO2r
5a5anJ011cO7AiPo9hkRwKlrfY65e2+OjT+9fWK5h7X/Epppm1kKTK5g8Ip8VeCi8G8/IaV93avU
wlO41OrcQzXU2kvdcNA/vTnPo9CGQYox5XktJ0wa7kYyfub0kfa35/qogmXICH8wH1lASM6VCvQJ
s7WhQwDdRtfO0FSuKNA2dspveC8dsu3e+aQD98AA2gm0zMJgdTXEyn6Smq/bjvbCze9Sx2lbVIU+
WOlqwenFOT0y8id73v6Xoa066mj/Xfn3tO3nJi6Jw3GjGzM9FMS8BKqhZN8ELFpLt8XPteJ/Jtn9
K1pT+A2fTSoIrHCnnqydHjtY+bomKfN5h9FAyiDlJb4SIyB/o3NDkXcCQ+cfBi6AaO8sUKlTBJPo
UjxoT5bMdTPWtnY+ZfCpc8zwENe0BmJlTHB74H1xtZuKdx/mtuTQa3oaM3J0MtT35GkTeFyoDE0T
gtGoJY4MWYI5BlYF6AlaZToQU/0QTlMOtFQEkIbvp3LHSe1v46SSlohUOfrVIeIyNanUG44uZav6
XNstgd3Kor6JWI/EN5b16ETNd96EJHHF19hKhedHztznRPc/qjSE4s2hqUSUGbt9dvVONUoOorME
SwaGKpiFfujI6NJmNaquea6bN3ccRU3uYzLFS+S+Mat3UUoZq0oAXlc2NBsu9DEptZeBwOULGBzM
0YAltqZd7rNP0t34O16wfIuiwU5ddetPh1xZZiXkFH1buc2bodrHAnpeD9lNJFx+zw93e1a37DDF
/sYjhdFfaetnzM7Vn54ChfpAH+GMETpKOvE5+a2QrRd/TO3pFbtlu3f/Kiuu9YkvcLk8B71J7ryP
ZjtUAIL6cjk2skXNJ1ylDhKd9i2rh8bUwC+11uUIkE5t924HjIdzCC6dWzv4wA3vNLeqoF3r2OJu
GHGizo8iIMqaE9E7kVFOz4BaER+uJzyfb8/rG6WAj72bu1G0YYfx6rJXiw88BKzPL8dAIwH7zOsj
rruOPowO1ufiEL4kLRvTq6u4WMpz+F8YX0kYQ/kkxJXLifAqLW5/5cYu+gWRToGchb8Ns8h8mSQs
vLzOfxB+qFTTWW7yMkqvNN3VUylpjyUa83fhYpf0brZBn47JvqgqG7nijn4FKuifPzcV/sKdCJQh
uf1Gxd4N9dS8JEdzY+Ps+0uyCEJWkwEYU7QFYlEZ5/aTA5ljhNUvMbFP65v17N8n8zprfjGxFAbP
ifePCT7AuqEdV3oNdr4wd8BoaqIDHghMmNAZQG5LbAWg6wBeYhEvbMvTjKyhE+QLFnhnhb+xrM/+
WMAuP1rS6iNJbwu22pi/cNP5oTJbHqGOMica+kqSIgOTtD5npXbJOFsDDDwO9ve6DAVucEgRUKi9
gN6+5vArVs95RRgito6O3TeKqe/Rftr0Ru7vfsmYRT8wvmS1sMKIPFM2C6JSyM6qj6bGj7S/TMTX
yt3Z2ThHWMv51aLTaWndTREN1i7iClXKP2PHSxx5DX98LVGQFXj079zA7GI6d2xyrhbnvlr7kqzL
F5IuADkCEWmJevzNc07L3NZ0g0PO5+vk68W0E6BsdqJKyZfX65zdjp1b7cGpEUBAC9U7ZA9ySbKF
L9Qt77JrUPgpFS37SgnLj7pFOUaKHqHxgeSpWzeUMLzMos4QMuq+ffnTeSXzMiDTS8eE2hAtKLIs
q5qky/0Fx5C/fmNQNDNFOLqCnhSngLoRYp23Dz/lvaiZF/QKBRQybRQT5k9+qKI8+0JFKSyJk6TW
4EvAsG7vKZu2UAX8NTsLJy0oTaK4Nt7wD6CeiZGF8eOxtOV9psu7WH8OtBl0U11rPBifcy5SKGHE
6oVWQ9Ak1bokbLh1xNwnkeDjVaftlZZiksEP7l6+un2Z20VRyJFCVQ+VW1w+avsSN2ETx2oW0Wji
CTAf8GFn3kzkAioS9optbf5QfFKv3WlAok/VkXmqP5cVXbjMAVfaptYS1zXXN4IqULGvHLxokA8H
nFPj+0HcXb+XMoRRWAeCHHUENbGefqA+T11w+/Y2a8pPYX6NJ5u2RfsOIakTWVDS/lzFsw2ctsux
R7/WGeJmTpHHBKx6Ge3Pg46dA2JyXoHA61mVKPlwkQRJhky8IOb9FOM1dyWf2uE7bqoQtmTS1QLe
HeDoH68oQITLppjBlw0xvHyFvvhAEf5JorGCtiIXRrQf/kQqsUEiQ77XEYlTfmpkjcgHs5sMBX62
YIqDDEyYyQ1DnfC8aMxq3BWWpzd7fwKoywQQx8XToyomHiB7JBKE8ziqZ0KVXaBvR9mQTSaFtnCP
WXVyaTO4j1etzDYfmeEHF9V5bpjsWyg6VZLKMOmRcdK+GO7giAvL+a+LSxxfewLIbzR7Y8PvFi75
GMsglrdK5QcVaHnh9WrD3oYyvbP7B9a9zeFm9tgoa6FNV6FCfCgaXzDg1alV2w732iRVog5TS2B9
MPzTzfeV5gHi8Eik/7TmPnQxZxBAdFQpPkd8G/399Gvn4wabQdKFrS+hupdK0Upg3HcoDMhs9KUY
Bx16ZafZelutktCpVCfVkSv5pXN3IC6q7/kh/4duAqjssmuO7YSDj3NS45kPBO6ehjQ2f/K72s1s
pzCgwyo6j+DAcriD89197e/8nmNPBRmETOzTFZ4MnHtxKNz6HZJ1LuTPxxV6qwfRiLFMP41qsPAZ
rzh9O2ksCnaXKZPbDTTyVaIhb3wc2G3sJ1oe9gX1huF4uznCrGFZbF0NtxLyqKYMm/aqV/s7dyFN
lA1g98Ts/+3HP4kl0juyW5TJUuCpX+HxyJx1e7MCM/1gFIw20zWq1Twdu/+IZmGO1FoCq40+MyGh
F/B9fqLskCcvxFOuKCtcJtgN0dEih1b3b0ROSvmOzTlUMea5qXNh8m4MElExDHq8uCmqJpcZ593A
plCg5mZ6le5gNW6+p9nog6j2D5WtQjr7tFaOPgbQqoCYB5TE6ldTxKkvWfip4CZGsk4+deoy3cQl
d0SUMFBeOhrbOqqzzYqNyilD+zN9/bRjzk7pXqBUnos8BpwJ4xLFZyJhvm+hvHf5J6PRLuDTxSqe
f8nsO44fkubjOce5MDhoYAMOVCHe7bL+QfVJQIi3/e8U535MuXrgpyPokSHBkT+U7sFq7/aekomk
KGcP2yRJIvMMJdl12OeEZiZHS4yzeR+swDB2eEU6XCb4p6ozYScx48N/GAKRAR4XZ/c9RVS76yeX
kLCAjvs1050mDTpgVBxVIHYXqwpaty4++qTGEHhJSmaVRDmcBl9c8BW4uQVcn7Ria1KUkNP19adw
7r6uloSO9+WYIm4RnQGED9ovVmXQK8ePxrKz5Hr05wKHAIeO6BN6ldzrRfOLCvKb6LQWc4cV7nNN
dLz1dnqO7Qtcw8BRel/QLv0AafG8OBAXPUU5mf+4Xs8lWUaqRwAb6SXZLP5wcqi+anmqiVmMkasf
sTs/ns0Kt6hhJXGY9Q4gp94X4NtNNjc9310ieadHER4X3Rvm7+METhrot61zE29j8bHAelL7WrBl
dhnrMxZovH+vpzgTytVQkF2RZnIznR4jb9omncLTentTGcnhfVzmTvWH+oJ9JI/4/JU+vF9/WfwK
arENvcYSLhCqv6xJ4gXI2JaSG4pGqVlDz1dZhWS28inUIFKh62q0/MiHomUZRyo3fJi7dAGHg8gF
EJAOl9mVwhZDessEsTLWL/OV471vLCU82uNAALGi+8baqeYdvti0Qj4jkGOcz+gQvRuHlv2LvOxV
+DE8ihL6rGwizFNuAFz9+j6t/W/FRJGZZEIu2M55SCqq6k8Gasfm3pR4o0OiE4fOoSjTJM24mFUI
6hrNRRIAu9tAkHS4IbNaDgus2GxJGJsh2KNL8/ZaOzB0f4dPclM+0x3SDqMBiX+S2nNIf235uWpL
tm+rLbF8BZa95+5p5C9+4fpydv74U6T+HAyYvxmN2uMNL7ruVhYMLf9V7JadKomj7pqpt5dQH8ha
+rxtWIWeYfhpyLq2cEH5Alca+Unziy16PI8+991VEGuHpvwzoIn1ZI2XJQVshbl7gnpFfGFtzoNJ
BcghJ4KyDiuSChRFHGQ0rUkGljeN3MUD904VxBsdsKcRICzh6EwUe8FZ8lOD/yuQ8rnDJEJIfNU7
jjYBp7pgCatKXE3PXOWPtynX9ulgMpnM+c7djr4hz5089bSW9A7sTinLD3lDPi2KUO5qrRnoRzFN
27Yh9zgDJIkT136gQpCaPu/zEvUz2aVUpiKgbIu96az282BgieCEyUoEt0R+ZAl0hlqc0664nBjb
EMnDKqdU2lU6n61MyDRvHV07QVJQ0gbgTinUJJx3wmAW7ja/H99BKpHNKx5Lo4X5XIJuOQJv1wvG
gC3AvWY2FF8r9nrEpdToOtmtbiBMJfwg+99B5paiDNP7QHLkudAFiB4gk87gstLCMcvN++gUVG0p
EPREgNw7Ez/PgmY4xKyInpyQh6mQne9mUU0ENziBy44+JJNRrXSYzdA3kCOoORDitiaKnMLWQafL
sn00+Xhdc7K2+V6WeccMrjTjmyuMjPBTssyDME82FIFWdRAKcxXnBXoTks75ZfbfhsJBN5vqRcoS
b27lriJr+a7uPrNT76FaVbZfKnnl41LvcnaRh5YRaCSkuv4F21IbwcxKha1QZoeGEc/UBNGre3/8
M3rO2k7ZTnze0kT6LLP6fFCI2nTNxmeiI6oDwPBEtTToxIEB9rfPufAZNpaM5BgA3BTJayK9lraA
HAc/R55kTAETmP61z1lRDqcJSZeJG0cpKwrWzDuKV93WQpJ+j9EJsB5UTQuOTtF7OOLEhrTiWLlg
/SsNfEvwOsKtB6P01QNvO3h7/w6SslTtfYoYFoqEQsgcNqiQCrrWiXxArAEXEXRZSTC5RPTt+UPD
KwT1EuRcYmGlaT2NGKl2RWGhxYi0tc9q0A2Mf9SYvVHhuw7e9r6plP54X0xnDrYqYb3B37INFbpj
wzso1yyz4D0h0H0HfnvZ91dT9062TZ7oO1/PNQv9L/XGJkVVc4bwqwnxt6wAoNaJtTnOdDuK1NjV
VeZYx80E3/pKvzqeclzBDJQINix6uyaMapx03rpDJADVvl3LrmtcigYO8SXUaCuWSBVIskGTck2c
0VCHOew+BBBbJKVSg8ARKW8T8ES0o8X1tzv3N+Q+HLrVovyMvC29ma/CrmQjlnoWII2zY+/x83e3
c/eDrwzHQbM5Vg/kAGi3pz5xYbdWW5Td4RLQBtmJhYmVkwR8z32tLcJJFdlCQWW93QMm3DR42cov
bxiLMiJlvAIRMuNk8fq0B6OT6tyRpfvXhBwMVRpWuVt6mWKlRGCGM+p7CK+oZAKhtudnIKhZe/J5
NQaBgr36QGLXzDrwu5/7bDOC9UMdQW1GYZLxGqC83SdG/deE6p/QFjRC7KWx0/VK0qwAMlRBsEKn
AFnVBj2qLbMET8LYHkSGGIzsuVzSnu5g3GW/F44WfxKH7wu/di4pUn7w2Hdp9LT+ydAcG4INg5ql
4folOkUq602A7PC5inhgntdxtlH8aZtB2LOl8NsyVDBemvMO06MW1TEtCKWjNyoWfDU+6XVm0NeU
RqRASSkVNIWrIIUQ0JfD+KlOAlZXsjTXSKJsdii6H5EJEfXhxcW7kwcjuQQFKMrsI+t4Ybv7XL67
QYvTQ9u70aAAr2HnANVVCKf8Mhb39/ZKBIFhlHgNdYZCrlXQAUBqbUssT+ta1ERZ5q2gaRSD/34p
E5mTpqQo63GexWcOXEvAtyNYAGbCLMos/1iUAWY+stTpQDQsK31aO3me09CFx1xFi5lvlF3vrDAK
PDCZ649i2ILbl9O3S2+FMoKggE8N0Mk1KBcUEO7/fOmqtgeFnz66+CcWo/qVSeC1h6Feo0cuQSt6
lFNSZ91JAMZ1lmPNU6107jtvo/kPv8LGi1Z+eNaVN5O1PcaXR4f24rDbRtgDFSO+pX5JvJlvKmKI
B9C7c7w+bpiHt4ciDfCzwgfnyA0IAopQmNIx6vSNbMSLi3ggIsu3i6gZvmvx9SF+1BuIbfiTd+b5
QTpU5xTOXJ9og3b19rfmZu5hO/mppHRW/XaWkDq9gPSbw3nTXCAs+Yrpw5fNKVEK9HaPeWHJTlRf
aCxZ+uR7FrNyUVfX/EU8da2CCejIaZ90kHlDbs5uHHAeZmA/sZjVxqNcfpDillEjpy+VhQbTIJEV
sV21cJLC7FudmPtrG07o1ZqwvjU524hjLYABzlfqJTls4pMUHp+PGYMt9Wf0+RNRGw+ApuRbIGOz
+VlL1psQ4C9ChmWuoBCfxybBu5cBsE47nKV1YiTi93d4+0vBeEvPJeDEsGJiOcoKprkIHtuHRGrA
0GfcOWRpBpR2caVAAtdnsmK2XMzI9RYfHbX1gqawaednOdqNQkH7bMdvhUJgFzksi38l05dCNepX
+zRhe8OwRZiE2o8NTVNs+zJjMX1vOOjnt9W3eI8Q6L+aDDElWcqDfJ5MI1qOxD4IXx6JqgRq0NCc
V0EekKm0tO0ctztDOMg0JMJNBxAmJzuofTHYCoh5KbTGY/FQ7E9ZWgJU9XMysVevPXmuqCaRmIay
H9pjz/t13Uyr/G1H7F2sRNgKU8hbhrYRUdnnkH1rBWR36Sw6lASRUpa+SsxzY/xCGOGsxLMxLE4O
sxkDsecqMwxiwBR0QIKr0gn/2IlvGflRjBVTyLyZawNZW3l17/AeRYTB95uL3KmTqvk7xQpnJ8w4
Yo7RMvJ1jHye6fZ8hJ/qb4XjAjLZGhZVZoMizYUNCBHCl/PXVGNfNZe6J7rd0CnaZ5mjIlxQLmx9
MrD4F6zXGr0BNe4Gk4efFS/2lmF/aGQZK2K0Qztq+HVn8qquJpAdOWezRdQFk/8W+pBm4+cHI7KT
UtoUyTwK9kRxHvD2aQMpXfBRZTord7BwJOH/zFxbznIlJ8BaOnUt2iWSPcNwn5yjQdwNg13zTQy6
KMfJ2Js+sTpCT75UZFyfXyR8lHgZ58/wTnOewA7Fxa8ARCoNmPLoOeWgJYE3GzLrAUrK4pELcRgW
X4rYSf8NllBr3N7Rh8xQT/HYzTWOj9sV94vx2QbcFrxZmZJbJFHkrXCu5b08JlDF6YuKxaOjlVTr
tbeFTxwdpO9JSnSaeK/M1AdkirjslFiv5QHaz+mWQSgjKQrL/dby7hyOxukBF0Ydju+ktHa2/jLC
/k87ujIixol6DuHuECA6RUyUbPn7OpI2W9/Xdbl06wjmuVNFkcJERwwXDL++RfztW4rVAHKt3COL
S6qG1DFOwmer/ZcvVKDf5VEkDiqQC0AVbUKTZDN9AybjnI9wc4WMXWNpYqqTUs2/U3ILTVTas0zt
s0h21iaTRUKEggRIwViTcIEfzNdYIWSP0FUJ8aaHF0UIplxza4NsY8llGFAKiiRgM9e/9ituh+Sx
jZ3TR1648gZ2E6fBINimzOK7f7Ayj/uuKLkefagQ5S6HvXqa1BO1NEHCKHATtruZ4L0PUxIGFkaO
LDI6+LeB/jOITdQkfvvVlDRp4fxTATqIYTeFm4xa5t5Bttgfx0qkGvYMq4C/XmaDCk5w1vDMwuP4
1vCqc/hs7GKRFOml5zY1ecx7dihoE3TCf89vED8/px+un2V0o/oUiq5r0372Yvf1h4HImVk4iCd0
ye91NW2iuneSOw66rld/g2v5y+HBDccZOhoYSwjR8e/OK4wZ3KNPrH5DtwmkqCE3gyAQPxnPGi6F
VV87pJf77X7hskdV/e7TgBLaS2yGKYeqkcsGSKGyPJNDG9v1Ar/xqITg3+y4XvTtktdxUorYhcfX
IsmniKacZp0qiHrYeWQiQ36iFtZdL36Pvb4xdWKINkyl4r/MEGhXokpV4EJsL2Jn07bTpz7kMuqg
vxWJR8PJKtHNfYmgcCnW1I2WBWS6GO6It89LwHsEjjnSmOpQaSU35sIsSOA5eCpAX8b7P13zmZCF
8l7XCWCySv/xrkMHiuGtRN0RWaEBcJkcIamOs7MR50hKCifjY4hX2KLFzZzUcCJMUPoeY6JZZR6H
1VmywX1AniUx4t8/VXwJ0JGtNn4cyq0F53/P2abxMKtdfwJL7qZuRcBlkA8cPgvYNTjeo0RGAibs
IdDwhuAX5JJtkmVKYTCi/236E3nw1g4agv+gwiF+gjokeAOHyqMT1F+AXBYI/731Q1NNh5PwrerS
efG3lLd0JAVxka4yKQd4FDZGmO8iUjTvJ5S+dOCB6npP/t0DS3807aOhkP1pZ6jLHRNMsrGO2HL9
rPYGnW9gVm9EjJYGKrFKGpCoXjq6yEnqPz4Vg8BWliBBWtkzZihs7/1Ivsf5N5Px5CzQ8p9MBet+
iTSb5MjAU728O1L+QclQ3ucKGln8nz7L4WzcP5Wyidnv9eMIPeTiBHZBtId0r+XpiT39F6EUTLoW
zqcxCWjf+0Rjc71p/8pb90yzkOgX932RNoFx/vtX3ASddz605S0dR19qifhRW5mQ//cjttOEZjkv
FScc2fPQbhNL5dmc7A7XZicwGGZpaL+TjLCYN2N3qKKW+2kW+4q30+OSRYWil7L1WQzl75mqjWxh
uiFTIajP+9ligwjHrGeeZCTjMRDE2Mrm4vvv6zjxIIjA481rKQADxPj3LRFy0cYQBHQj7w0gG4cp
LagL90arAlvf5aDiDH3WXWbBhxcR5ypf0FYFo/4zlBZ18VIbNEhGZPZt3HznLmmUV7mrYeiffz4n
beDTQcLfhxUbaBXX1MzRK8y8+M6R4va8MV9eNe6VkoZZpUDN+C0IJY2DrsWEKIVtD0CIgL5jM1n8
TkSA/+xmTXjtOfpriy5z2SFLokaCoJoDD3JhyPQBUtXGZk52H1V+fgSxL5WGeAdbIiIoDIq3jl30
AIqY15UQU3WnuSN2w/ER9hhNszKxGXaBPBxWp1xs75KNNRcFeG/j/FHgdFRfbxSR7+T3PId4psrq
dQOEE7JrXYG9vSh2ILf22rRrM6bDtSWWGulRfytfAt1Gq9Jpi0Blz4fP84VlIXFrtTWkGH4jrpE2
z3Bjv0LCwM3ripYcXWc/RODJlkfom039xVcVFZKN9lzItWXRg57Ug3hhgbdK/bQqKq26TB0ihhn9
puj/CafavfnCq5tY3Ktayj2eEDfgX0Ge6WxIQwEMmQc/lxjZJX+H4SjBrxQRfqffQJqSh1Lueaxy
78o9wNCZLGp2DXT2v6X1NijzSKFCNPISP0ilTgf7XkI0Phe/attqc5zbdDaKFc041PRmtNiL8bGF
ZzKVJF43w/gFjlZdBvbMxRuvix94KEt2RhN9secLh/T+NYJ8m9wAHKWAI0/3HD+a/kKWROH4rgL/
9zDkF6K5f67/Zsxg2V653+kphl6JFuj0uHv1MV+9fxHOdwOzvREP6nIt55chhQ1QY9hWBYie8DQM
pm8jU0MyWiA2ax7u/mVIStSfOOvAr582zMZD/d0KrEDrE/O/GN1Att+AkXeHJDCM+Wz42BOzb6uM
ILjFd8Aycu8Sx5Eer+gI5ZrUhpgPuLxNAq0qZZSK9VsFAyX/XWGUtYVUhZHTpUOifNF0UvFVwSAn
CPl6grUeUKXJ1eSF7h3qsgmjMVSxCjlme/2FPah8phJvk/JStYdmziAQEtF01oxNSkRKENlmh3ED
iAX0K5j6cm0Hqml3lE58pkjq8h8q9Njo7CN8JLASFR/fhnYB290OwMBFEn5AVPQ/A7KbM3x4A8W9
2LU3sQNu/h5y9cizHGegwSIclXU0MCdy5Ex4OJL/YIVQGCWAhWlKc4w10e8w5k4U9r1BJV4cAPtY
V+0bMtlBvjikiGE5jBsi53g4mx5S2d4vRD6Rzdspf2yfbj05F/YPeNR/ucCvqZ8rAodNeqHmQQNY
N9Dfow75NjHQeXPoM0uBdPHmjBAEoEN0A2fZ7ghReOSYGm4F/cs/egG45TwAkWx+qTZDjMYpVGM+
npG1Go2JmYs7yH0LAHffCSX9DRvYW6NbyXfKkV+pYNNYgwSxXCrnxneVwkPUhajTwTEBZ7sde/vA
2odeQ/wS0VovnEb8QACZSbvrhxmxum/dVCFjMP6JojBtghluzeWIJ4GeJvXof4ygNb9fcVE9e+H4
T9zxYvr+XrLEUuTXkuH7k5/HTikq9sRVqnZ1wk/09Fc7foN5ipZIVANuKv84owKuY3RpbRSPV4jz
sR6BARP/udxRB6hUXrPGCfFSPzIBR9QP9oZUguVOg9ZNbR39ZGif9QSBGqt4DCMZJ2e9diM5Ytkm
D1JMkNVNlBBwmz7kYea+eXr0VUZpiitLXeuGYPY79fae+efWyPpMeMUSPi/4eOsI6p4Z1uK6kPu7
BqidNItGCrxIgg0TeUkUt6OdzY7GqtmJiWH9YsH07/TrORY5N/yE5GWJ0OML21bSVvVi7FCQ/P4+
TqxUgG9CeVA3PPauXJFGcBgHPfZma5afttpTKawQuhvhD0XcjmKAouLlAP1mUlWPK5kqkDAx8mlt
ezZoRR50gt+rdL9XR06Od/s3Ic0kCjNq68aGOqEmARReH9ByKPaIzL4aYsgQHBhubkw3yq93BDwR
A8TFSBVj1EYIqlTzoMrH0fdVNOXYMPaE4kMi1MS9ZFaLsORXeGJhQGWEDQj57DpLF36X/KVyEdwV
chYJ4vKbJNLHj4et/CnzyrwTLcoF0OdEE+SVMsWICPxnWQ/jFxAwVjsDFPtyF3O4/JaCNWYx6kbG
VbRGVWX6e+p/jbibFpWQMmVGTGfmVMkvpQsGer06/ZOuJ33PTdp8Q9/ENPrJ3jV8WWqO1Lh931aN
49YqjUFpOSnr2kyEI8JgeSwkhyw0MCv1JUl41CYEmmX3FE9lq2U6MwRYOsrmmt5LuwlsG7K7jrm8
0f7QOzhO+VOJPe53tH3raQ2R2JAH4pu2Ym0l/9ti6fdhfYpF8fElDjwLQIm0MCQJ67cP39Zki0ta
ffmOV3OZDtKz7A8xADQQYLI73dGAt/DZAY+GhHWZ0WHuxpirvh2K5dtz5HFvCx35M9/CcJ8gL/HG
FNvFA2i/vxCo98UPSSQlne1Ck76Qu8Yj4dP98tqtdU8Cvi4/xxS0tzsqYW7k89on7uKSpbeW/DtZ
fOBd2Eat5ArMLG9SdqySQ/r8F8xlfgol5L0NVBpo19IgXPBUQh/Qmn0kJx68MrgcdLVK3OjvvcQ4
sH6zzvrMEkc7DJyhErIDTos4fkuoMm/JOPg5ID/C7j/7JFYIhdSiqONzJqdOVBg09B6tK3IB8Wgo
8crA8xM/za9rLigdaAigLZinC9PscrjVGMDN1vK7AT2vIXFWtnBCLblcWTqqpkg1EfzWT0cEB1Aw
WwDF07+O80NkZ7lli0gyNUe4B+myAgTc6IxBgECcdXU1/u//ai0o9JjdfqRfNrEGV+uAXfg+dXr/
Iwz2qm/1JMHDviRtXixUep7wpLrq7ZJdC5hBmSUZYxSsrL928vzRDSaiWrqupvHXbP9HUsun9C1W
b8yS1Ku4ax7gPxHkrB2iGurCDaz25RvLLuijHs38CCxBfGxnA1BuVq95OuY3Rvzs/kcKi7unzeiO
Xaph8dlOSe7NaRhpXm5I0bKmbdVCXqA/2zO7FEevEbz0nWGH0r4alZLKAguJHOAHD2RMzWRc5Q2/
w0Cxpj2QCaHjGyuC2zWbJvun3VtyxQvOVQchlK8WqNFrNscfUYLKlMUxY//epZ+TE2aOR+W2HY86
SHTiD5s8TBakNrRZLagaS1gcuHf+peW1tvrV3gKr0HdfGMsmI29uwJPbRk6p9LwBEaUuj2XJUbha
aYcegv0OFjHGeb2sJkqFChIE46sGcSbzkNfEgtTsY2hkoBbUNzSqtJdnF2ye3NCdZq/wX6cdFBvr
e73BEV/sCBEAaNXvlSwlwfDdBWq+Dxzf2rgKDal0otfrRew6B/lCjV5LEX1Evc+Z/WvEPYwKtCU+
gvERHNF72cy8lfZ4JtlPNqD4+TXAfobYbBSVzN1EQfzSYMbF43ERjiDA/hEVQSVpWnA9qCj5BHWX
ArK9Rf2CNnwN8iGA3YbqDUD4oMsiKP4/z9AqGkodUwxZBKxa4iKyLcGKXnFc8xVu/W+w79igOqdt
0vriAtHevTgyoSotbDobkyNGxFJa5dIhkTBMQQAQdG3PS69EOqnNu9HPChL6NChTtEyM1DwrrxDj
XhN7XZiWP/3PED3SU9QmoQ0waIeqwX/+iYndmS30UBwPNksjoavYya5jc1RDbGmc+rCmFVMhTm4z
D/5ivKhMKfKxqnmuNCKPvQY+G5s1FqtHq1m+r3gSMQcGo7VF5h8rCkTcvJdWpKXAp3k/Rw66F7hn
3firS7i2bjSHEDW8/p/yI52gwOE/so8pHxc/LQtyk8vgtK/S4Er2bCbyoT2uiybQKAoQ9K3jDoX3
CxswpQFa+ISTPFS/VAV4Xhr71nAqLSghMPYfxilcYVQckAuH5EctDjhRkPHphofg3sKfM4zalA5Z
fcdKoTRHcdA91tyilDTCC2RwRHIaVh7AZB3tZx2BpsLSxc28Dnd+HoXc0B4kVxRvGoYsrFjXkpAS
Hn2ZtZQtXCrDNph3KpWrQrhXuTXqKgbPwwu4lpdfXWGPCK6IA3E3QajzvMiIgMI2MCeD9S/nJ2vz
8Xn2fYRpA9FUxb8sOW6t8EvxlJwfKM7gpiAR5PqSqh6R2s4WorM+7Gxc1jwvgTU9mr2COADRr/tV
yzLl/4p+H5zzNA5xz7lpAEJNU9OI1KpDLmncNyMp3H3LlJBsXlh4EsgFdz7mHSsxb2GaC5NVhozO
VBDe2x7ZiK34H//cTGOlK/le4zl0w0eWlgGHQ3gP+8FPNURVnAbQ6bcLbYWpntXqCXVAHMOz7M7b
nfcOI81dAXhbuJjXZe7H6Hies0UEm8UKrXCkx664h4uuh8QX4o/1cknsl6o47I0PMA5sfe+jGW7D
Gb3dm6ClKkRrSX5haXYGLSmyKafTZ67oH1+A4/UC3TToam/hDIIffmQzhhxdNv3xxrdatWxHDvSi
vULxswGyMJ1NNdijMuAD4UQwwRW9709ZCFNZ5pkhMAngpfnGC0ok8n08q7gO2sU+js/QHZUIGUHS
Vw7OJP1kiu2zIcbCsfHVKkqbl8h9kqTlsf+v3rSLRCI4REhUEcqHM54pDSJ5PvDwuYlx30CuBZ7u
moBuRiUBdPjFy1dLHlI5TOWNgOnJNC7H+URFGzDeO0eYoTOa7iscF669LXvu4S+bbUeydiXFStxS
z99Z6xYCIH3oOfIH8cueLidjkNjwfTjDGVJmy/DokihgRd3K5amVG8F2VVdZgVptQj7kmznGfZ+X
xYZZ+pIVlgyr/5MmtJ+yCXGUT03dr8Jp3YRA4IeCrQ8Q4EpDjxdVyTsF85sQ/QuXRZ4HVdqhxrjM
PXQPZbZHtDxjIZtkj2h7Ful+QN5xJbP6Sden7WXhpcSvsjAc9g988J/aSb6Ugik442Wx6VNL1DWR
K5Q226E814mCsXwmKGSEo8dGfUqt0YjxvUlZnnr5PBn8helNIcMB0KkCGBpbrttQAIQ1oZebOhMh
4NwyTm2wTa+MioWVONKYqoA4dOSLUNKEHzNJMbY8lcOw4LpSFObQuJNQ9Zco1S0cmiekqJY4Le4s
xsRRXrTMiA2GZ+Fr3JV1Izkp1nio6rg2UvOLg71tRthfpct+O3iUScCOryhDq38FU8GaVJAYalAM
6OqVqaUCgACy4WrBcWoHISgw3sv5321oFRrRRolsHFMFDWs1WIHK1tSIsZNZM5rDGrOsqgAxZ52W
n9AJOFC96in8E666TXAbQy5h7ypu6LYNZYQMQSkejTNawKvPn5fROABLb+yOLgTs6lT1g9EE371C
EcHZk9YP82s9wvGF67XI6Amm176ExtmdTrpaqHlqzefv3y78RR/+EehNjRLLOik9z2EboEJodToG
j9CD0d0O6I3pu2EHYRgm/N4YkRJkxx2g1U+0L6RYhz9vRQjTx8DXn21cwV7x4zMPLmX+mmd8aVz8
nZi5GF6JMrK5JYhAsvXLjj5FO3tw/ShhiDgIIlzcZthp6Qgx+bHiXS0RilFQFFAkrGtMCoh0bVPV
jjUMQ4fp6QKgLc9jxn6tjOcbHrjK1V0w3p1/PvIUzpeY7XRCNhITO60Z0eKGD2VcWdGKFPqj1QIZ
YvaEsSLTnE2s6wU4VNKjNFfuYXLPGV/mUjSzKAhXJFbZb4c5k+WSp3XGbvkxMhQvaUPqpyJTFOU0
5zyGsTYaXcwR5U7HfmC5VdGHdPj5xLxcF+f2VevsHEpcuxHc0kvY0mKHtdWaIdcara8VjZeB/rsz
fYVdfbBaupUTUunLNojGXUm17fEAzNddz5OtuIt21kgVxIwLczRJ0t7f9kD7KDwovopwzoY6VyFh
LV1MU+rs8oNFFdgiBRRKbLrB6q7RFYyzJegoysKgFtHzfeJddiDLvT+riJ/UJ3/wfxoC0sGHrjCR
to6j+MLjbgvAAU9GR4dvajxHeEIX7EX146dDgYm2eTO5ZA08GOgDfXnIpZojpTIGjkVPHTVJFLom
RQE9y1DzrXkbj4wIkzQrE0jiDaKs+ZmWOpymFVhInpEW4hFtENCPCHBrpk76JqK6Tyevp/pelcQ1
N7+sCoPwHQq2m7vG0M6WmJrRmtYMAKNyzxxmYlTPkUeOmWaxaSxlbGy+E5wrytiz0bgajA218jPC
owfejHaGIGrVllV+i8RjWiQ3IqJ8px9ZV+9qGq901L48+MHi4WpfhP8SaqxOAXFF1Uq4v3/oZeFl
EOf/YO99KJ71j+wWSsLxK8Sc+9qr+bkyDkmNuF2glXIYFPovEZg8PJJn79T36fnHWfh58gVC7LEg
yyVegfmTHypMsK1mMimhzqMC/MyOaLakFodKqQQLbPDDmgvJwTG944jxkAIslWWD41Iu0bu7NJ8B
kN33Ch52pzXo7y9KKGuJnp9kpOlbeAnZ3Zkq6Yu6kAG4/qC13RnV20j3IJS19YXmXDCBrXseVju7
3Nx+HsGFdgST9BUIV3zyA6AKzmTBggj/JQ+jL6O5Cvvg8N8wALZtqJPxQYSUmuOpLDI4QrTHlrz5
NbRirmKKpMZx4Rt/LH/l3vIfN/QFZzzuSmOR8brO/4MuSrLuZJmX3ceRkUIqbxyG02Lv7/kIEmn1
bRwZG+XduviOZ0JU/CdXXcfsONOm+WPYcvlsQ5rx0MnOofOD0Vq0qklJh5NaWyU0bZGWRxcfTd4m
x0YMyN0D9yKxFtXaJRY9nsB9dmveHNHaFU4vBEqjffXsri+d2ThmwEvXchSZ3HM2g89ApC4/EB3E
XhFFqX7QPVTf2BMTd5FtbTu1XTr7skjb/LSB164CN9dloU9pDVk7BHj2+OtjSXsUP+wYAS7FkYS+
OJ/GPUZ0w246yqa4S0mnszXlylNiSPDhQ3eCxzP9nwUFriffdkpNEybUSphPgh4L/nK8u+5Xcrsu
973Iireesr6aIQXUJUKfyBdWUAtI6/PEAuEVXwJK5qvsXDsRVoFQqcz3LkyZfL6oedkWmPeFyviJ
+D+a5vTAONuxq1P+WvmghTl7hQ23YOE2AEyyGx+HHvZdb0mp4hUFfzmn9xG5cCW9c1aUK9Il+pyU
VETctG02tZW8OIPMNTmAGPUPqd7oqWJPa8Zj44NDDgjV/rXTO1dTsYvDnNbPcOO4hhm+kkamSki0
RZakgOW+7y4DVuqbjTP1aK9pJCsr6K7rDqO8kwJe9mM83vMmE4wqkukXYwgikL/JXjOLeyHzWkGk
W5v+VKistxNI3mnALWzj4mdHiYO6NgcgxDOuWd9je+Z2ILKSvKTJSsz3G2VA7Yff/C0kpDUwhOW8
kuSyUEzax8t0FNN2rqFAx1HF+rRBbyKltjfLEd14drgvSj7bZaKpwC9Btz2LVi2y11jN1YSATS+S
qGhLb5fSkTztwtIgLmEQy5wEIMVizlzgcPNKyftxnKrEtUKUgq/c28jTb+VGt+PjtYtc1PY+WIrd
7Of+x1Glio8tMf712hyOC9TX4xuAZxlrqselzxjcgPTObnMNko6LUGeTA9zBtg9j3QBzVSQ91crr
iVlOKSkjyTVZn1R+3b34qvpmZb1J/tiVAzVoKK5dikpjjkLhFz07ujrShsQ57SjTmBUNZft8xnZn
n+b2cRFrcWud0NMhBLxZo7+C4gb0qhvl3B0HiMFXdnzG3Am1DDmHF4Yur7viy7b2e19TK0acdeH3
SC/pVfhytywgNcOKl1fx+PxCOiGgx3Yk/WDMppGN7T25MGc3mtePUdpgvHB7WDF+i/2kskGFWPnw
jaYHsqFcdxMuBElRcW0OGsSk5qthjUYOS84weEFsUN2GlKerhuqq3IlwRXMLlHJkXyvwzBTA2v8m
CYGAk9TQg3AuRgwiTgVyI3AYegYTqy/HM5bRcG+zlfcVQOTMzf2aAS/1qMzbUDYJIhwXWgspVf+s
308o35fdVvbwvMqov0ObkPpblgl2ObSiB8Bi9Mla3QbIqMQaCy8yYR8XloR9Qc6+smlSlIlhRfvO
rf87HmOO6Wnc1R5PGX1eEXJk3rAyTd2iFGrZKH3xc7xPsvQ5re1ot6nK+RpU/bmbiHJq1iaKjwKY
DtH/0PWFGBjdj3bDJPLl2uo3NGBHtYtsdej639XlrCTc1kvb6nXaU9To5Y87xL64Ve+tbTx5iQ2I
Zv3rdwcqmOoK45VBnpS4jOAyHIJTIpyMLwQNGQ7XuIw1s54AjNDsvm66keOw7y/S24TH+uXmqFFK
76CnIQdqf2tjPnvAPOhZFrmLihpIeLvwG/T0WaCoxY/yf33zXROWmjScs4gAZ2mb6KKCdQQFoc+f
o/w5u/GgWsPV8NbMFDVmAlWV60hk8UvmJOcOBB6HeNHCnYF941IdjT/2lxyMVlS1m/W4JXOKqTFj
jwGXsXnUmMQ2rVz0/y6C5hCoCglqbINCWQBPRBX6m6xDqXHzo4FhdIqtxS5aawMLtsOwO2ByW7oh
pCflZfDmpVvi+dFJfaTs0v5NOGkMcotGUW3W8ErgRSEAhsyTfGVazo1dOWkyCOTlbb7/ek49VieZ
pt3oePpyeJV467nzYcr4smOnfZiJ6IKmC6QP4Zcb40oYaZnMN0GcE5XCAzEs0r3O+LVt/6QSxNBY
KgjJumhEuOAH+BvSm08i3WlYglF17p8wdm8xMhLwgTLicSpd3eF7kGzDmu8Mxlg1LDVrSlYikQAN
cKGgx3MDdIqV78ZDpQWJ9aa6rEZI5lUvj6q8P4j1fXx4A16KL41PO3j445xHuLtRx8AOrB0nH7PA
gXjNXrEZsfwJiPj57hoLI71DDfkwjt6FIxEttNWg49QleBMz0RInKbaYNr46Dsg5TPohDEmCgUlu
SlHWuNytZtAW52EM3Joa98iOq1jAWtHjOkv9Jjw0mbxueucCCBUUPDJHrDY6YcXMqbVZHHjhxnYg
4I2pa/q4jQIrW2KVnvCL/SU3QLixCMwl3Bh4JMy/iwjhXufbYKOXc60FHbESOHZW+8WsbPqt0BqO
PJ8Ic7TeUoxtWOiVLV6EgGXA6SiwzJc1rDP91zbj/xvrNAhBSbzDITdwouIGhcK9ItazwQN8RMmc
YN+SPtzBtV1Zrh1FGdPcxMk+PcKkLrLKF/1AiBJQYw1D1AwZyJkmDJvdge+S/coPEWgukUZUxn9Y
RQRaQUmKczJmLNajtFkx0Qw2rpOThH4QMHFAwLDtHx8POAJe1e0H0nKpKv/FWY9do+qm/YEg3JW7
XAUZ9avpR5xIvQVc1dzZXgzbMTsnTqyqy56BuMjEqw7KJG6gUQJO4cos6HuCf6VSJWz8DogsvV1t
DAV2uJLfU0T6crS4VjKRfoAY771NNCqgIXgtgFP+uPYyptsfrADkiE+9RXRun2WkCWTQno1E3oml
N//o5ujZh8oDFjOB/VCUzDZPsONKsuLhsQSK23JMREL+/QTZoHaGp8iYwvl1U3394ARzUFR5jgRN
zH/rZFDBHEJLEKEIi6d4KgytsoFWSXJa5MloXflLTGDR/h2qBmuMRr05GMr8pAGZCTrfczJCeQBZ
X1AT7cKdo6VHu1B3vX+JuI7TQtQIAsxNiM3QklDwZqt3+ShDqmD8FHketK0ADEUG/Fg/PVQh4S0s
6uelByqc2+qOFDo+sRoPk+avvMf+bFxRP0qy/vBouYjNDJfCam/kHYZTW8vlkgR/BnkjfBv7c1dn
ndLhIMfLFEHjfn6WJKExdoIeYrCVOZHRVKLT1ED2L+YwxvNaDo7VT/8t1+KjQTrJNMTgca2x1nee
CEDUbqR6Z4Ps0rT/xvaJDF600Omo8MkWhX4NZNyEwlYZdJn+WJjiDtD6osQbKGvjcJq74CD8fW/e
86Huq3gylHiIjKqJwHXo2rmHWhq/ENHCEYEFvTJbBVz5zpH0DkxWlrLamn0sMmYXSY3Pxj7ZwD19
GfJUg+kNlGcLdSXo4b69o3gdb+iSiHZY2upzT2kycA7dWd+LlN2bknnnIiWsxLHyHIRf04ggis8i
GU98BWzHeVS0iN7ImetHQyxR2FEOd2awu8QIG4bnLHECgZmDSyBs/Vr68TktVZZr7vzQuzS7FVZn
A3cm3OeC0kFfo7X9eGqoWJ60LTEDuVx9FdUeliNHUh+wAsYVaYxh0SHbqht4hhVJcD8EcI1KsqKw
9bkh4XUeiZ3msxAwJ2KZQmFR4BzJpepNkjTIxyGKhwGO6LMeegXuhaO+/l3atDJws9PUI8/FjmnX
li9aDS7x9uknBzZI/rvssmnSUUmGxeEMHR4+Hupjms2A7iQKzNBARTSRW4ph7giyvutPW+t7prY4
DGaJqYbJPYh7nfjozHam6GUerVevN/8crz2ObwxCbyWdZJ41ncELoJvyAjELSzEpwvbiRx4XnFX6
UbZjCZ/m9qQ1wOAVYpwwh74GVCfC+HcHOvJe41rl1JOsbjln99orgNyXKkWhKobfvatwvbUULcKf
KbbP/IWN6G2Cvgplevx7yoIYXE2MXEzQ2K1BkqyEkaVleiaXM4+sT8I30LZ6Lld1OUmmkQmQ9u81
ttBDYkwSPIPsKr3oAgEIw3pA23PwCWBlwPUxjsvIm55lsxpgMxX7Z/ZdqWA7j8cXjElTT7YscVTy
YvLRiyZJqI1vLaUaDSlwBeIKN/bEmmmEshNGl2NOU9yL/H+KqW184GNCfg7eijgLN/e1J+iY6+j+
3uOW2DHXGvolg/uNev1hLu5MJ+bCJkhuUA2YXNF5XMJj4jecgJ5BKS6F6jrW3Ik5ogVIm/p+B8NJ
PTpoz3/N5/QnPSLBdzmC3Mcq+EGO/aZ/nYkF4cepbmkKqgfBWykHOCI4Kc3V6vw3wDTbvqAzlbQK
qBWuqDOfpUe78UcnN4vK2nOCb7ADFtLGagzTuMo2cMfuGlJ9y9vvZIL4Z4NWS4X7Uj1EyxNLZvgn
T+f+l6/ftt6Gho1Tl79dZ0YubeG0A+0RmcaVlJX5i+CcFKORksHoamZQWzOBTGc/W1C+rLUuN4vg
w5I2fAIHcFlA2Vb85y9IJzkWni35GKpfXI3fWXg0duwazCqA0Eb9mFeoFHh985Mol6SogWNiKEQ9
5J6789MyShKuV5lKe9MQl31ar0J5stcNLQoo02sZUdLmYdmzsjHxqcG2Ti0FhofXys6WoF1IEq3D
UQcng07RKSAM/wRnr1KrZz6W0t+cXGCYDjPkZT4w1QuXpWOsrKn2DwYmmjE/Ysi+vxoY6CxRgPBZ
KTXHUihK0kjUXg7WK9ObybRv9Wb9u0D6+riA9qwMSOGFpV7mk69rCxsfJ0bRL6QfrRBDJGqmKrJP
Vn7zRYbGVXE/jA3R+Yxf95cXNOmXYMUZuAoAxgwFpswstBeB2lRAeFZkaijOnM35ThIwFPvv+pZb
rELAkdkmdUZYmftS5pWORn6P0jH2yc1CkZB/RtpjHqYMlEhVJJv3Vd5cgJbWi61o0S+NkuRpqD1d
rvHA8A+czsyJkkpf2z+esGBFFvlWNDz8BNgOh98yIWTb/TerwmsG5loIwDq6nqzo4S3ZbRGbeh/J
hBIkLRcyBzQbTy63rAxp8TrmrN8HUmeCKv4fW3KLGvMyomEl/d7JCw+TnmYnLRdxOWPSUR1GdXlb
n1UUuCCiMUnHjxBolDam71QDv8FeIxq+zAg7ZH86zQJZVmNxZdzEZbd2NzeCoXGbe1Ns7QHrBlaP
uRAE+fiTndO9Msr5roxqffi5nRK5WsKbcCr2nXc1QtoAn8gXkiDVjSQVFM4fNtRFySm5vuY8kGe8
vvK9VDlwCBdEQLV1qUSC3DCw42PrXwgoXQ+hFUaKVX11xolnQ3aCoh+/dLz+AtRNqvYqfmJ8tzpZ
KJW5oMRXwr2mQbJgEIsGgxZXuBtjt4sB4TZATKH1IduIp0ibupb6nSDoiaLtcO4LRrt3c8bl6Hl1
ixEm4dC5IFRsJOT6qgAv8t2PMuZMwgKaiHQepTb163fK3OVaaVV/jAb5IcRnT9bUcbGvStKFOHiX
XMhNJCGb20JCPFJGEMASLK0wli0xPkEnKU+mWr7iLQU++imEwt23EV66SgkHda9TAxa1LEy4owMk
GAtoCMxPEcEoDOhVnniSiwtZToqlXScrSQ/G+w2CVJ7iLL2m9BQOuAYjcnKddgaT6WRMjpWC+EP7
6VuXvyTKPKK2d500v/VFftWjaCjC8Z/M38OwCAhh7/GI4Uav8Nc2U+O0iEMmo9S5gyr194MAy4Oj
vl4rYbM9YoOrRRtGqJYEOd9BmGt77xXeQph9hApNOddVjIXG0sLYCtFtK4QpCeJjAo8i4FItpWrC
JgIYxfB79kzUBM6oGE/t1RwWtI9aHE+jVsgiPJb6l+gn1TccmHitr4GZX+jY+Y5FZFbdXy8fN9rR
53y4GLMt4lXjqCinQluiMA7v7SJABzt+H20T3fSJHStZlbVImGmwYXAsNOlpb5V/aSsaNFq4cVnU
4ZAsGjtNBvjmpj2ItXWsAaLOrGBZjbjXf2D7SR7FRDzmMyohnEOGChKpl2BbwnBO8mOjsJfbMqIw
5urTOA61hRoQj3Jb6qYoDU23rTEfJ8C2ctCzc+1H7l3pCA4xy8s/76CXJho3rYc/apnNrp9shiPp
WTyFAgnrpXFXOwC1hgSYF7gIIYLSY74em2jt5epAoO+cIlhttYy4p1peW4EdLkZrG1au+WnfyYFW
zuUF3Qfr8UtPnnqcN1OTOH3AD8+8df3kvKOSFJyTE1Rv2Cnibjv8guqbi/wGuG/Y/yAXG6GaQAia
sh8ZLvZE0YNKBoIJ8MFtzXj7+OBB3PUaSM2QEqLSXuMvby9/rGt6zph+hC8ihtE9fwNQ8WyjWcAN
01nNkfIaR+jsViUGLdrOkXO41StU1VSPnFCQ2cmgSYki8kkr+fdK9MOCZLm9nsWquVNA5lbYhz1v
+STFFsWqNMGzgooxVSdGItvTGK6xphMBbahY7tRetvv1WQznxAbHDP/H+fHANH1Ir5pplAYMRrhA
c4nx64xcWIsopdHC6eIHgLUCrZRlrXEYlEH1CJD+IjAZ2hFoGS+AN7WL1CIgANe/OrIEjBpVDiB7
RalyUG0NZvdsePSKlEARCaU8sS9Bi8Yj4+d44C26YXoX/iSVQdRPHK+a/K5q0EiQ2B4epG3Cxl7X
ZCdCRkBtrzT4LVaDzKcceDvEj8v1yST7eOPHUuD+emKYoxx2M2ljZW8DQflNPAotYLw9w4XC2VIy
gBpmvOrpRZZ0VaW4BsUMx+MJhPuDOxkcLin8X9ciTwsffOTulK2AS6edSkLF1JX04nJxk7U0Bewu
xCTL4xi6Ej4SAJZNddmXovJ1nE93Ip4tnQbLsotTvdInY0Odj+JfC3agbYcJ3x9Dqair8Xmg0HFo
bmMZHRNjGvRb7/tMpSPDxCPtSmY7wg2nzzITsr9Nq3xS49sPOK46eqilnstpdtCX9Y0tp+y7JOd1
pyOvPmFpYi0Q0dJJ7dtVHiQj5z5Nkyya8cNIRmsNosardBKT5odK/10KvuGU65U/zp0whLhxyL9h
SdCzjl/cZlJhNThynZFRj4cwAm7j07EY9n832/rcUZKHUBwg0DUMO9sLBKBMEu57rCGRGq8uqu10
diaU0u3zHtZw92muKrfuoO5Vx82PzlhDOYFge/cRya71Gv91/z/th/2f7PERnivq5dYirosxqu5i
m9Ht+eixoMKm6NjtUz6g2YfUPPyrwdWo3zQ8pwIHdtD09sZppXdAqPBhd7h+tBXfTKqijN7P6t7o
0Snk6KRBgf0FgULJ8CUFJa+ioCM8hW2yYKWIVxGsRSW/0K1nh3YYzqThzlZ4wxbcHWowX10vigHf
3q6o9ALCNfaAcp03xu9WA7G96navmh0Fk2/ugqy91Cd3+k+S/2Ly1CMakioVWIbzL4qAgD4jwp+2
4nS+J3J5p+VC+QvCeJPXroGc9FVGdSsWh4ir7+fsrBEewaLA/mcJ78w4cCdb9axf0CDzE7+grxg5
xa/wHGoh3MWY2nttpzrzdr5JUhr2AOcTIHFZiXr5BuQfhe1atVyuPhURnB30pc4srlj6NcApu5KS
qsTvv3RMITRdBRQUkBh5xXllZlZZ6Pp/903mltEoRs/HOuKxh/xc57vC5pKUn0SrYj0obEUSZ7cb
Dv+h2VjGdGJhWdMJXKJsH7h/+NljGK1YjPT7tNUlMvgn/rh/neFPerMy92H6kq6kfvAabss/yTmq
R5nSiMImB+HMDQQts55URBz0cXH2nLxcsBphQQNRmlqZCHaJIu6gNiaNzLYt3Qup89q2Rbb0Stma
j5QPkGPnmCmKsOFrhAL3fxFdB2p214plP2CMyOkWA/dcoZ1h8J7sYgSiaPjbAt+eekTDxAqZIY4P
yVpUnnMlPAnaBgB+kP8br7NqvNLGUepLfW6shCTKZxvwdjAi+hNe+7ojTbYRrjk7/pxcrpiCY+kn
cUEgOPA8cz+QN33HXpZ4f9NNjL9PMUs4z7QhGCTPD361JGtEXhpJrXRU9NEIIEiaJx6m0bWU+L6M
YK8UMlI7fdMOOytphtMvWnFnO3pva4/LNF5yYkcLVEDsUy3+iSXxKaKvyZF+XFPQ+/dQTJguG57f
IME+xrIrlnnQsa1JZYKas/XYvo5wZMCLh1fSZtIRqjcpt/2dP+GaZS6RTuJ6RdmsoeDf6L2IADQs
003YwQZQKb8Gm1Vv5HGNB1aYr7G3/eb0hFS3wTldObJmbhWH5ZoQdK2BzTO45wkNHJMCNSG+smeX
qC5GVc4snrd5yNvGa8AE1/2yFYDfYP7jhG4xMcRBktbdmXVoCaRD/K23/Vv0lM6S9AB8rXSs9BQO
wUQF6C9gvHjuZMgN2TYQ2ExrSB2Q4XxqjTOxP6k/lFSrPcjIb34KtfUEMPPyp2K4SphwIfHvPasa
M4hf74ccg+L4jwdAqfk3LlFkP3D/T6+mUMpm0s7AuWX/blFNBYTfNYyVQq2sI4LLOZ7aQy7DeAyL
8/GULmVpQ3O/Y2shOSexKrcEZDhyGZeijh+RrB0Wg9fch6JdqmSeLYtsiGdpRHpPgv9hiu1FILFY
00e7BCD9NKbO2FJEjZ8K8zfMKZmOmc8Vrypyi/FWXDAoUddSmFMQPj+GiLRcnOv8ysT4x0Ghp53L
V2KX+XJFWKf6zPHJInryZ4VWCffrc9I45N2qSqTyKU725DBAOso86jNxQIUih07Ny/SdUgi15eke
KheQsP23R5xtAZPFPdLNVCMDp5IICRkrIpDeMvqBlH1oX3x6NGwUVM/8Pqux9aXBpYuuxDbz6F5Q
UcJACR6jJ/TOawY6ZIEGUTiVnnTMH7pKkiKlLWHzUG1C0I34BhC2psPl88Vex2kFhg/K5qVMku4d
cSXVk9oLr15UBjDXSnujz3UatKjp+h3N87UsziQGIeZanD01/67czXQOxu9obwfJZ2klstvo05hi
GBLo4CCDP+aXX2EzLVGhtrJuOlXbE2mpXka/2P7rk/GUTI9yvVFOuUCoYaoBGTsjjAt2ex6ixYw2
t51IXmtK5AbkO6rqaU3yUBfG6czxLSQJ5ONLTik8glNgmEitctJsW9qpz17UjiesDSKQzAnHa1H0
PeudgKliPKUOWge8AOWjNHtbHsYS19vVFfLBHlg1U66UZuWNAUdJC6tmmpQV9d4Klob12pdbnfmv
TYpgnjH2kvPobeXnMsb4jD+PjJSS87axXpdAFCSwRaPPeriAWZkK6QKCy+Zww6bG0pZFJ4CX/qGH
FNzd2gXthW6CHsnKzqALEmW4pY4fr3KscXGSgP+4w7SRVa9Vp8Uoqfsc8lqo9LEoU+jaUP4nvZ7X
dS7hV+QSp0YChTA9bUxJuLfID4MVdPSxX8xg1BKCAk5GrN1Nmlagba4Oy1pD3yAYuf1TmNML0HG2
B8qj9v9679/RnXeadI6cYXOm6q+OOkACuogluU1MrM4j87LoU58GMdxOBDV2yyG2tZgMP9Yb/x7a
f0lXG+1gr+tDAgnqec6AIBkH5lHvE4+zpQpuZxvgNPhABPigd4jnFxydiMzl5llEXVvnCXbUzbG0
SGMoPJKgIa7wmVTA1bOa/sYSMj9YKZptQ6FLSG/MPTt9cQPYHFDMFBEts2LHyVRUBXhheTXO3NDX
Y9S9kEGNFkCOHWHfsbq79sgF+EyJZKEHPJoFy9/HdoD3suWPw27FVDsa9l/+Y490QN9sotNf59KL
m1wox5tEI41WjtgACgJ3V3bTMXTfYGZwvgmKdP1Fq9dBlMSGCZzHropZZ/+ZhnWQ20PZ/wXm2Q03
EEIEitT2Ukuvz6tbBcDT9TJFzUgCh73bUZ5jdTM+SBQOzT2gyMlS9zEqnU4GtVMvRex0UHi8g/Yr
ngBEssiTKIIB12BlmOs/Zj65xO04Ncw2tn7m9NgQiX8jyWfhO68svrbO7nYNJ9xOlGQTMGdK2j9m
SJxmJG2vdUCHKmbMMScsucc2iDB/tONZmatZeeMrCbVBW0qSiB+Y96auRjKUsNXCuceYN9fPiFJt
QCcwkWgmSHKp1StZQzZdeQtaPuV0qdt/oQCA2yfM+7Zdn2Vjce5b+jmwJ2fHV+ZrsmFYgEhqAvXZ
BWk8nW4GsCOm/VqkDOwkFeGYfkp/YYk/KcGVM4kh/fHfLDC/UWYL0KxNtkexpB3SIA2T+a3QEMUN
+fJ5W+qBq/9OqiAQ1ZToVXSE8Ffdak02pLIJpYjY7j7/gCsx1D1P9kbYtr367I05R4J8+pSCXi9t
A+nsNuAlnbpipFs6buiCT8zO074kQMGLWNZ1Ri/HjEmz/4eYT0cA2PJCn9RdG6Yx/K+dPoJx5cvS
PfMXP7auyaWs4VNRuwKcYZI7RKKuBfWhARdfwnvx+BreFwYncmB7oiA+WqmtzS9Q1gJVOujN9ubw
PRhbDhAO4nSVgY6aENG+aTwtg4Esldu98LmgZhBCy/plC7/bmfjAk4Fdmd5j+QrCHeYrP4PLIKj1
eWW2/02onr9fX+6xu/DGLcZCNVGRpJN01ypv/J2o90VsfQE75bBCiUUHUuo2t573P/aCY0SIDQ9s
luIAHFI3SIclxlSmDTaM5GTvP9AVVcQH28AHBVYcneFAjpGGCZ1bhrBgSpGUa5ltaAPJYOxNTVCY
5p4h80OFOnS+QGtMxKTqYxEgIn0erk7vAfbuqOwW3bgBC1a22KmBPe72LoPOfCKxqpSN4xvM/hsJ
bSWeUVmX/SRJx9atPZXmXP/ckI2MRid8Nc/LTqKTmFROg4fb1ApnXde3qaXJLFtgtwESPDk2pKdn
WoHyHk4g/Peoddn03zshp+3F7jSMZ5lyB4AKhV7Q/Ozzy9a4m3X/gGTMHUj17gFBp7lRAjR9BTGm
LSqOR51SdLIP77vi4aKUJX+1FsZCSAAlq16kHdswjZxEVviQADgsxt8k7awhR5q9L4sqOFWV9Lem
RJVwVTS/rqaPe4V1N+Vudlog12966M1TfFj/SP7Vqe7qLtl+vdSrfWEyZo/9jn8lF23q9oyjW+wt
opqUE2GCdkhb0sc5k44iEi5Qa0/DCBumYZpTHAhvA1OlKljpEfPhz86w/yx9LQUhLE2wPbbVxJIP
4QmnfiKkoZR/lzfHKFxVyledwOKS3TwAJv6V/rW1/hYRpMbhtkzbCmgokPGD7zQv7mcGWUECByOH
lEr06d/+tP7VUgSaDLaw2I7/VGn1Zuv0r+abUjzNDgcyQhaSl4bRQ6CJZamY/Nd/JGSXOst5sZxl
68F33PflDfZe0kh5gxdS0iYXawiqt+9SCl0OW0znvbsLtnOzgMQiex01kLXJlYQjEqA1DZJ2g97p
DfSvnxawQv+u+3A05gPVSJdpJrST1gYWXLTRbbCE8VTlYjwllbRnL/XZ9sEJRWVlYO+BB6Zn9z80
39Mq+bAws7W+VTNM0AliJQu0d4NKcNQgrQ+mL1Fy4vJSJ1EIg/zy9LtJ0MbNiVe4cVyAtokc0vWx
ia/ihahWzJ664oyWeMu6kKmpN4keYD5PJC5O+qS0Pd3kxdLeaVxxl91ik6BvIw9AWokVZRGdwU1M
8dkiI2tbr9MeGB1IcgiztB9wTjwY7RE5kK5y34x0+9u26uiJxVZq04JqgFfSlQS36dOUsMicjZxd
cvyrPXIuULPt/t523RaWvjYN4ILZpKV4glsNiUkH9PgRWZvquRd+ZFC04h6vM0Q0+op11FoRjcWu
672naOI8WrrMuFPXX1BobT/TqoJPRNOnfsg1jtkUGe4Vo6A/z7LCG/hIS20nw9P5lmTiImDiw5G2
Yo2tmF3ueAs4nURMC428eenrQGBvjp+8oRVsSycB3YbT9dc3MhtISc7IwBRALCbpJr5Eg+ZuI4wJ
mDNgiVnLB0laUIS5x15XFJDcq3gF+6BZgPgFzhHxoQqfHuw9VYhNmzNesXAsCbeBSv8tj5jXAhug
mQH+Z1lCNBK+ntYz1XQG4+D5oRi/n6fuDioLujUOO9Ii6IHye9r08BBqtwWHpO6CgrifNpbCJiWC
usQkGj4oWTICmxarfbmCdxXVsxisRAbMIoHaUkdIeuUaSVTrKCiOGmBoRYT2HWg2a65y8PBLeaIP
18MXFeajr+liBZdfp0Q8Ek/wbmTN/+GPSEHhvtaQ+uQuvLMyHf1d3wQ8iRW4QlY/7BS1EtDoZdaY
5cZJox/lmVhP2xAMBcJcjgkoLqu+DwUiYhTYfWA2v1jIvtxkCmsLdv6OZQEHMr/PsW5kVktpPx80
/qUYvS2JzMy94UF493NnlFloiK9J/hfS6C3I9D4DBc5iyplQgixC/88LXvKDC71n4oLvXg6lprpo
eGrTeY7XjmAUJx9IV/kEHmbEFXmSE0jA6M+hMbyUSLWLZcM5l5UWH63Bg5+TsGyInSnKmkLvCLdB
qbEAhXKr09/a+am8xflJg40VORhQJ+caai5TwkJvNsMYOYq642y1rRPmHC2j81okYmK4WZN1wByx
36Ez/deDScGaGIrehR44lwzzqcBdocUiWeaq6XGjDyLp8edSAOrwoIuysihkbjZHHEboHNsLIoTP
x1J56jAg52A+mTOJYKiTAAPrIvcyVVLbzgtrWhVaKZGvo3ryY0ICdHk82QOqopoLL6GVG6ycREFf
CQWMZvmz9eTvhOXHbrw3X6qHBduQWPdZ1ZIgGL4+KafpJJej7Ii2vVwt1wnde0tNgr+W4KOkRTe1
sT7n32Lb8QOPlNABLWpIILfkobC+89lVkqJaaAP+y0vWisUkUKoGmqZGLrxIej+gIzb/jzite5fd
McBq1vxxibs0hz8kVWxU9PSGVklcJzqqVkxq2nrKyt33VhQSmZNWxVfBlUNvvB3KWz1MsJoA6DXU
Sg50oCWzzlsoWnXNFR0j9lsKVIbvsRJ07M6eMTHIwD6b7fEaE9MSYahQo9fZJVJoVfUIkWaqZ9IJ
erFN3fnPvuAEGX1Md2KprV+exGkYYCH8pfQIlBVNIbpQd9wXrRNh6V++x92gTlYoo7kcmkueB4GW
9oBEiN4pNii74upRSQ9Ao6azxjDNk+Ke/qr3ziZi4qhVmQ3IyV9Z63PuKweGsNEjfmQxSxy1StXm
e/HH3JKIAUX3xGr+XiIEANDvhzXo+kMIrPIk/V27crtKzKI5A/iG5eFSoEpYj05Hy3YjksqyY9/A
MCIQCMIa6QDvwHKAEILCdLEo5GbK7U9241UDuaj/y6WsO0Hs1GCsn3Fpix9IoC7PG3WgCExzCygy
mx3IyRUONmRT8jGFbk38AHgp0V8MeuRMnx/KWMiMk02iXt9L8vuAzPyJtjaQN4dEXB6iHr5f5/VZ
24/eW+89dlMHRg6tCNPcWMwjcuOyafSPEpKnj/XvslnfDm1poQMdMReGB90+q1NNNKGjZRRmXSqk
lo6FUBhCIjZRbL7e2yOKcbJvHTdw210Xk5FVrlNbwGNI2mHcm1ckYlfemH57lIAzxCCUcXLD6nMK
DY1CIqrJqSa1gwnKYtnZqCplOc0SV+nxq8RpqwYVEEDH6Myq9zvEPcZ+do0mARAkKNoNd/jutLDa
rhDgLt0FvWUlYBhJWi67a7sDs5knd+a/txeFGIM5bJsDMuuwfrBO9dOaPVuOmKBtELCNOKE8rz84
5xjHkk0iGtX+f4EUrwHNkpHrvHdcE4zNYzRYwhszmfVxx6XwcCKRCRwtAeMobtkkOH9ZR6uv3ezv
YaSDAnqvpyX7ml+4jqkgdWMkTPX8PwphOSh5AUh25fKIs4yVs5Ms2/6JLQwnRrn1K5rkn53z8LpQ
DaIqB8YvprWYKDGSdPLtAOcEantsJBQfhRmzW8XsEiwqDrmZg5jwulTfDwRoOvlH5/qNVadDgqWb
Hwb4SqKSNpsU3ryYQQcbWdUzC/XcofF0RUIQK0gH75o+wJZ53BX3aAxeKswzxYSQA4OSo/Viqj+1
4Mwr9frLJiiMt7iqloICD+dlrOH6TD7YSHRFAa8Yh8YIEVJH3UHaNL7CEUxRZ+Y1kZzm2RFGDlnO
2uZhhl1IM9kS1XRV1hNjmi8dlfqArV/Jmt4/H+ymjnSQgOPHnQnW3FDZMtVoTqAglHbU0W9qH+Fd
iJh4EwjgmRzrGU/Qy9dwJzlEOBYdUV2BEm/a4AFbgUrIsmacaSViTuLNXjyU+n17xBXYNq6Un/nT
Na45SsNuzkc0AbokbwV4LcEeTyvZMAmYFaZYEno61HKU1RfNWdzqN7KtVo6PaWdxJF9eLn+K9qAd
YFo4qr46WSzmVH5ABWYmP+tYLyq36jEmDaxNBrD1pEvVHTcvDty3le0nf8eOfYpPSJl8Cgl+2pis
XH/gx9c8cQmqOUpKErdh4lEMlfjQj2h10bctH0nID7KlL/ThPBKYCxJGIL7f9e3e2EniNNOJWJjG
F7SjNNmGBLuGglgQeRXNXBbBMbIjNYvE3NRgLYlh+nEQE0VUl4o1UwLJrkxLxie/4CJDl/fA1xHb
O+Kw9d6eNBTHgr6sGluWIfHYzhAr1PjOEn2NjXVabhMw7MkSFQwY0/5v/43muUfQLHH8/ts4yS6u
/UP7YtwYAurOzro476FDeq9K62KUCMvKCFNmPfIuofNu2zkXyWQbTm/eaCX52CoS31QwE4HqzHRH
wvVAun55JQPi+V9UxBUZJpGDE8tz7gyGAzLwZtkXoC5aFyWJOqO635rDuMnSUYc7WxXl0nMpXGt8
S5fQmeqOfOWGkFLtvCMoqv7Qcs/YhLJqRY1HXbmIU9XLy1x5PR6ppe9XmLGtFvqjoMCFcKprjm87
VNNPm8pv8L3tzmb8VKco8k+FZB3Ivthp4INxF76psbK9J9/cZXxe4k+n7+XNqFUcJFLpDdnatNGr
rm6UOKFU0hCwIXtEgE1310jaEec1D/vvVRA4h6vnEwyanw8Ycixt812tLyjhPCPesNRkFrvN1JgV
7Ye20EG3Bj4vpQpfntp5GYgNpPVmRoMoYxmfkcjmJbRALRcuGpf2kV291MXDugK/ZFqhD1iJKFtv
FeLUdtf5QhhAhJYKurWAwad8GA14cdI73yS8K5IwXa2PQXlBdMTdjGIeSOHloXNEfAGmHJBQS8vI
3k8yQuVG3jmGtZ845kOcFAhxZv39kSA3sX6AcmBIrxDSwCqThTdbLrEa/v+D3KRTs2PUClLJ+EUJ
1/Ueoc5NArROy14bqewO/0iDykbvG7QWDoHuVLTxF/PIXabp6OF/l0krFDtL7CAG8FfF8YvXtOLz
HITKr7laEOz+yoP7JuitdWM3d/Dwaus/xMCbR9i8StA7FVYtHKtJqt99K93fp4qyLVLYhHKrLKNd
rZS6ipCNZxYltACr1iKCUGwS1GpZJuMJxqQOfW2YzKruAedPhaJtVvmmGwXZ5w+a55+64X0yk4U7
RyyeaUmBA9RQJkMjdK6MPyIx0bAhxB+KqfyKO6H2SCjq6hlK0INS23umW7vQIH+H/klC2tyDPm9K
KGLVMFpncNV2DhfbbXonE3Sd6wqi3HtzREMIoSH3KqOqdWhRb7NJO+ZJ1DvUk6oQCblIxchOGmrP
GfHRJRMcWyS3JDkHInYGNpzwBM2MGQzoOs0cub47ykiSffUZQscUc5vQeruTnhy9mqxFbXBHpmR9
Jaz4/T9IhW7HF4xTmUBKzbx8yqwugKZzn3Qy1jlWJj9yR3X9spDCtsHdrjtawXRy2PwJf/6EKYlF
7X169CJLUCZcO9j3HrGvLpDQr0w3QLhb/3i+/IOITCCY1+oTWXyJZCBSR2Ydd7RZCuXurwFe5dg/
UQInkQCVWEmc8WGXMUV5u034ic2MZODbeck24pJroozUmZ7RZbPLS3PnCB4z1EVK1OtHMLZuO3rr
1ZK23P+Kr9Hmmvkl8APv5VqboLQqENPvX2QmrFIGWEZGnz3K5ymAh6nIU6BAoPXMdoMDzFIpJJUf
lI2fMJvp7/og0KXssaSm+MTlb8UgZVV3TORJK8RnzmeoQoGsoiKDtxVCwuzG+ZpVDIg5V61+Eoh/
XM8DADJNmv31v6G0VXUaC+cLtI5KdtSyH9VG83V4P2ebSv7bbQ+QpZ1qzdmhLRdflPQ333lcGBTm
n3fGcfouMqhpKcEcq4ZBIIWlJ+vFsVdaA5IP+XW1XYREewnZFMa4CA84fnZH85fAf66Vd1BJQndt
MB1ERqIeeaHb+8a91kmf4Uv7V/YfzuMjPVRI34yUa8WkkH/ma+WP9psQ4sr9vUWqg/MCJ6MwOjT3
Hv1azKlTE4GymIvTVOA/BGceZaYx1fZaW+SQ60CAH1+wrjUFA+OvK4iXo92g2871MmJ9oJ2Fa2eQ
WKVsnAqTVxbYKEdrZMxTdyWqbSLsPyvjG1ys1ocoAVZ8tcJeUwKCJQ4uHL1XR3zN4R4TwUc/tu/u
/AFtIYAHf09y1QWSNblwVEYttRaLu+NMPLCmqzFlu1nkqeo/cbIOpplThgmWWU7t/ZIwn3TGkazz
X4rwjhZRyFhrNcDtoR0t5d7K5enOzNlC5sRJcoXmA2YkZz7WQOKg3/vkykKMb6VtWgPj38fxPYqV
mXnrsVHHrd1HMIKRzhR5Tq+3T0OeuDr7I2kR4bWZORmxf+rn+FWqbIuVEdR5vvEV7o2YlPqou5JA
UMF8GRDMc0v6MTqgg0X2Q2+AFMBB1nU/0fIM/LZsfFSG3rHmGO08Ig4nzmjIP1/zw7F/0LmkJ6bi
DXRQ3sC4tYZqCR32Ct7OpB1B/fyf4ndaYB4t/z52JURHLIjYZw5boLUfoha45W07QDOLEonMTz6F
Z2pWmv+9lDmDcnyBsNIchBzcTjwBWIRWqJoFDxB2S1rS/nLlYfmIpudx4D6gxJMl4ABI5bNdlTQ6
wy4sTcTVTl9aC2qJHkYBo6Suc291efnBBJYaXkOMGZufumGMMDJA/wUphj0/y8EY0e4TWNChuMA8
11sjF1kR0kCTCSgv88G9VK+7CYzBY4CnvGeUFbUmJKTJQ1rKX/4xmUKB6f04fEvpBNjf7Js/GI3e
aQeaqMYznAHog+8TP9XRWbBeaEqQy7DxqzZQngsTyONykqA/GljeAT+tZrdi9SXIJWIGTid4kCV8
dt7skLQNHTX+7/Jjf/GyaDNk4zabAvBGBcXt+KXMRje+OvpngESeEds7GUysaLb9osM17kW4dvc3
qVpxmFohU5dlOO91ZdWuyYjC1j6TcN7+a9cAo80YTtzTkIioFac5d/sUDcoSxPsJzwdFvbpqIRY+
FR+OUDeB7BQ1s+Ub3XCc1s6ncsj8InnKbMmHW/ydttBvnfB+Rp9M4pwkLMfLlJvac5SrNpwUXMZK
/pBrIHlvfnt/sUKxqm1SEsy3G4cZi1VBiNMKu7nYvjYJuUTKR8NZuZdRsC65SZom/Zzl3sDJuGTB
cgB1E8adrkBHNG6OtZUGcPrFmSl1bKPxz8j3eIj4KQ3J+J/d3UpkEowbkovFhMeDl4wOrD1DlC6F
lTYPVgYQCSn2clxGij1efAEhJfnqq43cERiRWmzM+NOwNbd0sb/qWEQ5GHj5Zni9gg3y2sQDYJ3X
tfha1vz9qlk1SkDh7PGSsLI3N1zppA5C79wIQ4ZJps95aOdSxfsMo15Gimn0y+PUA2Kttw1kIYS2
fJ+WpzGT//SLLekTfW51dTJyq+m/LZLbuwlJ7rMbDn/Zx56WiwxPY1d2BPvsrArlsMUgkCAZhWR3
/Fgo1TQl/Zsf0UETPFC0pj2GfwXFje6HQafdMEIwc0F1fNHCFqoISvPDwLq/HEaPYy3Nv0pTfXDD
KY2Bol44F7PwNpxCfA0EsTSLAIVy/tc3OW8g6Bbehevr2B8nSRtsmU7uzLYdnIfSlmGz0/nd/fpm
69XSoxsWmtoq4b/m6Sz7eZlXS5ISsy274WmwbMiQnsXm064gqV91++Pp7mFKC/6azDs3wjLmP6HB
GH4nMxsAf72ufPK5m32kmylZfi1zg9m80+IjA1dSw42GHYST/R0FYiclxYhNk8d+yhvDhfAKtyT7
u1XdUQ1f9GXoAlMlh3JWZM+24Utwm3iKVGLHDMgYxhQzJNlD5UbFEjs7mM/A1q6v4EmjOYRF+aTx
jwalcYgUhRHsKVc+SnILUZR0XGSVJlaFtUEp64n7ZPhi6TI4pHisCodpjrIWjJIfLRS5pFZirgbc
w67PL7pXEmi2AQOGblUI2poVWPTY1HSE06gXnOVv9jRtu+9/5k/pnuKi5YwYwm275fAPz8JI5iJq
yJpXlBL76GyaF2OjNY93Uk6h61Z6LdvoW3RAE15EBr9wZdC6dtKUkTVnfCO633I0vWnUFngH5KkZ
NvHwc8ONJBK3bgfyJVg+yBkoBLRR5TEL6lRkQZNzLUf7XGPhvm2ALnpk+fmrsQfyRVzghZ5PGZEc
nhs+TShksVd83xO/E1TAtS8T+pe5TE2Y9NVpLU0Gtg9sEJm2cr3/Rsx3kR5k6JnzrlduD1w+Tm0O
unwfRnnvYRsQprJIK0q45gGol7Nl+9DMNN1Sz7aaQGOS7AXVmalcITlhZDKX5UNCYGTggjFadQb5
OYE9eO8HWTYQ8mGgH29pv4whTw0sCpNHs9ztKYzntighn6s2V43waF+/elsdWVu2gb49Deom8ZJT
3tiPzEXqvEWp5k5X2v3xA+jqiJoIe2O2WAXbTI9jh1fyc01R7nuLgx631NLFBUuj6sfc1U29rZ8p
sXPByk/NVQGzDCFSGo47MfSQns5MG9KGM/wooB4ynTdGzv46pmrzeUKM9q7uOOuVTi1CyAQoExiC
dtaI99G4/Ob4Sg372T6736J8A59t+h8KFmhyPLXnmRN/lZVf0Rqj9DZfKzMP4boC7A9PaIBRdB1t
lcFQekVr1yneTybs6PtrmcwrFgAUtpV5ZHWI60dn3l/2NNZbJGHQw9vRfVfMvMEWkRs+QW85SF0T
Bvvcfwe73GtgX9RyxrxbN5E32R6oftcIf4MSo+QArV8oEPG3f31rbjZZXbo4oypF+8rlDLEwOTc/
EfgcGoVC6PmFeLdBC9DVbQU4aYLAfOG4qO8LNSLLYqUlv3qup/cYgQH6hpjAwodqwlvXq20uPU/c
FmQVawrm1Dh3atUbvPMpu8m80dnDG9fV+eEw3NvZ47nfL6EeH5yaC69cTtQ0bC53uhl69WaTy5yV
O3arniWPL9wFeZT3dlAR1DW+NabqAKLGVr1CDAT0ulUsYYHrLSIXQMy2eZ7ZuSU/y5BLU0erA+NB
zVg2Fuo8OSJEeuqB/TL8V5l4AWnhswYdGB8/1zmmOI37dSLoWtI8w2/BXUpH15GsuZRs5a783/+4
KJd1dAjA8+gan9QYiLdnQu26Mj6XX36YEmfhHmgi15xU9dWrFm/AeDgE3YotrAHo6amcwH0L+E0O
30aldUGrKdmcQ45F+az5e5qAItN9ykGmRGDC0Kyd6yyiMBh8edK6UMm9/+lPHuP1X7QcYIQhl36s
9vwTN5HV5DErtN/YOk6giSI/3VD93fcVe6BLm8icVFumg772ySf4q5+vUtAgL4jvsmRQTq1bARti
dASsP7b4K9gWZS8chul6dj5M9t4IpFLOY8qSUYTZgluJBdk7ZBkIyk32j65tb2+tSPUQepA01jO2
eG78uUv1JEG96DEaMiL+tEz7/olhm+6jyXbr1hc1gd+rAU3+l8btxaTrerVANGXtNxsuUpvQVGI/
HsHRXWPFgki8pjeAAj+yVHjHeUMJh6R9GJ1KSsZOmjVfzHnIhLzcGQ7Jf/25+ysznUXtsVuV7Zmt
M2su4ZLoI3mongU1I3KV3hciOyM9sterP8UWf7F92pOQeMiwtX1D6zb50jPjaDdgV6xXFNsZjXG3
Ete9ezrAcpiahCqb6cmTccr5KY48kW2VrdsCxI7AKXt4yrUn4VZyDF9kp4H4Ua0218U1Egjubesk
GgcSToGn67R+wLTmWZzvWe5wNs7ZeIf3w7DAeTTK/aDFxfqLkZj28l9T6HtvBMn+hVwg0acbRtbI
X6OMCwQwJuDxyIc3ceHwM6xM1hZE/j/2i5JOF1a7XyH6j+b9TF4uvUqnlbrca2LEgXn9wPM/Q18K
/uO2wpQWAD19iwkZh6Hu7O5AyF2DwFpAe0t4/2XlhzHz7xYkxEfFjjBLN6Rv0BSVIzlURS+GeuDO
Vuy/dkzApBRw1V3L8ev/Q2+nJW8KSdVrrmGoosRlx2cA4XInazbtO3Ct95TKYkgJrXxBJaV2N8WZ
KESqAKRyhoggNOzD0vLeIFRuuj35UJMM4WrV1w2hRyEhmIL4RgLb2dK2ZT+Vs5quJUWfuXLqKpJo
nkh3Ek4uVHp9ypNW0/+ANo2LqU181lx32rjQ9583xerae4rguQMtNRHmLrHa4P5IeeJ8uC/4DU8U
4GAhnYWqOXLz0mw/VpiIKJ+xXK/zeAgEHAtkSjNJAdV987ZNm8PTdYJO23964rYPfM5tnUTSANDf
i6dm0VqUE3vokJN9DlFfcuomnmJY93/P2kD4cLwL8D5O/abg2EW9qY9eobJpJEQnnGamlAN9yqNC
pkAvORU/a8M5IXTEY7qNE3cHzKBSndpuKKzpKZmrEwaYC1LbjMnKGU+chzbtJj1PbpnriObO0XR9
qG5+AjlEW1ITfrl5FS+s96G77Q2VQA01K52ktJFpRNWsD0etBeoLkyGywV7qYVkz3oBiPFcBANai
f+EmRqX36uHzLzLIHsK5UKVVyiRSgwzfhmWXY0dG8sHZW2rd7E8MexK2CcpPJzVmWJKAC54fY+7z
DPVAztEzQsG/ElVjy9AZY8jhmYCiNJFvMREz3v8UDNRatjjgRq4KidOOYnFRPYjsXsrZTcYByQ/c
q6qj0IWWibJFkXWyyk9lHbn2ujjgQNVPkhsR0uLTDiqR0Bn60eUUcpRQfpQarKmbAFWFgJ23JOTx
mEkuC0eR+YjfiBiFLzE4zSvGeeHGgT0IfH0cgjzv8OX00a8PAfXiOYaoq4LWpSVKqF8tqJEpRZJg
itVCz6bjLy5fRkCf986yY0wKyhnrJ+wW5He8P8jmDAFkFh7UzODexllUA+3IDM9PBTpdhuIybRZG
nxgx9zSEzlvfkhEI2dzKzec835u5D1an5NpZYLx848IDjDlHbNhexYjcxTy9s1xKwC4eIMzJP75F
M82l3c389JEcDMVzmBrY9xWXOnOl0VeInqFu8JwN6rNZGmiS4j1da+O+LaCAuilbFzGXFQvwU74Y
p1UDDbaa5CtZpmJBpU8Q6OnoB0trJ+eoX9k0em0UfMnz3TFGxNGRpX3TYngFPYCRRqYsystknjGr
p3xnjPJMeJy6/gD1Sj2HhgJ9Ofmb0BuicxEqmu+cevM+RAZtNgDZjR5AgJ/frTvH/bcywMftsjzp
5Fw8Fk0Rf89e8lO/LAgmRvHt2bP5V6pEnRcLuaX5Rxf7QWDnlgf8KoUE5SRIvxgYzSjLrRGuS6JR
oZrFKbLQ3erwS6WyzUMHE7QJGIC7RC4gS1RpOH7eJDcAkLxtcvl6bXSlWw8bsgJDaSd/c0KB77M7
M7afTiJG/6XHOyGjFQVu3mc6D2N1I5cVtb0SarnBTcccq6fk+kqp48nuqnZpyfa5Vef9+YNqTZjD
FNGq7qrzYVI1Im7TV0Yp/DVOUpJ56zIenj1bmUjLqpRaBq4wyDIjcVcJdb9ZHMK0B6Rkf2421p50
CoJ/zDhSBy0K0rne7cV4F68v67ATVYH0SvpPyvLtwiWr4rc5XPa7f5cE0Yh8GhMsG0pHOfyj8qrt
nVQuqjR6mjekPKzOavwTfpEvTiIv3azt7m9fD4r1tbR0/0wl+O6BMseOobyKggCorx7/EJGaoORE
Ib4V6ku4xWHLDfcQgV9farzu5eGFNFOg3vRWYoXZ7QJxTd7Rwuhq0Wm4CgzqUOY2oOArrbcNIGm/
APzfCQE2bJVwjClcW2Tj2wIwPPteO+sgZ7kk0hZaw0taFd0DVxxdxa8jhEkaEzqkNfYGLfI1OVjS
M/wzcWRznT6kxqMitiK/XkEYuuUJ1Yoe01dPvU4GFnIty4WeWV4Khd7Dqx9PYD7eRBR/Mp96DQTc
vMlDHREZYUMROtEzUhQlV8zu++0V/09SkqXZ77eWOycki/XVp7G4e7Hk2Fy0enoIrWhvVAasEQn2
Na9OeOg3wqCAefQ9w00eOq+pi/Kjb7pONwmlXRgj/Nj9bJJBPRvoIB8TNnrS/i05QgpxTeY8a3ur
zfFOoThSEjRlr5L4taFl0pFFelJUdo/abII8ryBCpmN4yjuieHX/sRQc6+aDzlqT3ypnhoqEVNUZ
Y5g8pGtIb8q5Wgi8SrSBWFty0lTAHCmq9Eb/BBfzbe8CQ4F73csKw84uke3hCAJqcXqvgGHnK5fN
XKwDLLx4O5nGO2p6/KWY3JeZtJ82ls4iFkpZju4EqGk8MwsJtMgW1uQYraTZUCg2QlLg8hg8X0TQ
ZfDbX0YsJ8hAU7Y55HR9UONr6QprKiSLGcykLk1WnZt7wxpZxArhNrxRHC//ZPc/0V7BM36jsuXG
0eO1TImDtsFFeIi0M55T7nI2eT/bydvr95US+pHQb5jRVtxkkIFHyVGMTlumkcvdUf6G4jXp6cYf
CBSmMkWFRGRIGNNpCjhErRAAUD6zWZnvnlVi9i1YP5YriG1hY0PrK4UUISRjrWSs9H9dT8sbh/V6
suGriDVXuPfIs5Da2d/1pd+yu1NU3XXYrCQpjlOkaSTP12F5NVI69vTOpuEz2NwqaB14jj/iX98A
x8jdq6RigkyN/6sp/HAZPKrSgJNYniv5KmTAdDJRCgzGx3h3EoxSL2uFfPB9cta5d1tdtY5SM7/6
8OUbG7/8Z+otfvyrh9y57yA8Ho95wEi4F3hH+m92s9il3huqXtsci29zQt5nxD9Ivb9k263Tl1N/
RlffyWzjb49bTga6tIMwzj8rBDi9ZTbewoIiOcOIAIFGGFgEDnmkFh6GAUH5F3vhfAq2INWzHpT6
LSOsDypPM/m6JbaZkNbqRwjORKtcjV/g/DiQT72ryewpDH1oBAT5GtDvIHtdTUwdas/6IxfJcCqz
CSXXtH1xjTYVncGNawkOtacktoT+erkg+JZ/Zh+ekwR31pgzjbz5aJa5jNcHDqLvu8uEbB2zjmTX
PIIC5WnDfWb8LGe5r216loTrVsgRL9nU2ngGD0AwPMNGSTbF6w+yFFaLJkmxh3OANnB7CeKRx1TD
prggo1LH2J7GhIe9gHsmrBx8pZ4UgdDZrP86Gr3yWc3IZxMxC98jDcl34+Z9xDsbNQ2y7zWA1VWq
HvvFSwPqn27CLCpPXLoLRsurBLXamjVKIRGb4dXSuaZdj8Jvj1z4ac8JSUKQO5vpDwvNniH+6IfV
V3EDnerkUnLgzKtbc2bBBe+AllzYeWiFzos2BrhJEeWb75guLeZON3vfcgKeGCK9bbSmt8DTh1za
f5B9Hb/dLD8UyR2fsKlN+snm+cii7tN2YyJoUOjRV0IvBQLfRjXUpFU1diBCuTE7D+rRTqLHG1o3
+utPhJ8Mosw5aOBfGq2S9zWiPcOsgXOYaRXP14TGvx9D+Q7SL/dVuo3CjCc7UnGzv0GjZMSpxe07
2JpFnIj1HSSf/TnbfwM9JwU+qMV/PplzK4gpzYaoZSDbqJXmjZFbRQgvlB7OUod4/mNPyrNF1s8V
c6Z8OUbyEI+0ugQo5VWxO8rK/OxQryfH6feN4JUxD1zzTOirEUsgF5wDDaHcVBoOmEHaa0AyOp3p
Qh9o/9fCDDUA4eev5CWiG3bc/nCfPaRnAzMAUI0rV9DA4iz6GYBieV4Rd/O4WDvIIbGq/Wza6pr5
XX8VpsKnmqRuLlVZSwbEdHOI/ZdTI2mRxiYYz5ieOqjG2iU8QFxlmIw16CLt/6FidWho47ozfL8Z
u1LdwIfc1SWTxoV68ggNF8S29cM1Mi6+4z/UPWhWjjWAI3FFBAf3hL+bPPPlNQk+7U8WmDlkU8mI
4EorzA286kuQ+HqviGncbOdcH+76ZhfUTYTmWAJLsCrkvQmoWAgKswYTp6zBFpzH6PbYhVTBTKC6
jBbsG6iLv0cYeyE8twKc8qOZrYUXo4QSQzLDdLwr4zHHz/4PW2gIgv3yNPgWkwystptf/lpK/mUR
RoYh0qbm+ZyZrOZyRJZkpqlrjM+RAP1VenoHz0cynzp4tuDCKQf5bvvli8kpkWZZPbLednLvrnvv
j0ANU33gzIRd6r5u+r/xKlZhhoR1TKDVvMIFcJZbsCT+M3IYcRb0hztzIm6eog3QcrbnoTUFGhZN
V9q0slckJ8Vs4RnRuOWVzCb5xv79QHYQCBOBwaXs5ntEZqq+MG0kJopjwFV/32fzHJSRe3Jm6I4R
ya2OEAN8cpn3gSVfcjij5KxZSM2zuIweXdLqhvYqV08FjYWAYcPKu0it3qMlxOkWiP7yDH0Fkyo6
Q9dW6iv6XallHLUSc6oyEvIWhZ513LtVlLKEIhEXXjXNljmm7FiKD3CjLrYEs1eJVXiyyA1Mg8lu
uAJLSHeaqfuSrHZepDzu5DH8jS3DVGDqQEJX5KqViYj5Qu2q+pIsdBaxbh+6kzahwrkjiaZ2ftCq
FlY+Ujfr22kgXQ6ikluIrLSGnH83KJ1bppyIiP2iIhzV7a3gyoick8KRHHwyG8T12xHRFsu1AchU
Jdz4F+y0XDe4ir1m5q9Y8ewn4wy/RfY8tNx12FsViwuW/WSPmoaTqNfmTb3uOC67QFEYw2MKKeIq
jmM0lP9WabEeWzPToUhsK0kzqffuIJttYJPN8MIqCJS7KMQ2jQRgadjYv3vaDH0FydQxdrkA3u/3
TF6UgeAkg3bPIpRUVXpvn71VwR0ToTbGHjdtHhFL+YbTSQJQ82S1eh+AR2FcIsQ431GCD68pq+Hg
syg5PbdvKOvCGlrZZnBhy4+iDAExhx7RNA7AnRglLfDTUfq++eDaVCs1j6O8xa9CeuqvaWcD+efE
3XLx8t4h7nD0k5JVZ8nYjDCc95psJbDc+Tiw4dkLv5eXgqP55QSkIQd2hilFbBpROMBhXco8UD3Z
QvDQ5vFlLtUp4K3xdFoUth4ZxVu1krgZGxzjHxlwbJuKojx4BM4GTzViwaB+QX+v5jQDPE6QcTLT
f288/8xjeJVkJQ+qM7uTCSDJK5s0kI3LBwzmexQUWbzaave+867YcNsR9dI8dypSHRR+4CySuXOI
U6lIDN2k0IbHdLZrF9XxF1g6EW8fe5l4zXAi2JghbrXrPkEw5JLUztM4iLdhkJFY0X20ZI8AlZSu
owqgqOb5fS9REKOcZ7mlsSmgiTYx0uAdOjJxL6EW7KL/bVCO416q1GN1ZsSMamJvYbWj+rTuAx/T
0CQJMBh43GA3HUd49mt/0G3+wnFHQeGhbqPJJyA55BwyK8dGphhWJq8mPMwNZUge4m8T/UMaLKN4
p88IYF+nLvdGuP15TcsVw1Uh5CgaeFKQuFN79gTsUjfg8tB0pGl40bhqnPQPChv/7GTw6QKG+nNA
oXarfEgirWPo2QzN2nxUIHcz2RGkOV4mDWwOFG01hzgvsNQNwP5kBig1LiWEAmRXr8X5gvhQIqJM
Vvnfj2tDy8YPdSiC7V+Q/U4nw35m+L4IwiHb2IvldKGnj+cBC/9WnZWwTbje3K6NdUOJ2LAICcKv
o3FEHNXW0G9vZkqRs/H7XiCHFZHuacdttEzOQlauBBLf+WL+6DL+5+T3ZRjGd5tKnhetdtrJRx9t
Rq+p8TO9H+JeuGyydR4CkofReXmC9gu+ajB+cHBrUUN8lxn3cIp15wKcQ2+c8yTZ8s3RSiUusjlc
+46YZlvsXiiNw3qKsQWp9LjSD/JrrXpVRnLf7hFSMO7K5QoLeVgnMnwl4uSOsM6UOEcx9V3qz6c9
poZxPWugMwOmf/QX+Wj0G2sH3KEtDEyU2sGLCI9cI+FaTxXNxmqzifhsOQixVIqzmc28Ow6OTS9K
XE9ardCSrIbLtmDDBv5U7BYkbMHxHohZLB8Sj6HQk3jRM7PRww2K10cH1++4q+2MAaWmJOvsQbTQ
S4/kjSQrNgIqGkXZCxPh4Yq6ZIi0+iIxHk7yYz6fJhS4FcAVT8gMeDcrzT5aHz+7DSOdXXJuVqjP
yZp30kKY4FyufxirXJmEqr0Qw02J2rutOnJ2HaU1L39ksfMAHyDRTGJvO0aQQDzgg9GXZuG/QNpF
RUjccJoN7ziNUJBB36HpgunMH8btLMW3nTOgYqFVYT/Fx8Jv4QvCsDOXfngTMWXK7EGaWBFHjxWb
cYwSxL/V2R6Nrp3tbP7taICa7KluiMjp4sZCdzBsDedLJg6nlmCwwQ5BUJlJdw5sZN4iZgbAytui
NTINiOeqzqh3XYb9dFvw03ih0lvFgzsrB5q4bv1jbhXb7pNDSRzH//fQ4iVIEYG695ziZSI5FLgJ
t50yT0oI2C6ChBvnt+IjXr0D+bx+wiX1iqtiwIH2uALyfXfqV4Jv5Wc1nIPJ/1qQK1sAKXKxTjc7
zph2E9amaUpLgLydzkXkPS8WeAnaGSGSF7XCCjEm+TyqMTDYosrDE6O+Ajdxogyjpc/BgOpUD1bJ
K4McQdPcyl+QD+q3mXEiAFUXNSP3Jof8QB1W4o6AZ54dSzDTNzjy3eciuCAYo5ykC5lyTyN44zr6
UQW+dKVjN7X7nUmICpNe8+LSINUXkVsAhxsJGm/cQxrthlshqULePzwnHodsYvtjE6ZhqxKsmSJp
1q4vdfQvfV6xVW1XXUz8yDs5MwIrO7Lfso44QmUDOAB8GWCYqQXto3HLt3k5fH3Gfee64kVMfiPx
1xpIDbNMqqTrq6WRjskX8nuGOaTzWa3Ss8nVHEQiXJ8t7SdOJK9+eMaqhQsnfC/7Ya2mXWyoqYkg
/3Tf8RXc3zYrEb8X59yXjYfvLachD65TpCS0t0ovRowdIt1xGC+ouJwQX5gdHD7lkQiUw3Act613
2OVJ52fDV6T1QV9mw12KcXjK5x1aIdS0n7Vb+IrfQOI+CXRudbv2wfpcmPn2rkrwZl7mIPnsB8Wy
dA//TLlpyTzgOCbkw8wrXVuo3XXPs9h+rFdTiFy28kUlzMssKLYPaf1eOQtpStKo9TWu4abELSqK
UZloeakpMAcbDT0S8EWEAxpvByx7fT7nBNIDNSrhla/gSeViVCbS7v2/AdrMSCHo4V0n1fAYyAn/
nFl44rifKkJ9oso5aQFSvXFqZw1nTHEg6nLAxc8GWGsCxobeOj3xRM2S74MCj46h80DBU/SmgD5E
HDwQGiA3bhwm4XdfVp4wjugitDY1Z9iwk90oSk4wXZNy5EslhJfigapWXYCy/I4D0RNMcoeRzwlh
7PC0HRibf5q7kBuhQRNl25bgghYmg7ydj/MRXaa8xCj0dq2sVmmiuR7FyK6e6xwhiWHobOwew59U
KwJxDwIpjLMsVu4XmTG79Lj0w0MUwaxh7pkuCEbnJv140/mffeAdiXu5CrubMNU4YHUPZfyPWycO
coY1HKLIt8sC/xJWzPTcHDj2xtisJRGXrOeSALsTJ83Qk58iGbtLtLrfjpJc4WYjQDWbAprXyKsx
woC2GuZKo1Xmo40KrdkdPJ08p91YJgUeh9HgjbOF7q1Aja9y9JUzc3dg8eMQ0JDUrlb42IuV17iA
vDhk/jEOfSKIqXjmV15sPV0C9KuAj0gdP0t03i2P5Ukc1nzllH/gnpnki+7ZiOLAPWBbcjU9TNHd
V6KrU/r5fG5k8ObVrxsgJwsWpePkvoHhj6H+O7uEWXfiLRoPFW8/MXqkWe8wOGQcqinja02I7Z6j
2zF6/3Trfh8XlkexkPNAtW76/I7A2c4RzKMMGz/h5yeZ18+Ryhja4LeORDG/YEWJo7daLWQcIDC0
7xpj5vKj427iRY+kBFUYFO3X0aWnPgVHX/qrYHsdD3wsXDHkvkahs0kLBC+O81eJYhlV/ZZvQK0p
9/j4tndU5SgZOYedx6daS6wNLP10QOqNTOHDBVEoBurWSO72Q2kAiUQVSF5psrnqaNoWeeuJksE1
wEEp6NjA2hqmjYIOyqYJ6+7CG/aVx0nXUHHM9YG0JCG85xggHq0J4/c9ao1nXQWX3gyDf7wJGlGF
dTog1VVo3O9quiRbMi5WjXSfUtez2NzLJMLRJibCXxZX/o4nh7g/HzeVMXOCzDXP+LyZwiHowoeh
UR5DM4jB7Bzds8XeKe+e6oXQmwkjne17zraWs2JZ5JUsTt5OqTx+pN+a37SVXI50PTc7vclsvyY6
PmO15bImuLF+g3yBs0mKddZWjUYLQr9TyNJfbcC/+W2Du9OgMFvu9JK5oiSND9Sp8HdQZlumbfW7
ZQ7GuPdBw3w+Gu5TFOMw4drsy8kSuJuS68FiHes1hQMvFTswZTgrXdbgJr7eK8RYbMtDYZMx6ljT
mcme4a2QJZShtA8yJueDqhoJCyqghWxtJY1+pk2KFPRgShWKkqM4Ns3JudFowCASmHDHovju5X/1
qKyWtKCDglg+0gukpKrvSTajY4NvgCg3jZMhKmy6+wgOR6RkZzmf3/a+o4C4nQS2fZUb2IRLyx0P
5ymEgSuIiHCeIiWuXkEtLMUYhs4o5fW7EU/2Iu5oc2tfHpZAlXHzi2DljVWAwGLxQ56HxsWCjW2Y
uX+uFCD0lyuDkxqs/Y5iGrfrr9kUZz6+fAfkIAyt6NjryWfMOLyiAjzCku3Y2M0yiUFvpv2CGsRv
L21vwXJge7otq0Ka2CCZCwBDDlzk+NkY95iy4etrsE4E1CEBmCVBQRDz5VxSsaWma/FxErtSw7NT
/NQb16tbIyNQn0sImxntdNWGllWQ5TcoR2eHTF/MZpCtCWFGtQZ9Keoz95s3YILoEbbHdt9sXqCS
ss4J9/vcSWbPHn18Eyp00SbfyKgV/XZCtufFzz1ncx4Zdzvs0vLHEEUsBByU6BkCWmpAXdrxGRQY
UKX6KkkfXSu4dBQZtIjmRsLPlpT8bBiGzIc/IwMoouKERx9fP2gMLR0AoiHqX+0WXlkbFtAfK9oz
QnILrxNNtNIcjV8cGcueQzTzBiWYcmhOLBchoX7RNk+zDevocEv7F/yc2YCUrY3QyY8EMXzcsoHQ
SWAkiis3BbllUfJSZQOYh8QCjkgufoTEsHmr+2vKyDBkXtTW/Hg/tiIBZDfiJzRUadC6ngn8v9h0
MDHOmVzhboE4+wW3qgkujSUCbLAtT6zvigQhdLvVmxHYD1XGIkUprsngbyK0QtIVpRI5AL2OS8m7
GehBNbQT+OoGQQxj3oxjDllAAs6a6yuRqDkuZlS0k63VxrxJ8wr9zQzn+iGSQkcarMylfpq5wqGf
DeqIDUelzgbyt4HNyRpch4huJrkab+Yy4mTD0B/KHOM6WnbbrlX1Y5b9fe/ZBYObEhjBmEY23FOK
th/61WSmTHZxh/IimWzT7KLbnICCLK+N+QvD71NHmxze2scs0xsecijzWPHRNSzdnG6LaaCAF0gv
dfGqhm91Y60zSiMffSB60tIB2bbnQD6oRw2VbX/UJNCJM04vPwZ8aW/o/C3+8XKEOYrGUG0nv59d
QfZB0Hn5QDt7rzezk8GPQgaKg+9AKbjaM+uxcVSCPEIByyzQ+OHkXHtM+w46O6zRZ9jtL+0KvrQp
GRZ38jRQdCRMmrv0Yk7Ycpgef5wZ9mA14ia3qMe9KmW6GATlU1PtcV4ht1N46qxNos4HcDEzsfGp
F4mojZVZw1n/CBMPO65c3Qeoj80d79US91SGI3IIQJxKSDbIAv8LRglvESV8g4fyg+LuDI7IOeTi
SS8VFeYuCD6hSZ1nerDvAg0e1SBV8/wftLPXzj26VQhpYQvRssqQfiVDx9+Dh2+TaflbjxEleB5i
4vKa5w2xc+ArZ2T34zhljrgNwf2fcKySpZF3dP4AUSQeJbgmQ/N+w9j6dEl2XkklmdWVWvGvIK8F
YszEJTmbzFUNpbc3GXe/4KfFxdvXU5LHDuNKHicxmGL5WuGJDIzAzYn6OwOAA6ajH8EL+yCtF2qz
hOVeObiUO8BfDk0tyXtX5GJbcbIap2qBBLjEi/o+9rUF3DcbSoy7JfibMu/qdGD3necwFpUIG7fE
r31p3JRC78f76St08VBwcycQ2FxvzJr0QMOt2EHM/8KLjEYkGm5VkiT/b/h4/WkGXQAdzH8iLdYX
5Kw9p8dRFOBm2HONNqj6Oxr/l872TsPwL/QGFNOKuClZ2NlRdVQdqIPuKM02J59Njgl/nmptpe+j
3ZOL9JYqolq5/rN9Qb9PF21d+howBPc4fV9W9uovTh0qb+f5ObFsbRTlt1H0f19u/S+EcKXXBmux
m4JhZIg92bqWo2DsrILmEhBpKt9NtrB/t8wfy/Va3Iq2fQ1vXaISu6g3qpX4Hy2BnBx+7JCGeSV/
JcbcKKjQNSkfysElCKtwpVRVnA5TMMhrZGPS8lzB7FZgq+eU16G9cERJhjjBKf49dfWUpmgPwUAj
RZgp573JI6NAAe6wsRnuK3EY27l/aG05Z+lAEcjj/4/+FYX/rlNubf7Hu/jX82A7SwrKh920kgnC
MBW6qHWPo9HDqVBrPKl1X4Xs6GjdvF/IST+jAtlXYeOFUAoh4MlyEP20PMTy+VOXeV51XTjlx2b7
52SvTop0x2SDpjVZ1I1kEFjejBc0exxdj4WFD/7yB6mSzb+AC39N5UsvBxJ4olfd5btWWw3Wn10c
HlK5GnRlLytSoyLD88GSW2WjekbMKaOLRKXsiWtxoxncebqksfgjSaX15GA8ism0WlqhqDLrbmJC
On+BtsHh/04zlvpa7MNiK7zjl8ZbFmu5xZlWff4rMvWvoj/Ff59AuTT0qZ13WhQNtfhBGFr6UC8q
XhA9SU7kVk15QYYH2vUwPvM7fPttDjmSY36Ofke2aMJOvUpaqVxLcG1ch07V/IitlcZQElesYK+v
NSN+K1ys00FV/9f6M9XTUTnJGGt1KiBiAhpFpm0z/4xlh7Exzebk/ZPn6ry7pXbyTx2Sv52/jd7o
d4qmBMCqK1P3Mb0rPa8lnJi7V4OzT9AdhWzOb4pKYfqPSg1OouSy6jTw+y2zsGUg7ZALOGFnJ45v
EfRT4CHCBNFBC5GBHuypcs+IpGG8Kcf33/wJyxmLUSgzcfFzzM7wC+opVzCL3vqILCksF/TH5xDH
qjG8LbNHPxQVgBGWo1LjIjHIOjm+hCtgvf0LvV+MZHINRQGB0oS3lXATY9upuxTeyQit8Dgi6ajr
y2F15AaYEUw4RDFHViZS3pW62uiS+7nF+MlHIX113GkBjgMD6E1N5OgET1A0+j2cqTsvnhjd5WBR
PwB4qYHDoiklRZd3n0kR4S30hEmzx57F636GsvzSTjhS9VSjo+KKbVmBuoaHnE7gKf505ayg9won
AIbXQdQa9AtpCwJLTlVy8dyOj8vgDWsSinpCVKOCJAUz67QFe53eDmRTQYI38A8+RlP86qWYApzu
v1V4U0TajxFNQvlD0vWcKy4uvegGUKcOfMCgZ37dPIFWewpvCnYA7dIwAGupNKoJnvsKuW7vfGyK
4xvJNDPOXKc4Cd7p88jr4VmqDf6jASDVxvl8+vUEJKRhANWGrfDAFHd+zTigmPYzWXAvuwyhZMIr
xb0wo2HznGPGwEvWhxP+f2qmJ8LkH6FxbYQ91DpX4BrOYEXdxHEu2u1Ss07rcSSU6+J6MpS37n+Z
HXbqgvjHKeMwLh4/rI0UYZjhYHidNLdeBNWITF14Rmmaz+24vnx6TKRXkcZpwO9deUVVr9DwqH3K
QA3itD69/0PudQwfXagNfBpuatP53oefRuAc8GH2utNfdpvfGdPraf/TKXUNb36aWSHzxMyPq894
0nr8mVZ1R767DxTZ3TNkMCVgmK3avnkVaJYoEE6ITrLwXvtFEeCnNmVTizUO4beHLhChbYRsHgCU
314cIimjW0ZJek6JTi8aGmvysd+SpJiCIRE/alVyR1MmrvOfxDnJ8xSMvOjjMF+nJeBydJjVUsWO
6E7xmbwi3isZwnHXHLW5WF889IcwTyoGuagxYePP4UVN08lcSbibEwP903bDzsMrP5xvRRLObo8S
6n9I0vdtPryFsq9VmxuUyy1+X5HeN42+pBBchI3U27byRyWifwDBTgm7Vt5ULEOApb0QiJY8PIKN
92qdFj4SXsqeca+Y/770rWPONXGHXPW/V2GEsh3+hktok51Wdf+EmwX4cQ5l85aKBgP/nYSFMP0Q
bxqQThTB3GRmufYnwwyx7UZzGUjlzGsfWojW/XP8eRL1Fp5OJmjCGJOolFwBlVs2PhRXII1TGOmw
y8r3Gi9hzjEYS/RmaMJZvjvTYEwueDlYbxtYzcvG6ZiV+n44JmcE2QKYKpZw+KwWo6oVzd9o1S/h
xGzFTNWeL6F0PHAG/KBugZeAgqbXN5R68uqJJnFNx4/jLER82ckyTzin7Ny+J9GJPFrj1wv0vSNa
rma58Lexsdcoc8ifJNzGxqCGDVvM1YkPnyFqS9q4SUVhqCDi10Fvnl3o6e1zAycHJ4Nnqnpy0ks4
027eksWbInVjXJimzOwFJOfUWz2qpPM8Jvuj1VFYzrsJHWVB9266vySuFlkTOyDP+GTUUmbVgo4n
SurVjOK4q3o2l7LMYZt/qm9L6/JLjM/HCEBoX3UTNYO2SIeTDOnOWfomCh/R/+AkahKRincogOvd
6uYutfxd+DB6rSSPx3RO04PTWWgx5uW3dpO7JjHM/83wIcmaHqmFjX1MWc+X1QmSiPAsuN513m6N
TXGRRSPGoWAaVA5/fv67Y/KqBdUX/+TVzz94ZWAUdQ2Ynyoz5drW2lgfi0h0PS82pBXYQWsbWtBI
TfDoAV3gglJMquTTmYNbIBj60on6dkZor7Py2TX4SdH4LMY+fu47ouYVIZXYDERvVOTLc26qTAd/
r8j/gGuJWPAyDA5UBjsIFYvc2zsfvckpSaCwADZuBINSrj0zuAEaUB+CMozXjwtoqh5uLdIyCt5b
FGMIE/PmCPFIs6pHK82jBLEuXJJoMZg4QwcuNKrivTr8fvM8KbDRiPO6v4conq5CeyBMSgUkN1KS
AXYWikqgA9RQcG6OjEP+yR3SxR4qAVHabcaZNVbCH098iCIF9LorPJWIxe+A+/CC2fZqYIB4OC3o
hm2nmF5CE4r7AtOMK+CXq1+kx00Hm1ot+AUxtghIhNVQtFFKIMe7IIAanEdyesspd7nLKl30LG5y
lX0YZW4suoqCB2KcuHLsJ3pzN0lCn0ikLikD3K12SGYD6p2nLV0Eo4qynPaIjX7OXzQ2CuhfmFLl
uhQiIPFHf7YqtcKLmRleOuii1P5LKKM3S10KVb2XsEkGDhMkQFpX08mBIF6sk/pgW+If8AHPOORu
yGy1FLv1/CJ4yBb9a1ZVd9ljHPoPgugpDcBjev+zqOWKcKisOFOGp7CQsyIPwp3CYz1sPrAfpm/7
+MsEZ98rAA6E6yfochPfkxCvXM+TKZlvEuHfE9S8VtvNqp2iIo7h3RULiJdgeD99oudEfSCPgMPf
h2OIhsOkC22bjkNkMYcauIjzUHDHvlT3FG3QtUAjSxWqneZrVSURnclptyA2I0P1YFOei6AoUwwO
BrfGJUU4cBVqDR2ni5SVBvLIrNYy2vh4oJ5TR6PtsideM3CZr6SfUvebxaOWJQeP/s87VI0U1TEc
47OK9l3l9+GHa2J93cyk+GjM4YkK01l3kjswyvvTcpQBAMYV1OHcA29Tn7zEFA1l8oTjy9CN65zi
YYs669H+8JAzuWL72A0RgVEBRYbq4devPDgcD9BVHXUoNmge3UsAJh54WplcFTeM5LCuINKCH1vi
wh9wsh0gPh/xMdO3EUgLXXLaddAE9mDIsURluNAMANHLz++LPNFvJ3vjWZtdQbWGdyQTkSUsMAGG
a66RlUEZk9jF4q2UqpgKdnDO9egxoIlFoFo6/T7dVqWXEPl/MrOSHzDGDHCJr6Gtk/wBh4NYY/fS
UjjaKtJu1rmgAHdLHptM7bZI6qXQ//6cQVJdn9/RPlYI+H0YaR00IlOTxyqU4FkLyxK8yewPEGZG
1nuunP+MNQT+C8s5wi9lKb9gXqcl39JAnVdnNAJWiPC7nNk8wS+44VLYroNe5Yg9hC2KisODG/WP
hqw/urvlfST10BdJuESWQjlUQ8CQX63rVSxRAc5Vk++ZbUgSO3ZIh3YyoAuwPot+6ogBeDDd4n++
bh+VT54OE5VUtl0JXbI2s9iSgDRFWcdJknAYE1pKDIaq5RScESeVlji442d+441hHQ2HanRavxy5
ab39oT1CzLXLVuOrvnk0bf9Wu0QCqfEwxFffzYynOuImTgWqio5HDHJ3krd8taoAPkI61tw3v3q8
hrndaMTPfjQXSegIjXnECg8M43Qts/qMQK7enUjwNJarJxoDjEXZ2qZCITToc1wHx1gZ4VLuU0fl
6+okYZWRQsbSITpuYM72yAOtpYVFmEabEBYaoX7H2d1kDh8husMsy0TsObrvUjgEPiIY0ORlRG2V
47KxD/nE05LF/Ipfohe7kBkMNgG+Y4bHyZak43sC2Tq85X6LZ+vDMdTVU2PfWaLJzbFxEfYvct86
/Tej0e0vbD7RGa+zv4liU4G2429RQsNvrsORHdNBxv/T0iw7UbrBqpaAnrTl6iJV+XIj5ieA2FG8
1Dva8Alpwy7diWEjzCwtA+8TjxkFs7ByNM43HmYHTShnutqZu97mY2XAQRLuX1PiYUb3XKOvxDiv
O49WqYV9HbmUBGHbxeEzkPAyKMR6mw9cXFYdlENNcBzf4lGGH2Pf+oZal6Ix0Dp+uSVIF2BbbaqL
RrB0SS2UabgtliQEd1B4MK5KyM6vJ8bvMiXoi/l5UvbUDYPBfT8Twgmg+Mb2pVr1o+ipz4UlRIoS
0W50TdEmzRbPV2WCajA08JkY1jSUeSs2y0aUSh/37geCAf32z5RruZSZW0RriXQ9xTANdjLNf4uS
5KVyRdEMTp/ycHtLNqdjTXqOGL3d7HZprUvZOH9tajxxCpvj7UKxqg/Q94SQHYAedyg1vnFeYn9A
OENfm1KNd4K6W8Knv2ri9RLuEAdWYZjsZum6PasGOqunDwRcXyKUtuhBS3jcnVGXffEb5N2YDJsX
ViMdAqsop1CE993NsV9hCKu/1R9Mau+7VgCQrcHVrFpC9KiNEReto9NEaqxYPYvYAly01g/L0iYT
zGdvxeqNs6xTC/cmxrGmE5L3HddY//rLHuyPGca96SLo0NOm/zNuDiSQ6aal2eejBx/VcfwJAvKS
qTA/E8bL02kOoXtrpDhdZBgFfbs3O3ikNEgdvJfM64/0/7th6Ad4OEF9st2zdNHovM7Xr94Z6V8r
9ow6xJ13odp9DXCbs3PhHCvu3GQdOWQHdbc836VZR7wBsFMv54Oq+8MxHfoR+8uANx+kkiwZ8Yxu
TDAM2Rmo143WEZbwG565d/0EeiCvXGFmCa4ZgRXIbdbmMSLgU7zrdOo/3oVuzrB9nTOtfiLg9YxM
P1bh2vY8ywJK1e+iYzfQlljF3doyH3NJ/AU1UOG19JSkXZaa7Q2qPKSM3YiYxAypU+br6OgI8Iiw
ljBKDO+3S7X5DfulER4XryseM9lNbB4cllHs3Trcr1+gEhPN5deQmFYiipPd3CjGpJsJBUJsjj+B
k9XoYeQaNl1Pg2c0tLYDvKIetTFsdDeI8aorkCG1Axx5nTdNRyBlNikNLFU23Bwqm0ra4edMQmOw
wJV+RpqoZSsmaBVxzojP61bU2JGOL0bqBDTf//szoaZ50/3MIVCAdK82EwpIAY+oAlVOL5C/9nzy
8oJvJruFfeXP5qqZzlLo0/4LA2a9qzf+ex+b6M9cFwWbCQZ4nlSkiLnGpyDeJr59sAdYBe2fsceP
z3ozvVN6JKPQ0JHQ2/g+OxIxNwskrPhLm5ZPflpavWuO5nuGMLZ0LXiIwBYzNXDxJHvDW9hYUQq3
XTl2TJFs+mI7aPsK7FYAByLoBnj+rypi9HXu6Vg7tlVadD5N/4e5VqflIXFMA7Q6IqheJM754nCk
hbObJoIRHECRg8PyAqycvMPlICxwxWpMdgCVfOIiW4T7FN9AZlcLHNu6QCJMXSxiXA85zXpRtKGD
YNQoAjMiJOMbnDOF1ZsRtNkr16AXkb5fynsS+krq/dF9s9T3OoDDuGpTBj/ePkPRMfVhigFD1YRc
FfKkjrPMa0tQFObqkoIA/LfPmBCeHI1CLQAZ0hOuZ1kyVQCe85ZCRH2iWY8mu2ZMh8x2NdnFUiqr
SOiqfZY+dspB4VZGWHyRChQk5deZzHFTIXt8OUk2QNTEGOFFAegY3IvbHhSEv452cmnJqZ/RTHn8
P8m9xoqVCqugj45Vv4Gwl+uxm6SAzi6OKQZCCySBswPK2+UX+l6NU3fZ/jl9qReU2A37oAoYxA+Z
SM2FM0L/tPFJ0QLArQkzWMvryRqj6ccNlwp/yOi/Ur5V5tTIpTh6olVpjO0D1MyscL43kCTbl5jQ
LDkHWF50IQqPG4TMzyxxeewlmBJL6yuzWnqbGxzKy+sJ5TXcunrAZOVOG6QpKV8Pu5kCYOUiJ0sF
eaZ/hDEGVQPsplDqnzA3nkHGqLfcnJH2Xoi5Frz8dxr9XiHGzMOLyEMksuZZZAQxBkE8yQjjebjH
GaIAcr8O03uxp/caBaQjilnwbXvwRXBUEzRAbgMsPOD1GNlpGtiYZEBEj5uH0HrBU7bjIugVG965
P+9fEIJM1osTrdTViT1ESZzcRC9qrfY2AFeXVBoBcwscxgQFbvsdqx4WPhdk24dBPp6R8+1NjWe4
QBECX1j1obLKN8LgkzxYyMEBq1xNvhKsyhlsj9uRPGuyWgNyTfcDaGqz0Kd1sAufLdVoCdu8DEAm
eIGRl17eMV46qDeaSQnwA8w/Q1YqrtYNE+gkN8kBEXzJDD6544j9J/DKqjJK5ZyRmRVvkehibScM
MpLF1hu4Y8BWJuUvKXhj1gWto3Ivojhk/927aXmo7nBqwxDwfMdjB7Fz4y2dI7yim1nt0/Fo2qKG
Mol/WKXdSeVnd6hJyehBShVWKLXNcJU3vPB5p7rmjPOdyXIdJqCkCm6y2/VkCchYcpUTFLceVTMc
RliZ6Rp7l2XjxIgk9Dywk2ep0dypL7/dgv2th5ffGl4zf0lx4vKqGqtUOIcpFdC7BnHkTZelLcJn
+pEeU1CEcolRYCGlfX3Q9kjH1RrYmL5LJB9Rtl2mzX6VP+3EMGZlRe3JqU6ayKFaTMH2N2bFBkeb
DLQDxW0ZpUBXoTvLQBcXsZQJ6eMohgz/wKsEB9srUbbQEa00PBvBqhi77FXUI4KKezTzQCLjg4X/
FeF0zKMgN9IJT2eg850fo0boYAxaZEqy6q2dqscqWcjmCEXJgp5PERuRFTmFLalO6fVmhsY6DECG
Cbmq28bFDwF+fVdJCr/qlSoKqa4hD4CljKZ1XErF2IV/fCNXDsrOOgmphOgsTbofqZ9sY/67LAki
TTFxYg8WyztXKiosbvJrbQUFjS2mTOmqqCHvaeG3j+z0wXc7X87AnnHyrbcRmOTeLza8lQs9OWaO
A1J8cm4Y5l+GEtnIJo7JXcl7118fFBHBD8KLV7qhkHdjySldhANXLWZQDhEcPX2iyT6xJd3KzadS
/LvuAnLW0DeER80G+XB6xefPzD95NjA01XSK3rlU8lszjOb+JYkk7x/2Lo6Cv23fWQTWrah4OMT1
9m80h5jxke05CE5PLddklHadu/wyCZRJaEX2ia2ZXoPhLpdKAx1qckvQOmAIBPJqlOH1AcW+9w5P
isMbsNNgbqwZhIKh189KgS0GYQ44aphSDVqIvlR4D+qADM2QfwgO+rUTXYJBNG+NDNJdFYPuGG6X
B2gtzDxHQTMeb9Dxk8jaBOF2aZusVQ07q1FPoOkUDWxKb5R9d76A9YuXokr8PCAN3Nk8gz8r2len
5zNi0lZVF8h5VzZsvnrFHAhw0DipY1bCEyVd8gW1LzLD/qkx8NYyj+Bqc+zDlk/rCx7sOJ11Vz3v
99GY4vo+KkJrLCE1Dr1O+YW8hIzy+rwLvixnKlCSkfr7jg2xE0xqBWUwjaQetYdh3NunGkfsleUN
o/Vdz9LRWQItMi2jnrQbitS66eTWF366Kt/5UeezSih3IwEmC4UVxT03Neh7U/xVMmb/mlU4lkbn
JzLC/xhrEV+uPK0i/GNrxi/EIAnv7I1sqDLjaLjoM7NHRPt5rXVWeGJiTQJ003i2PmLORwHPnfdU
lirJxSJnSbqAsAq9keytVRHv78fc9W5WrxMHskaBBstSYtHTOp0769AMaUdlWUuQp389UjUiCXWC
1HHtB4Yg/tsDm4MdlLSfhbC8zsRl7rBy9fqTtQ6BAzuRWAgMu08R8AHOvaC8YYrsTyepGjO8S1u+
6yDAwqY7Zizwpozu71cD1+mTaaE7tIQfgoaUogCA1xB5HlzB3/KRBoI4vPZyJvYGOmFvG9YM1SUN
/Krt8H/WNqfRlymj5PmRntb4LZve4nV83cy1qGe0cZdbHwIggiLsD4ldnrou+Z1Q3ftICqMqSdku
vZPdOw9pDvlFPYf6REFHCUgqu1wBJ8i2qzMqSqXduwc9dBPa9zxYvjOdyAViaWPKTyDxcBEnUTLm
v+DdnWkBMJpvADjarzoMJtfIzH7+hokDr/SLENaF9dVGz/cv63zVHp9OIn+kRNkNa2YmiHzbcDmw
2lDTVOAvTI5cAIxdRH4zeZFDN4SvITygUEpdPwUQOPZIG8xLORQpjFgjIzwDP+FFHcTC4c77jIsW
uF/3JBTsRQy0YOqCUuocXiAbX0BGol8iFdBWOf/KhkqXw2+16VWcjlPYPHtN2EsN+H/ANiRh8rBT
KON2PrhH+Uf91GZ91Qq28kI/ehBxcyqGDpqxokeSvxohbel6QtAH/jafCpg2rBF/Gk2Ny1dm1eAJ
CD+MXx3tMQ0aUaRY/7jNwyjbzO/SLDM32/MxmjX2Iz2mjCvaRR5uiIb09dVr4UCpPLk9jmCuIbnT
gLPhAvvMpniqB/WaCv7aHBlDrVAFfOEeRicNXgt2SLZJro/fdxhxQmaPZXxhMRIuS6fG8jgmzjEx
ymiofWeQsCL2NjBTTszJmg88c75Yi7boFCRYJ2Sr4PCcPXnHD6m9CP82Xss0ouQZt1DpxrsLU4G+
Aa4Qm7tq8KRpqwAhUVTVwiiAnFMuvJ6LIQw12eDstrhZ4gGQ79ASeBTRO5EFLA9oRngegvgxrQRQ
pmzc7Y1vC9kAPzWB97eCV7QNEmUrbXSSX3yMUwFWxBt1jaapVtIzMXjUJWZimoFJ5L0PYMi8VJAz
DvwZpcwIpDPil6s5ziDN4ISAOhvvkUUZypNs866x420pvGddwcUVkPYcIB+eL0tYfhkb4D9vi3/z
h9K20qXynR0x7lYjqJmKk7mJ47OvPNbUR5FGYfOZ5286snpphrBJ+D8ojSnj0CwAnbsFargs0cbD
oVJQ2du1vK054dytGJhrdagbrwRuf/TXgI+fL+oe7FM4Ne7yJT8RjPJLnYbF0elMCKRwLr0cKW0E
YncFhAQzt3rWYzhmqyiZaSdHsqm730rXoc+0pOsHCpQ7v25EhxMyUdYC3Evoroe1h8LG3beqxgFh
q/HYopOpljmXmkKCxarZz7pZb8AFZ06oyk9VaDlFT9lTgMmlyOCl0Bhl07T5fWmAbZUs6HehBrjd
bXlZuiGxTvNmKZf80Zc7tFgRIlNq4+vdV0kIXLFPBcDp+Z0ZjaV2kPSIDiKMKr8DNDNllQtLhc+1
HcmaM8P9HGISb64WZtMh/p+hbwehzuRBBp4+MvSzeGdGAh9i/HLfLCtTxXytKe+tLIPUhMuNg4d/
HtLtBcj1sQcHA0DyLexlwzlPHWRhXbU9jC7u3+dgHbS9uqMFz+k7saeAro+oscTHQDkxytzzHAQH
8nVNqTymQgc6ehFDFDiwc49h4qB50Lzh86TdHYt0QEJw+Gde93WRIR88RcM41bg8mUlLEa/sBypT
ejJ3Ts+YudvoLxbH619UtlaX1+ZowTpf8pkzqkFbjapMeji6dAOVFoEXs6TfkIl7xtyL61lpy4z/
lRDprnkZaFkXfAQeV7OOMFeomtLVtA5DORAsNUKZXhNWS/r3QOPNDYe52TD3KlNhGa8nPPJkVJD7
jf8XRQyAAWNvjdPreODod8+hKM2WsyJKZYflZXNR4kdu9mjfRTm8a0VIbbpJeZsMXUpvOgS+nGcz
4T5Qi1j2qCkZkUz+S9yx2cYMyUrxVdqIOOOYGzIIU1iXc/G3Pdm6L6j7YCHn3ba5mahkAQdLhAN9
ghX9ZW5e9IW0CUOg6FbxurkC9AMT18UsRIWu45LWjfsX3W3ipoyjq88+DsVFFS5ZHCHkb8gxHgIv
wt+5PPbvEsKe1cy0AbB9DuiFc+dacJ3JQkH8Nfgv/hj/jLCzFdLpOLS3GAygo8OV783ylNGQRHgu
LY3ABcsOjxpQxEFowCIdxFjUP+CiVJQUJE2veo5ZMTKIfpLuPM9rgX+MOeSiQFtuk8NSq4HqCmSP
z5S2iGl/kn+M1mEANUOe+40kpP4czh3KUlcVnS3CT8ClWmkOE1aNZFD5DKJYF3CRdiVjXspG/N1R
uL7XJFhNdRXwLsUZlbawiE2c04+ovMQZLA8OrJ6BvdZme+kt2w/KZF+GvKhhMWSQtsvue8qjYn8Z
anbvV7fZMLKi9F+LtAVD7zH23yV93g2YhKteO2vM2F7dyw4DTNEGAgX0lDNiUJuZPzubZ/5naBKx
CiNJhzi7sXE/S3sqNcHE6iFwPtCrc1aJNRsXLCSh6SXD3gMF8dGYT3qo95LDdtOWXOADHyFHIDP0
agBM8s2fklgl12C0fG3ciQ9n9E9Fv5KjJFYjqq2cSP4qwaWt8wfu06CDVKwn5tAMf9WgjCjVt7ap
0/8P0LZGqEdjVgSCSWE4GzBlqHTOz6oiFa6gaDkPyyW3HSC5Be6afYoyrx+aDftgiOpuXOeOxFV+
TwelqNCm+WYa6YBD+Pea/3NQVQ1BD5ulS2hDoZK0YzoeYOXjTzYaIfuIdUKMOEcooErSp9ewAqHT
tN0AKnH8mEkLcIaSfDAWHZRXvqqyteddx227i3kHhI83r/em8fm4jX9PKzHSxt1ARN4VDjHfxYHL
M5Iw8M5qKtMwXX7TQbGiyJg2HLt+v9IixaqrFkzDhxA7n4IPQpIi+BMbu1Nd7AUCoBuXTARTLIxV
lNzZ1tSoRn7ls9h7T+FgLxEwT8vj3STc3JkICcHsacmPb1PWNWuKyJzvMnenrwA7JpNJXdr7e+ER
xrYqftMv/VkUzOB8kzbPE8SNx1iWqCzb/4xs7ouPK/FZ0aUDN4SY2SmHisq5ubqEfMOS0aMy1nRA
9HIlEE/PssvlDmKK72+rX4iqwjTEeNPhfkX1iLXXWwsQJ/d+zha391thzCGz5wapvqwbLQOEQjTN
gQJ/Wjfulsaq9VmASCiLGGJ7O18C4uXst+mD2PkfWCE3cbeLF8lEQLxPj9ct0XRaqrl8Cqo7W5/G
PnvCT/PKwdqTYvbXVFdaxmzjlpudQvuqeiqB8YLd8lVP/ni452i+0hJIaJuj6dEnFD/wrWtmtfea
itvha9h3i3CIy2WROp3juV9DytFT5HsAMTdsZ97j4LsDsxmgZd0LCabxfHHKInwfju8MoL65ygit
fRrvxaJ+2pAGp052V0g6C9AE4ucrnaOxEUmGPSn41ixuQykGR2I+bIl1Onk2O9RkWhwek9Q7T5NY
wVZFnuMdFUOGHd00U37ISJvUb2xIvyVcHe02sFoITcxuliBA8Ar/YFvsavsiJaIOXSxaHg+W7qZy
/dZwrIlzVegweGn+XNyiyFeOaH4A21diofMU2r0/osX2kmqyTIyVlbPrlCg+csM/o3mNMX/RAsNp
ogVL/NqJDEZmaCy3vy1axTz1Fko0dsith7pHmmPuPkPgYRO6TMFb3VdzVPET7KfoQbZaypD2dG/+
XsHezrWrCixa416pOPPGWNcDokvnMPBZRe2EElItgb1TtGYzpbVbENb7dKBj/RcaMnPSsUtiNhtK
sASfdY/82tc/whaSj+zfMAuLPFbo/H5DNM87vlCdc8LWsUuOvRuZstXsk3OxPYhu6P3X35tcQi2w
oIFbOW5V16sjKBFNkcCa1kWHCPnDgT8MDL24st6CYSjUOlNJqRy1zQX45ElVDCMT1BB+eQzj0U9e
orbdddf1RX6b1GmMqBzLX/VyvfiIytF5mnZpM5A/PcbTAtg9Aw9Rjnw62yN6oWNTrD8CbUOgiPbv
mNdZ+K5B4bcDB56b9E2L/yK4ebL1fAmHOueUpoSLsRxyp37MOtHxDoIsLTp0da4NshI77wHe61II
0GCevKZqAA2WlnVb8ntrKacrRZZTn5UQ9++9Vy14i5k+drRynGYRh/0s5lP5+DYp1Ill6AkEWKG/
KyomzylsDogwubbFmFk6rpYRm5JTPaDekgjAwLtpaiQlGzXYejOy6cRZUltcLdckSTm4Jz2V+MpZ
k/shrN/86VNro0WslFw2rxxMA+l17QJpnJaSg40nkllvW8wA9OXkgCJpoYRhfoM2Rds1G8z/OrC2
GRiHTY0Pi3acADhnxzDH/6SOEMwVAC2a8BhFr+DuxZhplPxp5vGQECEkyAC9UO6gb7N/rLRcIdGE
gEQrqoaIiyXdMoN0WIpS4wl6/rjYOj2p3gKuLPvtR8WnRtBOVEsmoA/R+Jf/rOfhIPjg255Tu3nP
DJMrSvcbqQfF7kfhz4oXDw36ddoUlQburW7BZuWRGST+rYoqFx6Z969GQ2wTc6sVQqOGwkBVIMt2
Zo/AxqBiclBSMJhT1Povw1s4aBpVJcCvri9AgihjP1ZDgRPvM9IYzhVTm17wlQvRz3RTKTMZHHCc
Eqvj/RGUF7QaqmvJPJWA/7b2XElhYtnqbWWM0Mz5fXglF5cr/v0TrygCbgMCslXmQpqrPJ/JERhd
OE4msbLwnLYasXp18urLK/AXFkOG2tSZ0at9H3K9Q1pilIyh4i+ZzE5X1HSmFMhe3y0s3ammN3Dd
Qyuu69TzqdDHIAgMA0HuGq8/PvqLAYbxrdQjS6MDftzc7I9y+nxD8G9CSe1MmVjwsTJuXPthOl9J
5hq37sYLjzPIkhI7vJ7YEq2WlYs2RBhlNeO25DD3DphMQPwvW/WNiC5Fzn0XSS1TlrQIYWmSpwUZ
IQMXniYT4F3JX4dIehegrboQ8+nnGAY0P75KZb5akBdKIcPsNDw6eYYcxMsCZ92jJf4hy33ZWYrv
Mo4/4L96paVJnrpQYrJpQ0lm2PsOriCSO+2bCqimRHIU0bJtvvGQ8Bb48CqWopiOS2s9dCaeSlpU
rSGLrXF26o3yk5qm7yljEmLOoqGBJSKIKT6GGBOLSorTWctLEqHEzZYo9V9BDRfp0q++jwcD4y73
ypp+gPFdPwp5Ln3WsuvR99N7XW8JSlZ+ELVm663Gk+luJUq4DSrqTUXlscuU7BxLkqhVTqqUnrq8
mtVkdYrTnw0mhv3nALYUo0nS1jpWHDhjGZh+naf3wGMlOZFFBEvtDFnT3e0+z7FOamZzQOWJldYe
Inggkn5xStz/gsFYoS/FHkD2Pq/xDbzacezZWfPo0rUrAQuqr6RiRVsoD1FUKGWtntH+U5oeI05n
vezJfe7v8UfjnfMCk5ouCQeMkKCij1FNCh83SBTCgRl5GmvAE0iJVC75S1w946MQCpkyyXA+q+J4
WdPqAk2kaVvwUmyJ7NkLYSxT/mBZxYteeb0SaXaGmid3QEPxsMFN3m3otc8iZAYlIBmx2V63lsrD
DS1xDs71Ue9ysfF55WwNHrddefDuKl4wr+R/vo3QCsjIBdf2FgLaU0SCXxgoSNql539PONyLtExd
vOeyttc9f0sbjU9A5ceJBorQ6+dL7ytzIBuKZCVwv84DLh4g9zb7JMqIp8lF50XUFGF/7Z5S712y
wOlNgWTO2brg3WzAd3GPjd5N9AJCu+EOwKVHBuhy3+N/FYLkh3UCN3kFUW1C02nbA3Gf19Xa2YKg
NPoxGzVxBJn2fY4LU7pvpqqWbbO6SVBwDtB6TI03CXhnBvCTGPfNLahW1LRFssX6kDAen7xz9Ik8
1K+pQ2AYEF91K7ykchr3YmjXVwf4akl9LSTvdypq/qlqVm9FtaK9pGAEB7KuhvZH+7aYV8qmr86B
teZqqOnI9hoTaWcFIHMZwJ2hmWYppkxmcArWVMk5LLpmidSBf2ROrEW2UBN9cimsfZ7oe7D+/2lO
YFtHgVs4zhuk1jknxDsMxkWwwrWqpwTOOJsv8piD8JcPRNWh/gLfChhnCrwJuQZ965W8LBXWvwp4
dKMc2x8EJIrJkkibrtvroxGoF4pz7/4KrS/FMokRakAc8VjTn6n3J0EVoXk0YI1KFv7lr9dKEZsv
rMzboTVI0dSJMOPJM7bw/yt1M7xtwokxdCYWXgGKPqhY8OaTSh9oy+WgbAuQE0FEU1SukugE5buM
4KWhim4lOBunECtHwEAEV5eEtRfDpqVvyjt22KeiBNpVipJm0BwKxpaMeXvjml/ECRIqukyN49jF
PCXtIx8+m7yisfEIa2xEnMdSsGNHC7TeBglXUlko78LS3UuK5vt0FlsDuS+P8PiCG3LKpusl5Seb
3l21j//HyAjpzFkOUPKAb9KjxorOqXrX5wgjBXbFMCnTOgWOeDf/87kqK11KaM3aIS5pwLWCI5UY
Gbn2tgIZfKSSmRJ5+y9K6CRruihNqIBh1StLhYyhFwR4KIVhBMXiWEqAqO5xqPi4vq/Vc7B7BNM1
56d/CyGqq/Z+qzaemxEAxMQm9271X98c4yErpGq7zItyo9pqgLA5jb7STow1Y9VhRP9D/yOahZgC
insM/V1K+wO31iOlJPaSShi7+nDkoDzqq0CILQ7x++K61tiyse0VusTWDUNOd/eR3Q1Y0fs3JX0G
6pLDpM36MgIsstrOGqyyMLko0xoiQHijHxlrV1U8cngGvY+iLf0eHyk524/UVEweWeWdLq1djtT+
LZlCwt31FK2UZqOibJ1ASBkPEmcZlRDE9KEtai1LscRGrRbGvuMknt6U0fAyC1waueqzjcch9HXG
nWLnbDQUShD2MlVQqdJDt5n/KkJFM5mUWdNBaXJ9FGh2ZV07McQFFTLvmoHTYR/VK/yCNetu0Tii
YuKyKA93tYZ7HQ+Afva1vTtkjNiEJDcmveeOqyJmeuamd/S3yAorwoWMup9xFlV+ruKY05IK6osL
1AR4AZQQ4n/AoNOM0Lvt7a3x9ENCah5jAJWOeyypyJV3PHGZxvVAl5U9sR/TE3FUdi+jJgvl9mW1
i49ngtriHWSvDVt1bw6HaJRFkeHhdDZJH51InqR8TJ3JpD93NTP8jHE5xKYYSCaJcN3762sRYMEJ
L0o+j/nPjeJfFsDHC6vqqEcxGISR1CskfVfgLb+RQ2aEIGv5XNKa93xl6ewC3slmZIg6GmZ3QgbM
jFpIrerx4c5IkxY9NW8KrPTOrFvhvWuHYTv4aphMFm2FXvWZdh+04qoKsREROk7kVkmrdLX5UqJF
u39ZA0yGyacwIzp/xe7tqFgK7pfQaH9WYFEJAuECRbhuDNd8AZGv+F9W6K07mgdi3eLPf9AE1qAe
FZCKaqT0gUT9jotdCSAHw2OQg9i3AqiSC32NQaKf6lzHnxFugyJWFmKp61ct6cWYge79PwVFX+4U
WtYDG83dlthPwAjpvvUYXG3PqGVk7W0jy5blaiBSk3trZaKzVDiUg34F1WIHx5/5f4Q30BPv17GR
Lyrr7KchuXgiknLXgbCE7L/bM9d8b/3x9avnCz1tKsXZI2it9gkIcE+zGCy0YVjPYtJL5R8+1P7X
q7+MLjo6YAE0MrP5019U7kSQ8NWxkxD1rnE1B9zzAYF7AvZ0qgucHKYb0YyZmppVmZ/al3VLQ07W
GdlSz0lv5sflssoWQdiyxML+kazi+/6FLGkPISZ1pjcNhX2mqmMZnInugc6G7hb+iOluyirnXCWv
XOlDzPynITsCQ1V1w+/5LCVtV2rw9Wt5r41+pDpbOsqP9KcoTHd+7HfGOxYSJYjIL/25B9Lm1S8B
sFJK7VFE9tchiPhHLea332qhAL5yVjioKMwAn1YQNheywN4kKvlFlaTD+yeywdM56CrMOT15aLyf
HMuisF8r0mtnm9m7OmaJMcyuA889Wu4poaDwkKLvUnOhPECGE6jFXOPQVRKByV7J4+3wkd6rju5C
4+4k/YdjiFXDYuuJ9cyNRFSW4ruP+lvF6KMvNL9kZBnlYPx4uFX5PEjW3cGJSMwIurnJkv+lbdrJ
4Ae/hQ4LXHgN7fydeF8KPX4fhjhLDSVi3an02GZVXOiihDzN8vD78a2eHFZ0Kcs1zmKv3J/kHsNZ
Dm3VKkZv23KEUe2IEZ/irysIc2usLO/Ahc6PZ762zIctzQb6zuOT5a9MbRBaFQAGe39PKJNEApbk
yyjCaH+/7UaYcnCergB9/nT2CUCQgu82FMR8jhImke5bbE1EaJIKQOYBhbcXbcWgPnofw/3qe1I5
6ebVLg+l8E5T6E6IJ8JE5RSBGM07phwIudHOQ6vjX4UHnmhLsV8Ahj3Kk2zefulvQ7UPLc1tCFoo
KusLyQnmgwyhPjK15+BbNZkN42Q5/95TGxkvkHbOGu+Az3hW6hh7Y2SVwzMvCW/vDon4etA3/Z/+
q4f96corckEHyi5umr2yq6prCtmDRXqTY+hhe+HP/KxaA2oJ9cTpA3muI9P8Khy2gAcQnrkLwu5/
9BWSZ3gIvlMZlTwMbSWLlEfksv+49WeAAZsHm/Ig+pBfsCkJFWQuc0OAYac0gmW2QUXtArO43Kgc
XGhkDzGVzTE+TVcQ3odcJNEhgDTHQ4mS2vSQRta89Ii310nHj9+P7DOtp9roC4G+LN8tRgUuJUJR
xVRMXMb4EMuSqWVhJph+Kw4z0CaH0Teo4q2XUJ2pUTJRZ/QzNEIVNeeGl63LbkF/scQFuBtqghel
Bk67fsA3Zn8gn/+ROyITfSodbRjyMy6TDYasAUBHKnUfcVV6kNgxW6YsV6AjzC4rOEwJyxeKymsq
lXzAK8PJQh2Gw43TKG8nYlCOlRy2lra2fv5hxzD4niyDeambK2gs+kRjsx7/STDnkXObVAWZUZt0
9iEJMOIEfbwGa1r3MsiaKa74WDt9365BqAFIx8mq1ELs8whcn4Dnh7zAMxjBOKrVyhX8je/0KzUg
4J5Vh4d//g/t7/k3DUn7GwoRHSi+OcwqB48Ls0TRfC4zCHzw53AItZTHPabjPQ0+MoxaLjah+Yj7
7R1vSIvn+LBFQwVb7pmSukEiVsc+L94OclYqMmsKvMvHWA8WH2RVBT6keBbyNwb4nqUhojDwcsbs
z3iZahRA5r8T725jzDbtpx4kb+30MIrOGnprM23P30jY5XlDnrUfdwMNczfIOAgrtS/J/FqNpndp
eKEWdn7a51hzdkqESlsPblLVpGxbKfpv+aqkNdMlq60CpnaHePpxq3/NUASVUAAXIauCKYJ9Gxqg
Nhc0cv/yky4zrYZCErEyqUHz7Xv2wBpryHnfXxt52JtvIIs+OdXaXcu3HSRW9iuKmFncdIMEmyhn
SQt+H6WsujI63L08rmKHJppDSKSrmhQKMU7/xHR0AzxJZZ11QADmjCzUCrDyqZjmxXjdtbvrfCGv
ia5ScR7wU9fegU5NPcmM6uEpU8v7/RVFOryxHCaQ79p6mpDzcRyt/vLmNzc9YzRKy4ntqbgNHv91
kzL0IInj2AwW51eWL+VOhGD9Tuy8lcxlJhP2K56z0RX0Mk4j8uCTNze5ZdviOY1xszldg30JVSvf
Gb69C0f2lvsTfTeJ1eybmRGT8sv/W9vWN8gaTqAOLoucluOWil0CGxNMairxlGTr9TEoOPwWBE+v
daNh33QEhxzKn/6FoAH8AhyzgqZlSZQtd2VGXzNEtqDbDxI9WBVzidOFxNPEVk9EyX5f248tNEVO
hPEs2ui7SGmy/5qhvEABcC2pSqBfzEEOB7jxSK0PEM7CJDaMnVd+BqWGVe0a8UAR+srFo3K8oDj3
neYbnR5NCXYyY/GIcR6MA9V/sJFlXRNTUonAAo2IbEj9Bm40elJtqRS4b61LUoUDkwJsPnJtZDyN
lOtdYlEynrcPOQHwMcJlhRx+hnB5sBWBRFe1TzJvo4WbjvrnUXTeMUIPrXJpka7YdHK/vwuwEmuT
R6uyn3TYmobzjgo6Okya9H0l1CP66ryTtCxhXtuc/dMBGA6wn4uWiqLOiwTvGRU7FRXhll5mnDbs
l0gzkS0cM1t9yYfS6eZbHtpLV1d07vdVWL6ZK37k49nN76WFYG/sOxHEG42xWIe7AnzQ7t2PQgS3
mCnW5LJ9Qu0o+95/azbnEmfzAT8mFcD2eYG5Year/Misk+H1FAlM5lras61fnqRf1e9miCL4TOeq
F9czqCxRZxL/rQ/O3qBjNTgrWb6zpnJI4cmKEZSxxaX+GoKPVxzJTGz9qlZn0mgm4z2JCrnl27Vz
kmY5+QDWPrUSuyLwnIpV6AISPZUMlAzl6Bgdyhj5Rhl1xr201uZvzaCF7A++e8qtFPDL/ClGIxad
WLwHRIe0Me6c10k/DGnA/dFsZ35L0jLDTPjLdQhksnAcjx5ycDgi5nLPgLmp5jKL/iRNdk47xOBN
folMvz72uHSiPrlFSOsaqdMdAFvKTOLM82OXK7fuN22YM1R4G44EexNcdGqz3+VEPrLnIkhTo0mv
az5m8c/hmStk5ihBEiVXJ3bmTwTF43Nt8J7zrRyD35IOw9dhOcjx1Kj6Oj/lYXjrn0D/zGigKW1u
hrWC/WWXUl1xcJH7ycT2r/8ykGjplrjkY0VlIOO5Nq4D7mTyOMPyizEXX7YwdIqUTQ/u+FiaUFYy
gbew8b2pqpZpRA6pOdLjx6IwkmPMjEqn5LqZ3k7v1f91ke7iWc2XgdJ2C5QuWj7Z8d5RfKO/iyXZ
3ef/g7H5nSJP82KeUEG2z3nTury2yB4YNaJtsVq3PUnzz32iZ31TFW3kU72oqlOsC8KDAzOz2WFx
eDgyhBalvI4yIAfHfKganxCvoaM5j7GCxmipNW5TTuuImJQUmJYqb1QkdZKNRjMQEOec+zVn70Jn
6lG6+sDqk5h3ieBBfBU6RTz2I0aRt9MePZtPNN49VqBrXDjxi2IuZ1ItJHzoBWqYntrLSxkbBJQx
/O7WJYjXI7MzJPi5T80EXlzMitZZ5maQbHMxItwBK5puj3WmR1SCCd7eORmh6SouB7KieYhIKjWF
zEOxuk2W+f74bB7/eDTeIeamNguzNQzPR9uqU7zvXimUbJqyuUIG9Vw1/7nhQM5TTvBfurm0blpR
mYqj+ikWspcBVSOYJYgiFUFV4dLRlPu8b3xzm6sLpTDoqZeJNAn1C08cPitVgdw8KfHacrD0oo4j
8BH+jIee26I283zo/nMPXyGIM87/dvY3QGrZ+9Y19nxKzNlKW4ANj4J406BW+W1D1di6J4X+TjXw
3jK/SQMJTowifSt4YOdTvN63byxWDwLiBh7BCPgfOf8fVGzaAfucPn3O3FBzSOf4jFTlLoGzEr8c
o0P+bGX9xJyhCufbuNE4pR323XREUsst3nsj6IglfbDQETbo+gZAv+Ix4/DervVGWtAWhDySgBWA
GK+BKxxGGwOU8CsitbeM4wkldoY6p5sSbw/0+/7gdwAUmafF3lz+/bGoUsunjoTWfMPvxHL2haAx
COvoXydJINkC17oNeXgKo6erFDH+fqQvITRC/ubI+5Vo/yxdab6yk2sQkILm9Q76DRmyNBkP70nR
GTOC8RIR1g5ezQFzj/nIFssPGlF3dofCQy/2sbTCZ4tweqBb4O3xSzlSy7ewPhyzO1K94JE6mVsS
4mE53aLDFq2wYv6YBdNigxg8kqjKax0CVvofXQfgASkvjpZY++aoqs9TzhTyXTVHzzYUPnXFI9Wv
uI9gy+W1b5mIlQ+mnIvmyjlYZXhGM3qDgNV3x+Ma5ADiMTMe8tKhD1rjZH/Wkb2TI/WmF2N3oe7H
q5A/MtzfTcwUymzcedBRFHQrW0clKFgTjjXtoQkQGOT5f+tkKsVsY7bxPE9HvWbonbuc438pPUck
go/T7irUaxvjugO2CZpUA4H3KQElSJ0LuRxQuICaRCGzIvsEXWRHQDDGxvaeIfo69D9PG1h392Rh
t3nDh1eMHJG6zDUG+ynPc1HP8mjw7zD4fWAWP+1ZxHh6Xe3nUHVJxgKU9Qd2tWWUZxxdL1WvEaYH
eC80SBZs0xY1LtWLzAE5KvqVkCCuhN156pYDnzsoSu2jf6vnAtpDcKSItHLjxhfYOH6Uqu/ZXmS5
ccsaJzIP6qG5cctfCoUmdnjw4kZlf+YEk1OBG9lKC12KRBtK969dqIozq/wy6QthLxpfkCiK9qNf
J0JNaxMYB1iervkJX6tTkWuZDqZSv47681NKq/QAlvTrrr16zN8INqE7WjrDRhJ2X/v9yyxV6PSG
yNRIugQ/4bBLTFbsvu+M/nh3Pm+uqP6jh5KBSKPK4h3WuAjouhPZlr/PjgBqsShwGXISnfD1d9dS
TL5GIKES+cTA1SQ31xThLf9AQ7hss8B8VP7JosEQ7OosXz4f4ebkN7OdZC3gcZOrzEj5ID0PhjXF
It5le1eRqqubi6gQBaPLUJGc9cPaawP8wTgnwR2upfvYQpHP8DsFAROfzAP+4lhhR4Y9BC9yWe0t
NeNYT/WsMeywpkymvfYmBGLmtsr/LvXhlJnU4Nd4Q7uBEqrCMBvPp0BmrDeUpwMU3ibbhFc/eCOJ
vX7ERyOFVRBseotV91isYMhAoBi/7ljpSB5mIrUUx8iK0OU7iI71G1jd4C+b2hfFTIrp/kyoAvtx
WhAtS1/JkhaIqEqlhfhUY0K2x3ZBgHQwOcYZ939WVE9PLKX+A0jbveaQmefvi5yL8F2oPocAbjUy
1nX7fkP/77f/w8NpsSN+2c5pebLUjhmBwATA/q9oFioctPkTpFwFaMW02WdrHulbYm2bJXoTbiPI
TUrMyZ6x3z6gWdydRq5cR40iOcoXczaJ3yyWh3F7VfiE4ke6uIfbLBtvCj5SAqHh7NSQFrT2Pk6T
6i95o4H506y2tdFX4TbLmLqoaupKRwSIeNQIUASFugNM+EChBF5sTO5VeVedspaDdlO8Z+jrQszE
LZgH6oUFI7MBqkUKFvEuFoyPHuhGh4C9NMmM3/uhJJWwtUSBpgcktun2g+e9M5N1l3fXyCM/tkCV
/y+AsyqXZmWzXzNyFr15uLpbZi1Dd7gCtHYuJiOjOxdnheStwH0URFqMIZPCddU7vuzZRpcO6LP1
Rg39yW+Ibx5eYd+Z9PX13gz1+rXMvoBll6U7zBoBqmUeVExQ9PU9uCrGlpGgDVYa5jw4ostfwChs
n34h06Lw36LsAyZhxd06ve1re3rJUsx87xHiwk2MP3h6a2laNyrzrOhvwNvbsLac7+XlAesxhEiA
MeUXVonyVSF1dxq6jV/aXk5y/IpQD+nNcZqR01YdhDuzSab/EctHW6D//Zdc0IoCOKJwdqny7a6b
+Sz4eZtA7k15jv17caOMIClCB9067j6J5Qz5aT+ZmdwbWHE0SHHUKYBV4NNWKX/h6p9aqQdrWWIQ
XH8S5w0OK2i5zHyfEuSUU5he4LamlHtxAl+Q7czu3YGuwxNgiFInvt82sLZwzkHCZXEgCeAXSqAp
Pr4MWYPfw0YsYjDMvzHhchfa9wb3HMDkMqjJns6WcOIfeYNiKvAxBaMhX2g+hdzO3EttrTXaOgUc
wfXepywrhzRh09HbQ3m1dsPZOLnV8QVYdX20LrxZxL1NUdVa1Fcg+6/sWltv/UGIwFZoCsOAYQmY
L+p/lhFaXnGpPrfBnYAAYMLBDahEteSjBX5ltZXjXFNS1JL2E3ihpBymXpe5MgGZL6csgUC6Qq5P
hUA+OamWjdvwy0q8tuwGVgLptWZ80Nfk0aCbcMEXF8AZYeGGlXDNboeMLwXfi8oXBmy0sJ/atWNS
WASnDHwHgGHoaGoOUzaCPZOgVqod71Ms6W/q9AbKtbhS3BzBbxlNA9F76a0r3ydMCnQXhzyA63er
BID4o3s85/zKFN5dYJ3af67EcVmta6JZuQmAlvdQdsj00BJ+u4xjGC5+uisEBFINXBpKIay0POzM
AMCcyeDStCoikMweQ8sI36kHutsk2J76Nmgy4jxO3KFEPe/+ziYuoRBySImgfJmFgq/MwXCpunop
58ZDI3USUn6tbmUyxOxftydAM10+27WQ1mkCDbYVOZ6wq5rjVNs2wtGGrv3oXxRI6hkZDQrgNY4/
x1mKhTpcb5U6Zr9UB7cvFzy51BLZmYHYm6EkypG3Vqnhk6SHrWk0lROX/wH22rTz+/TbcFblMq6G
XKePBCF2hXOmNh+Nij4W9w5XjpULVH+zRlf+3YZY4YjyqWm5j+5W6lBrSyTtkNJmlzVmA9PmCoiy
/3IU4tBMa5u/jyMzO4tcjsVF85v8E3rIr9S07Q2KhSiFBzA5buKk3SoXSLWDm48mw+yIfjvUqqHV
B2zIHs/44ihsjRAGZ7Cn0TreSw1Kx3hfLvOmiPi9in65bgLWqe9CpfqcfMqjp1FgwQtvnODZdBqH
14I5HnbW2qQRUvXVvJ+Cq6tkPpu/16Z2XPFo8v0YtjKGbmHwWqeCu3P2o7Wnky7WoqXnCRsZpPjC
BYfBKDItyEt+4ucOhjfBK5oOHc36mHZLtnjPCzRnZiiepZp7w8k0CKGfl3YjPNzG2ddfdhVC7fgV
ScbpDHrI4z0SSsxZdl0O/9628J+UJGARKFkCaby+LQZxSLXIj53MA7Sxamt/CVCrl6d9LogbPhrH
dzJaY2MWm4EX7vMoVW0JNKyinFXdP4Ne/Wullh8opYMs6INybH2xBctE9Iccf04PbzUAxXdajW1/
uVDAG+xlvsFX+yt9CZkt6kD/7I+Sc5wci85clyJGJ57F3F8eVrTd80af79VLMEX4D2ncB+Yjto95
WTInESj/LBBjprLy+mk7OLtwvYZHXdhMQT6wZkbc5dX+lb5whFfN+2/HXKPtMvQaL3Eo2bcTF13h
dtAEwDsScuZ+8pgmlCr9soZjYrXAINcIZxDHiZrz+pvqq6LrNaeIj8pyFkYBoVKLXUUVoFR5W7bN
C2PuIrAMIbixxIeByyvZifbjfVpMHBYLG4ZfIKGx9JRFgZ7B3x8rqgID2JAB4ZbHIP3w7PojaJIS
WI6ReYmi0NGbVqmXTUJjtWQzfhHZlaLqy0reuTN2OCX3szB1c/fjx4p62DS0otISB7Whln82MW74
MeyfmIfrZ1zBLoUP00dU5NYoaWt03i+qpKL2s5v0k2mKnTkzpYgD72aBnN+1M5u5eMxY3lFf3+kJ
/RS05sDhu5bEFSWpuk2LawD4ZMGu9mTq5eiW+m/N6zvf2jnE5n4srWsLYReGKquRdtJsKipJMQAT
nWq0MgJOO6V10Ci6Z3ISocFUjtmhvbOqtM02dWnZJy14wMPzbzVI4btHGSE2fjqGK36ULezOjUwa
N/V1EPjHWsr+s3n0FyxyiyNgAOvsyC7kNxDJbKH8oDKNR37As83pdlLH+rMKAEsrw0EhYqHZgDIN
WplK+JzAJOGtJH+ncxNi6An4pbZ/9RFLltwQejLg4/jdCwUOOVgYhPTeSd8XQcjsBG7MfGe/xxAk
ijRTYe1UXn0fk2YkD1mrbxMkuIOz32sDMiedOHctgR9r0z6aSskM2ibYpHpbgixPTVx8jtpNu1Hn
x1iFnsY0jHKzrszPXTfKbGETP2XN9J0XRwPz75veWlXk6B35SVgQ3m/f0bmuehR4yD/6CypsB3Ui
BNoNDFAyl3ULi6ITWlhqvffUe2XInZxEL9quXlYdV7xRVU15qscFIHBwDZdKqQe1SOz/+UP3B8C8
nmpI3kO5MsSr9J2tkGu62TXN5JdKyS9sEjgHXXo3Hb/VYcF7SO/t1Q+FkLB4S0C6iZ3y9kNaj4gA
kwpKvl07hfSYEg7xcFb91pUwN1ZM1dOmVcjC0XSGJLdQu1YfcvPOfMeOuyiLL6G7OOJOGwSIJpnR
TKD0THlN9+5+TiTdhsC7FIz5ThtmFWswQC6PG0IgxhscdenQ0mq5ZNE2QcTVNrL7pO2GODl+vAk5
YhNwc7JdLQ3Doto3YTkDWVWsqgdnUOILJzBYGAUwlNz3QJmh3FX2hMMhLMRIA+M9aJRLMJ9PMqa4
GU8VWVjdmeECuuC3f5x+XfFOatzB1GOP41R9EiB5f1adFE2wQxS9NpfeMq5bY6Z2IF32HLKZTmec
+WgpRxry9fLS+XcMQ7XUtcwXq1EonZEAGzwW/cQP4qEuhOwQX9zqsKNxIrc34W0eQzY4Kc97TSDF
tq1+Y7RCxELoT4lzvak6Wnq96o1glxU5zpjBSrnLlKCzKSGCtC/NYfANpQJRnJXrvm/uJxKPgHH0
npKlZI7klwKLQtGtozFG1OUJ5mbwOAey/FkoKQfDFOSR/AA8dbCji9XbpbNAMZRrvSJ6kR7Z+Vel
Gb5LK8vfbmEVXVtJCdLT832yNUR4t7qrKcws2ir+MhR5bRmrXp/s/EdZLpCsiu3SrS7P0PrFclvf
ZnkeJpWemladKLwNB/j+8qjTQfslZXp12pS0ekM4Uj9cizMvzpgFJANOKGm6yGAPqsnBenrR5oZw
Noyl9aSVGoX+LGLYG7Dv06YmWVGNTQNYa7P+gSe8LvKWQQmtqk//xK5yJhnhastMsE0jKkmFMitz
OPfw5Jks1/kvQtOlm8aHFI6Kmynw0yB/2pygCSz0sEEG2DP8edrO2BXwYMSS3k63gZhiGGLFwGor
FbcCIoMgYaoI7mMjK3biz0evErz8tn1y+LhvbuqN/5D+k2GsAgZPZnzpA4yiQ/35Etogo43tQHf7
rKiL1CNDdBw/mBi9pY5NzbbE++pjL36o7gOGxUQ0MH9+aBsHB7X7UxrVPGWIyzkn+wL/AfwmRFx5
gCwnsD32ZRapR0HG3NzX6C1KeV6MNh7fDVa3eUCV968QpzdGc49AcERlmK6EouiLk7ArKgdegGUG
WLZLdyXfUhaje0NdxU/eR2UsEEiTgU4FtY7e5Lb276u3nUxoAOXDb05C9gmtnj1DYjOcS92hUWkY
h1hQwmN/43/I4hKumSM96En3K8JjL4lILbNraIM7wKy1O3AQMVR4zPlkdePeoryuy4dkj4CHgz9S
fdpBIiqQTNuzkgPB7o+qKq6dFN4P7cv4QSjHVJVQMZOOTeVIPsPIwjxx0f1Q9uvx956bzLWpC5ou
8ZHqvkgZnkFVQk25SNQIijGiUNL50V+UNyZQFccuK3xQk1F0aR7H7j4t4CyEKuyJVPl1SPwOZPJv
ya2tDYlFnyJaJFkuLe5P9U3qCmGleIn3PrVAoHOoydWThyfet4RVZldg2GfWQACi/HzmAAWQXjCq
IYvsAfFSUqXpXRFnVHte2diyeNhgwZEfiCP7ppwTtRQq+/nGNbrIEiX9vWhSFsRHc4wXwv3rDUFz
bgpTLUbHgGCh9pwryVXipRmNExmoJR6oR1L/T3Aa6yTE4NsUQ/xRJUYggx9LMoRIrO0aN76nmD0u
fMvBZJ+Z5cmsQZ1PW894XNjvhyFoo133Qv3LfeUgbDH9PoNTcv4A77TrqEMeoujSjHsm7EGDvwH2
Sjq6Ptpgx1UXvKCWA41yQ0GEl8l4yr6ys7sCNBzurtAGeM3lscgVQoxEMdTnYOn/piOEbBcH4917
014UK4LslbwZh/hlu4w6sw5Dl0c7iuU5pp7Amn0GOSlJBhKbq7aoQ3T5oDzZa6t+7V6yqKOOZeCR
/KHjYkqxBK1Gky1cQivlZmwN+uYdxRdMHj2JWVPhoCL5f4WXwUQ94AJhSlC2dGeVzfIuV0DjNv5r
4gLBrlT+RpyNlCKSR5KPos+cZ6Tj1NcFV6X4wqlBz6d/Xa9fgBwbWmP3T3K8oRd0/4S96VHXbGbX
z3J6DmzWhNMgg70imgQixwZZQ96fEZ14dSt1nUFjs1P34gaK8936l7iSURjFuPItSJph0EkhtA2b
JUlE551fkOADtcw4b4jz635lzJl8wwawl/sBKko3zNjtIZwrLOztrb4RByHBT6mnBjia2OQw7V0d
5TQ9ID9EFP5jGWuUirUxF0w6rGUmGBovFypKhwtRENYulAm3FFcphWCVPcOi/Pz8Jcuw2o3em9ZK
+xVRjTa3b/mFULuDw4wjo3Tox6Xv7hniAxQe4E9kPtxyR8sEqBzxM1T1c14Ni7nLeDIapGrGLkJf
4oZS25NUh8DfGrc4cTRtMbTog6mdqPYJ8ObwIRcs3gxRW1Vol9Bvypo2xsjupYKLkmTHVSr++IsW
2zeLlVD8phxVRCAttE2Z/lfuQkogtLVOE+a9QUzTcbdfwY02P6rJS0EddBCSJiqa26Cm2CuKJ1M4
Q8LH6hrCeYXl7zU9fEkbmwWB2YEwnYRBAL6XZzX24upxXJTr97dGDOhnVmFOo/O9HeNSCBk7la04
PHv0s9kYRjlSuplGEh9gElr6ZWJ6TWIgrIOz2V3wOqqNys6v/5SMFuH5oJIoAHCGeP1i3113RjDk
f7gbeSUq9CU54+NDXL5d0UFE9W0JZy1Vt3qleVShJRHc6rphYuh0xBrgdvw6g5xrPlbXBV9punu1
i5ukrRmwzCbHbtFBoKvCm8jsv+fwBnGOjYfVLRDG4/8f6B2uUHBWggx0Z8VrhPntZ6ESfGpgBCIU
3YHm5b1U1NfkR4nZJHGondoGstp+3MZroR4BLVreQTbAOW6fjuu/lGtqueGSlZcMtlUU7Q1L1I8B
wJCt1/E2HLZwqHXv1uWKuwUK2g1RuWpjeCwT6zSiyBKuB+fBi81MBf5AKoA76zDe+yMtkTnlQaPo
acMKF69qmd1iG52wvhRhtroEk4IU0X6OQVq4kMddNX2znUlkVys2Uh75fOisbFUYvXzfo1qkYznn
P6dHCHh1MopCoZ9Q/v0Aa17Rt7yKwxcH4QokG7aoVEMnE6wXpyElEz0Ux/I3Ho0xVepgkwr8LzEH
H5xUvj5PDD6Dmf5znhF7GqBxIH1KvpDbKM+Yk9qCHUtgcmMuXdQeeKCpliYJosakEbrHbo3Q2Pna
wg2xk9Qo+fx25UOAHXI8CH7Ve6vqOpDoPJtet6ccCYOUe3NKTqojUHMPdC2EI03EBjXWgyFZtmOG
xTIzf00EYVNBC3+fhXpJLYHtmH6rMb2Q5t5weAbI/gq7urcUygLPoBkHuVP7Lbl6OtpZB+ZZBpWj
kF0eaw6qHnNwzAUz826Qp/SQu3q836UZk4Ck7yPwEwfTrtGIrphU918IGk54t938EzkFvEEBg8hv
POOk1B5FaQ3L4gBdsJLhO/99m4iYaBIpv/mZt9QN+LFBsTm4roWPvLVm/fzH7yTUovyxl6rjs0oy
1KytMc9vMTXqgKZm5Ly8v6Cbf0I6MxdaDEQFrKZm0UxL6Dum8ktVbTtwcOxqcGJARaxnRpnSxkHE
mFSGF8eh07dJHbEMa+Kw5FpXVQSpBpamzCEfxak+cZwIrJm+8dF8Xa9odgwB6VlnBHY7/CRdNhwT
07zvHWByy9ihJbYa01Uw5vEExtnYsjB1WoNdAvP2X7P6rQXxXcIzesNT5mZj1xj0QeodB6kqakAr
J5iShoqUgrxrs7bGyMJKqtu4rM/XpNcKpLy135uw82iOdSA/LRNDihRx5rJfu+I1QJF6dRt6y15i
VifEpU2dYcc+ioyGsdkoxhVeLvJXcBLgR0x/h7gGC6/7FFgEPfw2UHgfmpJobJaIshnNiVEBPgL4
OyjlQCu2k+KzXsRErgNRKglYQlZqTYMZqeCNoQiL/qgt8qLusaauW4EasjAqruChzg3WC0Q5JxLf
9Vb9UJyc4OwZe+8lEWoTZBCXziYq7OXpZW/PlX0xbloFHgZSe3QJkNCGPQIbrThcUr2ETp4zEaRA
OIhh5621YOTu8UW2wt3hIwQhdOY9EpWuM2kblL0cxzTaUqN6BjpB599uo6o8BRW1seMtKxr9pYnS
0R5ye3b4gIla92UXjYTcVNDiFLXteQpU51uakQOLVR6VyOYS+GSkCTGhJoX5gYJGgUN9sdSMCzQs
9GeIec4HlX3XWRTxDDJa27lxGSCQcGlo7AfRGHB94smPRl/7WCgwyPzmjFKq6/ihaORmVu1ZyIjg
tE44aPO2nhwAr2CYhgaV6lgeY1ayQTzrrdmd3F/luug9ZUBKn9gySir441FEB4CookVrNiy2Vs5H
U3vBpsfITH0LVUji+dfYoK5Vb5ScXl9RV0pEDuWCvUYkujN0DF7W7bZNDaJsIDwqXS/iK4z9QbcA
9ftzfyWhL6RiqLCbqJYeSR+xXQTrJumAwyNVCEZKZmqNGovS/GU8tr+5spqTRjcQZ7HM9kzzttIZ
rhzuH+Pl9f1tRWvdaQXYNn9YKRDukmynm11FiAdb8M2ep69bQIVNxf0nMJKihMTrnZOLJBJAuI7I
RKfBZ+BK+0ScFVN02wfDbZ5cTaJ703ONYbINjNLYI3+JfozE8Eh0nmBLFPk4MxSTnP2LpZGi6p6r
qlUUzvrOJwcIt7iMm88EMdCAjWDFEMAyUFk9k3AcPU3EKuihEzx1Yvie0tujFszfLFwSmEsffORD
N9EO+IqRaHTFn2JYE7sCI7A1Jyxc7FKGZyfVft7ruIrHn6ZSMvNXx0c2Su0lywHPpZ7MupgatGy1
+DN3jjnoV7Ur9cxwgW1Bsz/YFGNCdQG+32SbeE9PkEUsTZdFfOBKMEuqXWIGhvmOmszWc/D1KNL6
wmOe4DhOTExoCKUUOR/unyXmg0VZiaxVAaYBYaRLy790BvVTN4mtuWVpmYjiCHx3IAFU2KUt7EjT
U6g7usVdtq/gyzQUbxVEpW0ssjgBntpbmG5eWF5AsVNrJZs5iJxNiSFshGj9UZII9eBL46vMGDni
Vb6zkbEIsGH8dst4Jq/UvM+oPaNxAQ4q8o1nJC77jyV6Cgc7ej1IOY8LRORbKfmT8n1BaQ3UoO6+
AHGOLnnG2ZDaAEbU5R+oLLcDlJseN84XRQZ7ySjINfC9ZaZ3GztJ/6RODvndBtxCqRTdHNSYYSxD
OGqfISsjtprBV+5++AXMmlGcP9Yqlcukx6CY+XT0DgHw4Clig9kpjZDiDY0QeaFTB9h4E4BqkZII
KAwSQbUVSBUlsPcQIVIbwEgAb5VxKiiO21oy0huVknkAGWZtmzXhSlBnoQwjjZgT+SvLk1FhXhsI
eP9XUjhseHUXPv+bvYEjSr+nP7EwfrDrzkOuqbfFf28ChDAzGNS2V3RUIrXl75hckMdBSOlBQfyq
KT1beA9mIJ8mfRDjuOGKM/LcaOgOQ6G6T6MDjqOBKvrdMbRWDCOSjw1JebgId5XryZoRm3LJAO8e
ZzAKfnaiRdcjNB7cbGuk1Or2GN+ZAOIi+J7BWTyH+lPKfZDr3X3wyic/rURMLEuD7LUGVCT9glxq
sjHMhCg/B/j0yDb2qrbaj94rWplH3s8IhvP2rLAxRjOJJRgHDLZYFeBfKJXvwIwT6uTWSvWUc4vI
OzXWZsIUIpRvdxp0q+6eS9Fw8CBDYUk7hSKoOJgGco3XIPufxfbJ8rj27BMASWvc/GkmCBvhdJyL
YulaIJrkxVsGjvBzhzl2ecjjh/raxIiM8oK2v+xtlisndx4Idn15p4OPlXhDnhnVzwEZrg3qX4pa
NTLm3y2ES1ikalYu6KFQlyHvZhtzJzroS680rPrG4xgIxIpI/0gCJyN/qiUssjkgF/hz+AFW0NuX
kY1bn/YP39TNDk82AzwrYwOIaqR4WxHkA0KUCfPxf7ZEtLLYZ54Rq8BD1zNohOt/NsYmobsRoMlk
a/R+XxpL8n/Rx7LZ/QH3SBbkjkIFSPJye08bT2aFUWA8uPSnxj3KtOvYkf+IXKSIWazVKtPsQspF
gph5oHCchl4WRMucLTDis7IXJ4eW+110aada3kfpWDbBRPkFPP3FOmS3Nky6fcE3QOWMwKudc/lx
vZGCEEHi84XAj7CNBtqnD6PuWIDF6YhWMlk1UJtDjQ57P3d4tXXIrnG/c40t9ZUNNdVumb9w4dYR
7GfV/Qmi5GjqLkB81RUPnXPThsOEmszmjbAoWB+78iiQJoeZaoJvZbBCOpbgQwTR0gJ65FpLKUc7
B4e7+kZvwrB1eba4rAhSQBnjUF/dx/clEGdYmAwPzDQJwNjeLZVtDupyaEa0elAGELPguDLpoGUd
FiuCguHR+W3jXdBuMtS3jE0jpP61zZXY561H4q0icG0bUmV9iQrVisdI44oTn18nIABqb7/OVq1h
Y62W6aWg4JANG2BaH45n4i/bWh9lY6m1S4hCygNcxCtE6YmVjlZmwUcQx/Ecy+nKjhXhmkhiDPXj
OadikUXB/+X7ujEjrySCHusZclmV1QPTVpgnaO/QqGfcV1hhc9v8UBmtoffM80taquQMWdvNTRVf
mAXXmBjZ7J+G0DeNGhmR0mCjV/A1TB0ifvqlr1+9uvN9+PQ7l5yAbz9UYRqk0fBLYEsmTQO4RVYm
xdA/hXBkd2fa1+oLbVa4Y1qX7oiujPrVck0j9FPVhvdVVW5MAo51CM5SvOyRVkj6Vtguy20AkN/z
sGZNKWPFZiTu1DoeI75ISnYVdbIJ6wGpcpSg9ChOnkXuiSFhbUeBhobdHLhV7MWFq9BxWcQWoVNB
3s0/AG4uYf4YVBC9/Ap7EV3+e6L4G/nVayTtaPxRWyW3xosYwbGPt0Xi6VQucQPh6inMzb4RzBfb
nJm3J3R0Hhcez40Zi2QhTotc6Y5/U/nAITzrFq63y/zOQqZzEajjTuF9iYRi+b/5oH/5XpMZ+tuV
dVMRiuWra2VyyjkENzS25NRVT99urRpyO2Vc0ZyppFEQ5mF4RyWLfYsPOMafCDYn/46c709LUk3h
ufxrZrVn/tviok+Mu1JVjbqLTbWxRpmygTVC9d6smTQYb75GdVuP7jgajovBW/leSd4amUk3nwHV
iBOtQ0Pw/BhEUc2a7Pg2KCgU4h+VJaQ3T6Ni7CB9DofKhGUD7744gvkbJ/zzHdhKM+rvRCtPnPki
2SeMSbvvdlm1WTf9Q73PegLmCI7gkp7JM0prcU98SSviR1Rzjcvkd6XUtHN0ThnhlAZCRVnLIHvL
fN2F3isN3q/oiRKciphyCGiB5t2ipPRE75bS5bfiUUO3wSz0Puj54WI4A5zpmuwM6qRUmXon+Lqr
FBt3LhbufFz8OiZgY9mI1BK9Pmt7UVgrk8x06Uwva2d919UiyI5VN8QOyLO3MTcQzEGFm4YNnMrc
P2KsYJB5h+Q9JGxyy2dfwLp8vsuiVIWcF2G0Q8w/4yG4sJiyjLUlb8O0KkyayZqSkCpTowf0iOXe
xHDrbCyTtqPWhBH2FPJkMS3PdZJlW3YlabFwzsj/rJn4AaNjKR2PULc72rpYbsVrhLlteVAGs73y
pRVU+0/DFMxgCkqXKDCwmHNjs0a8NYC6lHLU70T4kp0zUC8u/RS8zz+AOVVsxcffMQz+G/zCxCta
HaAwPjeUuIzHEhci6dWNXF/cerqW3b6ycUJhH6y1XrpJINpA/kB6CyEdyl5X4SCE57cFRTVLK1om
78qF0GBXt5IAj482EeV0iGovfyQWHFJaW/XCo7i4JTfAREdg1H4/U7iEDY7tHkrosQycH6r/tX75
GARi9vWq71CQwC34zZjD71hprUI72R0R12NzQZrqq54G1VLll/l4ndzQ1GMIEoxMjFV4rDFvH357
eUL/on93tuYz67tAnFesB1mEB27sO1InvntTP/HKlia+zVjcPX9xBomCkm9iEUY2dGoGUTuZxheB
avBdf2V25bXcI9fO+Uo8YkFcBniJYJDWcq7wkncildVp8N2BCBWTnhrqzbAmPghNkwDTxkjb67rC
ziXY8Kl/tVkmBITQBiz5V3hL8KOkvPR4q7u+1690dEGeitnOYdmbq6aT6NaUg7CcW7T2SKhlbJMu
xb39KGIcYDN5RTVJPVyriqSY8FixzfwlUHOKepJv6xos8vD6sq6LQLlxFp0UpgbeDgMXYGeRzN1M
6Rp8JsnAYsCXbm3IG5ys546/Nl4HPQFmbW9XW8ypOJL2ANYOuR4mzSZChckBQWfWydxVc4HLaJVM
313Yxlt4O4Nrbz3oyTqep9BjzcRYJrnOLL8yrYe3yXdr/yJCXETb8j6VL3OUMNX1qF5/Job50xWC
29sXRbibD4n9fl3wVmQpaQOYZkR3TP9Ls6oKF7uhrOmfmdxG43dkFcuX9OC4qYRv4HtXUr8lJ7qE
6BX1F3ZHJyxIZHnwXsquJAxSJEDtxg/VEpJM19J5XYaiKJpnGp9/rbqsUDv4OGiIdYrtUsQ77Cgq
eaFgJBI5ukYZ8v556a5J7+V110uDsYhh/bESq9pvzTC0m3RV8Ksfn1yA4OdumnGtt6mAugOqDVK2
M70P5Q3LvLy3KT1s+huZdN6Cr629JbKTDlHZGgPyzRQ5UZsCLV0kEiz8YhToPsRy/dI5fMYtvomv
MhTdpp23p3O+MHfc4DH/+oAKpWITLi1xMP9aASF9Jsc/fmpCCkD9xX4sKDfqlThxBoLRWXEtNDmC
n+X4DwoE1Q3zO0W4T0zq0N+fg4asFYji0lgGbjEKccTfIEcXgIdYPp+gvivXmyJaR3asxeNBpslO
C1QR2WUw8Jk53rlHnMAWZbzPNmp/O+e6wjLxA3DO+mS7nVup33IIhUtp/Z7PWSq2Lqnm9hxHZHyV
L2mk54KeqU/8r87CC8Fu5tPYR8yHzF3RZMozAra4QtGBhSyIzKRmHeL1BJWnoFtIXChFzTcVu2Rw
Lz9vh6ZX3ajRtYE81Q/eS3xffIW27S79TozUn+R35DEQ8GRW+E0bVvPpd+rxNoRczNrZvHW+i7tt
k/1+fBENm7rhGVWaxfzQSKbHXI94XTjWdZAF4eJ68m7+y5K6K0mu/ouBuuMiidjOachmjokgSJQA
kcSRwfDCtoUCpfXnlDWEg4MIf111MYHZy5LITbcLwXHbB8mW2BapQpPRIb8n3Hz0z/9ZYtkZRxNm
TvrT+g0nhelEZ9b6wKSgGPsTrmIM8yhJ96X7+NGU9Amm6rkRPgzTeMUCIyr1/deVCSVdrhviVdz4
qP0rCH5wHgPAcb3oU41PSJe8U/hkF6KH75uOqIvtIIhV6eXvLg9gRfchmYqZzNyH3CHgCp5R4XCn
4smJZ1z1WkUlDFDlD8nYuTgIw9w4TrmqK3UuciuFVWR9mZIoSLmiC+8EUKc5+Hoxa8g3khVSIBBY
LjZ9BLf91t6WAWyCTzDoZnhtl3XqcDBdANFaE/aJidOGJHMgsnRP0yLdsUKkmRvNnIkW4xNejsW2
dWO4QyCQuPzvi1btayAn5u1tggg+Xn1/c6ss9FlfubsVdO8uffPqZB/bbfR9J9g3n25Qo/rOoCpL
BK1m5YhYNe+nFZDYziW82UXtKeVJEKYERc9gTWOhN7HYcStfK65K9E+vpGI/Qc2I5VuqoQHDwbUr
sEjDb9RlhZ1Ru69wJDjaK19viBGLNi8y+CpyrkW4TvHZWaPk2LfmnzrmU5yoR10GdGowhYLNL4H3
/KOGI2LzMC35Z6wpcswLE42sk4AN2AX3/QNDEM4fEGtJrDYfk0ugMn0NzImNTVLQDPeyq0IoOV7e
S9vy9WYAAJsByGARBSi2EP6bn/oczbqYt4Ukd1kVvO3QAL/zcEHL+DozaBVZqItryIjA4Cp77wy9
Ve/hj5up0faZEpdtc4SoRaTtobcd+FM8dadZGnvfHQPdwjUak7C3O6ktglk7CTvs09lAmVcVLRPI
HIxHeBzStcnyOus26w3SetEzU4tfJzK1Z64/v0KT6z1VjgPlbX8XgPEu2RN6OlR0zM8m533ozSIt
cKqRQkWoIy5awHjMVvDhIS4dRMkFI+j/sN21zmCA0s3AKTNmmrvuC/h1cD1H1kNO0NyKRPL/wsvE
V3LfDkD2SGh6gnKDcRHJll88KKzlfYk/H+Ahsf5GFSF+dFEA1CawbTPkfieoX4HKSVU3TPskGP9q
LtiX7E3c2iVxWRNGztjBR0jcVBDzShysZItvwA5TPx5Ne+yXVVNVeZdvZxsVEAkMEfHbmbcYqtuD
xk2YQDYOiTYMQ0g8ipJ9az5/JruMChBdRjs2ED+1iUnQpFtpDDQs8yT4iDW0dIkg0aKBz19F63r6
jki6ZDue4yzlGBKIYP9YwRQ3C8Rcmw001YmYSpae1xLk3K+pvQB4qFQjFT/FgrXmgSFSlT3VFWlR
3cyGnFe17sz5SQnPgkvKzDDPLuaL1k2IecR8ucPhkjV4EgPaxQx7H0P3GSidY3LPmiYBHomE6uov
hK+0BWPXfmb2HEHks5UIRAdDtuIT3aza3HmP0227mi0scVcWLIhDTE0PoeFoyFUAOKI0uwsivzvA
q7KbjwaSEEpev7uqI3Rv5nIQr2159sHp+zuE4/uYAKhKa3GwOyhSGPzgiKv8c8dfVAQiBWpUtDhl
iD5Wu4I0e9/qV5da5qwP//fF1i/y50Qb0ZUC2DrEB+B5RQOFtY54OOHQNURDrJFd8IMnXXD5wp6b
/kqZ8/fEvDanh6HndmepYTVvvGU129IOs0UyWVnckoGn2bbWhVUs/juItG1/HcYYO2yqQi5jaOZ4
bhzo2I+4TUW9vFU9lt9dJ0xzCUmUYACYBYo3NjCXopP7qLR0Lf5/4ULE7/u/DACg9xj2+x9WNXXk
gsR/jLrLjg7vRL5kWdEEKttaXSv0Orbu+qSMsg8+bdCONMG/ZvwXvQTS3mGpzR1DsoSiLWNTnmFo
gGYMqgpedyNtHfR3UmUvPaog425jsiwUhIoqda5kKZluWt1i3084KDh9I9AYCPu5tWeGSp0f3c9S
tUYYX9oG8bNKDV1KyzjqlgnfW4Ps1J9LNzC7310kLfVXz3ChIf5A6yeB9tluqZhOicsmPWNwHIel
oAdz5fNtA++aLYkydSKuLUX5BwwY/bDJMVGjTHlSeJR4zhywxXbZ/2pSHAathgWyc2yiZ/m8kI86
Hu8OoObFHh0VEP5gE6ywsQ01GcpS9P7isaQMMUFdsEGBip4rHZ8XWIf9B6zHFwh8/ZxVhBM0R9t2
s4VavxuLEbHcBXbW6JSnOPl+zdN0q75bCRZYZtaPyjgO6MU8q0eFnNHqLmTlBGIRGBWNyHErQplc
1Bh5xUTvpN4ZWJRX+DgWzHcu9oaq69kQLa02h9I1qj6e+XPEJRGwT9Wh32l3UirmkJJpQHHkfh5r
cxm8Qp84YHLKcX5GDjbT6Ie5u46qGCgWZ0SWgYey88tcKS75hZeqKNws/Bc3PDybNoNfxBU4JzPP
+N/p1PT0DiKius5preV4q/s7vJCOQiF81GRdCoaB0fELRVVCUdosvpVGcCeehJUyhseOVU5uESA2
PRC8xbtKVXI0dr39YlEFNUC2PbIZk4YPhrlnPRvdkGlblN5OD5hgq0/shUC7kFOJRj33AKYz/kxY
Vh5ip1NcKV7dOm1VLxc5bVKq4Bm+yzu77wwUS/dSy2fuj11Mqzn7QKPECVWG8nv0zzIftdZDNIWR
QZlmX1Dyre09GqZ4OxRZqPNIJvPlzgy4e/Mjpcjjwvcut9nBUEbfaP2g5YPfGnfHpiuicL6E/TkJ
dqJETka0mzu5BxHidY75KuWnFo/+VY0B95AGEh5Wcr9qVA8cI4q6DGmmo6p/dJ/PUnXQv3tKCoHH
9fEZnuoXo3oM4D5cYLU+ZOg4pOTs6XfniLBetUO3gzn4+HTmk+vOi/Jgzb7m+e5lBSvNt7NYc4oj
IJkGPeOCvS1Ehwrz/qswQkZKg01kDzN1IJCnS1BSDq3DyIHFs/MWW4VmxHhWsq2YpEyLo3WzthhK
YL9RJg2taeRsGXssUHprH+TdSczcN4Ktv0m4f17v9C4Nl0iMiBbq3Aw/CXsOjPj+S3YheVQxoQWX
PXUfbthgspDQmcWbmnd+fiRcUf3r1Sh1VE7hqMk2BkrcPihKLfYy50ifdfgAsh369rQeGHY0y4w+
goFzq2PONzNNn7l8PH9LhTG6MxqJSpeqkNsZ1eDVCdRktsrXsAIGGaiTDFVzIYb8VtJfDxn7oqsI
8SL3bf8svekfeSIuQ7EWiy8rdZfk5kwaVI/NjmUvQd8ZYuOh9AEHQDKvxAqIujlIF4SPv+yvt+k7
bnvGcU3FcL1/0tQa+lghGVXSS4OfBOqw73N/z4kHteTW+McRd2gQMXdeETQBhnr/cq5TMw9K8z/V
c+PpUVjHcdjn7IuxQuVN0h21GxvCfChL9OL3lijLZI3Pb7ZtQldejks03F7fpDJ5ZSqGm0ps1MG1
oywigycQFpZS9bBm0qEd3hkLLBYqI9/hcdnr1nG/Cvw/3+8lGd7t2ECf1ydcsHafWFHZbShVUdL/
rEug2wQnMwSWP5u2D6tx4CwA/QCiabMettDWnZYROOhGVApr81oFYUab6OqSQgJ9q5UyTjzqr/lu
klt4Bn0J9Kr2D0sQx0cFbvyT1Jl6ftlNA5sheQaZjTPerglTIlJJRVySHQQYKb6OaorLqgrG3r6d
pyNchnzcWDbQKN9IzidQtlsn9yVeRN3/EQo/m78WiClOFZeBjUhDYH3p4dtR3PaES/hXcL3CaABL
X7cSIApseDfrzFdjcBIV4dvySFWZLmLHbEOvgKN3BB4zHmpj5DOtEH9jl6ZNImgqQ8VNC+EKkEyl
undgysxlZ0qoxc2UYUu8S0WTq/npFu6RXBfOMPs8xosgZdvYQOd/Qori88Em4IlQfkGpqc/73v7+
+Hh8RoReLLNhNRpF+X9GU+I84q418Xisx0QFtWIkF9DG6Ze42xE9gVe8Jdt33CPW64uwPQzcOVmk
ggrVA9IYj/fOqRixuJnVzetkoHZhte0brrDLegnnwjnPnYAwaG2CP2K+eV1SrxCaNubrX0bnapDc
m7XDnwZx8nalbh49cP2ceblabdkie7cRqrl6GXr4NZ6/MDuqNs2KYXTplp3KUaIMXb4FXKGG+6tH
Clln10+w3g8iMcJXz5FnRIq+tBl0QDgvsEbDe5IRwfdGhMCcf6bYMMklH8IXA4KsXya35/mfHGII
sKkVC8oK0+YqbI9h5BaK983SN0/6meEhWPDZVKZVA1kFH0yPj5MIbSbgyJHrayliyvmpq4X8aY9l
OtNcYbsPa14mGL2hH9+odclmrZdU5dDaiRrfHBcilF2ruUtkT7i928zWIImDlrvoQXaBv0RR7y18
dkME4xfO6uonV4d3F3XCDAl09Dxnr1oak6fc4J7oXZIqFE12yE7immMoWUAo9FWu5B5QsOpcdT1b
aRx1GZuG3mBxFjU/vgbDrpTMeT0BObYIAy66GvTBQ0PLYcE0rW0Xi1X1QGmOyEJCr5rLsHm2/LZx
lGg7zG+M/OqdTuldgrx/43jj2vQJ7OH6eZvlJ93Gre0zrOqsRm5l/L8NepqLpaSlNy8q0vrVrGtU
N5ymdLEI0O/099x+iHSB/sMlLY/TpHMSJvPN7m+656865VpUl71iyzVrI+GpIpYvwTmJGINdETHC
X5W3TThgCgLCz4H9ufEuct4qr8tV90Pv7KaoswfYjq2hrPXwzkukrfPebg7ItHUlZ5URlfCVz6mC
V0o7BKTHSrXvrSbjZActgrcSpQ7j4NWTfwFN+PfD36aUhEh6Sdz6dYjQSWQ3WywabJqO6raRJwbm
+R1S6J5j7CscnokzpgZJd8G1VOEPTGd/zBvMruV9/6fzIL+qsRyOdKrQOyNs0okotwXHtz2dSVWq
LlQe1M3WS6c2XC5nBKnE38lXpkQMFPo20/fv3SHi1HCrREukDQRGaxTIm3AtOcZ9aknSgP33fCFN
C7JBrB+sQXS1yUpUkjH1A5A2PtsUFhNqlspMguQtS+NuBGQeK6+iz5cFpZ7cFgEj6FdtZIcmM34p
+JBKHPtxNB/kls9DISnEdO/2TZNyQqMVv3btsh8ZblORo2Rk00vdRVZrgM8IC4px3O1+vKELJegQ
PKl5HHDx6+/xQ5AoKAtruoi0+chbXGDFvayHbJPJ6XD2VsENHkQfFzP49RyN8JwtyTIuuq7pRwav
qdmFQjEmxWfRZGEhuavvosh5EfGNNSItV4lzSmJHJvyBg9XPXWTHipFlxBKY38JKP42PjzsFJhcq
4rO0V0ZPomxuatTtN1Hq5PzA8sZLzmWlOz/1ae/KNN798p7LVQSXMzdAAQk3a6eX67bNIbTcftEE
f/olJDYdnfw4ezOk21uAy4k+II7M/qvbjqz6z36jCWouW0nmJ8HnyL3uo+sJ+Scsnhy8oaQYBsXd
/ZHyYUqLmrR3NpaZkDbNINPFZJpnNk6VPtLwdi+Yxj9LH5hdWbmMmT3N5J4Is4P6sYRfVFpYrAbG
OktkT/zRpCVWMH9664veOud8RYAeFw6lWdDuS871lMuHqeMEXqQNjSd2OEB5RFzAUJ9kXbzkaVh1
ciV9f/6PRHVhT21YfyoUzxlmilt0jZ9YupRjvXLxDW/T08RXcnv1NqeVGxg3FRFVVxTRZB85c/cw
igB4a55IQi4HB87ohv4PYuELCOnSAio3u0/gwgZ3irhvTIMO3ZUHk/6+L/l3Ji4ZT901/UoaahvV
BGGnmhiLCn4BHnnsLCUwuPGIDumwY1lAvMxuvP4EHtB5gqZoQ3imJTBqgW3xQQQAPrnFEChX+6BP
Xo8cNctgD/5IeiT8UhqU02J4MfM5nP39EKxxXi657waC1U7mR0T5NkyV/f18OXY4gpMxqpXSRFQy
pZeIJ9folNLD6Ui2boNpgxOmriFJoGBIShdgEyH/j+73ITeyu0sJQwJiS7xUYBvy2lfRHQMXbXf2
IwMWDtfF6FxHjTo5ja8oEa6iZs1PilLMVdIoNQXexj7FMtBZeo4rX2+CmfeXQbjSSGlQOAseZjKS
PqecZ734PAxSDjzFmssRU8ba91h0KWV+HPKhYCklrT1GaXI4cE1xMWk4M3zjqS+frw+aogNLr7pt
kKQYCgDJTmz7ldzGWlswBtb3L3K5fMT4dJs+phM/P2QlC/gsOCXkR0Yj0OfqwfNLj8Vcg/g2pyB5
7WLiJ0jk03kUTJ9X93XzR8+OsjENfjAuDqfIGxlyX51KHDwdd6q6zFSy0qznyc+oI4XSRgkGh1j8
E68YXm0CzC+QV3gXU3TjXmPfo3L+vlAZIgvrX1Tgu649GsERz36ZnjkhVh9hrqBLpuqs/RLQzCNt
cSEikuhiRnP2+DimM89r1CtBJCDUP+l1z4TcKoQozW8rd66Q9Dof0h47pTJmB94jpKSKuT4/RoB1
czrjtCb+R9bVtXGGJ9HK7af5XTq1AtkoFuKsxxmARaFHjYCmmiQDlD06kVYRC8WycF4RpFU/zjp1
4dIbqESzuyA7aZJFOycne2pqwKdhtnWFZQ/RAAZ4nUIgm/SjndOQBwPBSD2Q/7KCxyV3iaTvV8wy
08foY2PcxbfJ9hXqlHeHt9jNQvN7UcXictJkdUROxzVFufeooYAiwnJ96zTMPDl07dInjOpqkUsq
SWoqO0gJiAYxvPJQ2P1M0m+dWxIkL5oYK7kO3rLXeYEt85wBKBx1+lkW+fusEUclikQO28596ANR
pbxH/jv8i5Y2+Qzs/q61hSXTJnmvY5w91I2nqBhGpAN10x1oqUOCWpbR/Zj8D5Rm1ROSzoFoKIho
ybFUxmVFtzS1fSPa9a708KVUD32yaKA6L3Lf4jSUn/Pm+331xVGp0DwfOH6M86XVBIe2mtlw2zHT
4YPCW1p+Pd8EET3S04034JTYkyYIxElPR9FZjwXZJk8/6JhpTgog5e7D1HH6ebaPJXTVjRBkkIgO
rOxnhnPcYT6Pww5bhvuiVi72uErb3ytL8VfQVtelKVWkNcCjOXmoxkLH9eC43l3pi3Nlc5picMqT
CIbl10Lu5PGOl/y2LkfqgaUkuVxC27WtcIZ05yIoBBS8BagGwJob0J6Wimc7q4KNrxnK6wq3zJnW
b2B3/tg5LTrapFZntjHBRVnUMfBDY2N4U4MLtv45AsZVqfzZJmgWKG/lECFSO/rq7il2KoHHox9S
B5b1ZRypw9pEReda4wfARwpyU2QLNfYwgjYrhQ2XodixenXElET8SuhtotRm2uah6hPdQnj5TzoE
wxqmTLT0/CcukU3klDM8QtDsFnkFVxSH1MYhtIRtahFwyKgTMfKy0t4Zon6icg9SUPSliRTRpZJO
UJKSEqlZDeRVS0SowNyA9TxVqX4oYZOr7y8Tc3RIty/yMO/RzN7e7rxhk8Ptw1VvV2snC1K9aIUt
fbZ9EzpgDOMMkzLuNbV7Ejh4NZQnPsoTRKDW3shZ/sYKU5BY1EQITDJ6B+KUsHX/27KYc0v5HwuP
CTvQhCuZkYvfs1m18Zio7+SVrpyGw5kziAdbC0oyeIetgI8Z5OxBHQ0VdEhHQ7X6noioifo4ZJgi
nWdGdlfHIr3gjzHCk0t7nEmVczBdELlKCsE15dNf8gyK25R6vJthRbdKdw8Itr+ElNHGKmkdnsgv
+y3AoMlihakB4Ptx04Lkb+cfGLLcww8DzbugUANgHygS+vuYItrqKKbaS+Lsuq0NsoTODt+DJwK7
wbwS8T/5YKU3PUtBJ0SidBEmOkkToxe2T0GlT2WAGQEE5lwCQp8fxZVqRMmRVdYkCl8nbxENBgyo
KQWlzf6RGmPnWFtZyJtDsQih5zLdHkc7E0FMHYwoGdRypE8KKl+JJQML4Gzc54UwxU2nj5aw2817
xKR+J8fenCN+5ZuPquRGGOFsflh0wEkfmmChHKVq8VnYVqM/gUgwKv7DXu6NFq1ezTS1W2aeQKbo
X+T0HqtojQAGConah5mdcd4ylb2nUDmOlQbN9J4cIb+/0xECcE4epLcjZfR/1cCJ9mFgHQ+lUrfF
I82Ecg+bf+Nr1AQO/vawhkFDRpy9FFGnRMlCBxqi4PiC1UfDCl8qL6pMhEpvAufr84deBxd7XiU6
pd3TZeXaLigMCNhnS1GrExGS0dEKTUBPfL9h403bgQB1AaoVMNcFmGZIiWnlEM3QP3EN88ql/unL
/05E8moHqklUkh0CpsZ13VEhiYVlZV6OM2AK2mfmhsvY1IQIkEIijJomb+hgwZaoMN2KKUu3hGN2
mk7zdMlAGicVSUwXJq5Q0oGRvp0MbQKZDreBhy6daUQm2FHA+zVSJALS+5tELoGqhx4qMykDlANk
G6S8iOjCAJ1VIo/k1POx609quOlNPu1YkZQzElmCqpvspAsMNw0GCaEgUDJAYaLvVkzzA0Ca0MJw
CF+cqZE/NpchqGrwGreOyUlJkFBCA8nZJ7lfzD8EuYGvx0slD12T6l+4Ds02nWXsX5D+u+/LdW7S
gXo9mEhUsur/CLxuY8nP5paoe+GjKezFFngCdjrcPAJ+QjKgP/H8HoinWQLMeLeIglV71yWN58rp
P13PdDqmwbglXgpGEPA+V17YRcqNYwcYHYRL7w+f9ZW5ll/k3Ehuzx7/C6XJ72LHMHBgwC4fjM1z
+yXU5p9+Etrye9pSUqgX9XrTmb5ikwCq/U3PP0iUzIEfmz4tkKIqqJHkC043EvIv6wwy/eb8bZT3
8isFa+Z30eg8QgMcHy8u1s9TaZ6ptjKc0nbGjI6xirACXca25bg8v/3nhiunfCseGkHluk9NIDTS
LkAazpJiOMIrZArXeihincT+2BCdU1PP+AvDd4KN53SscOX1x8Aco3MMXT/h2FYmjXHKZUDLXAeo
BIzyzk3EfPra55Zmw9NY3zD7QIyRtfN15SOKkXFKjOUVFSltW+KU9d4ccrXzSpI6AwKh4LjURSeN
GQh6cj5Fx+EdPjXzRu8fnHqT3W/AJCiLIC0EPTPvj/PsInO7/QYNTdo1hbXkUHJf0WBHhQ9/xJ6a
mmpPuOlwtm5OpdCtBYcgcj/AlxoUYinHBm7Zozt7QifFgpKq9TAdwlQKAs/ogo/50mbaov4V/jos
+c4btiAxqmUGOSuzqNEOhgqij6y13LhHgQjWyFLm8aPESLpnuIYXS0nY6uf/SOKb11rYPJYxzq3d
YK2WIL8E05/ZinIPZDqGWP1cvNQ42e/BCOqMLL3sgPihAwztUt5pox4vaQCSk6lr9f3cWirt0nXt
5r0WfkF10/oXUxPjkSAuraSbhEIMCmvRJWKrrKcGiWspiaM463LvrdBQuDOz0BCDD3o3uv/3b9fJ
UUQFon34ezZJrw6bAgqJ3MMn/Hxw52WqdSiXiweo/aan/AHbmJlzXR1ySp3nE7Y3NLrHOUheWHty
ze+l+cYfqyJxYryE6u9cmSbLj+zzH9jZYsFGhdc3U1+2Bl/Apcl9oRYIS6U20AgNtMKrqF3PZnMj
OIx1WCs67CcVxKH7eBuSMvie7U4A40QJhXaJms8ZTdfm8XaplMQZNXCZRK4D7LyOj9x7tt7IVNtt
mMPKIx/CuhWYsoRVXHL62tdgzjoxwcyVSQQwimUOZv8mhXSYYzeb6ViiKUR4llZ1nFlQzLjeqW71
lC4e++v0N2SeQAgd3bqW9uDeUPHa3tuf2BNgwKiACuoKiQqCCaHeKh47MEuANt1IdznEz989OWbd
eaSjE4dOexbWYjUlpSxBuCn3bSGo/EjTYKK9d6Ba25eYGKz921jYrJC8AqbNsrnvn+uo/ac7Zy+d
woI1xe+gh16y9/m1PUj36l/e2B5hdlnPpNc5DZ51FWaC6ODQjnpDCAm083QXQa6UYNoWSPwF9ZR2
9daHElHCOdPjwxtXrxXO9i9FsCYnVoVzemMzV7Q2Rr7Vvke8SsTdNo/nSaRySHmQeqPkOJtXPLDD
hlvs5FYzI4ZIiPrjv5KxF3WTfOcHk+aodd4inigg10Lm6OymW9EQC++j7bXreNBULdP3OmWJ0Z4f
jEKxk9+Nnkbp6oGmvOoPzvFkRcZCCfIAuThH3RlvfQYrdjFdToZJmwp7UHqUcLL8IjbCYX1eJYJD
eWJe5U0i49rGUXXWgG0jjOQ5Y0hLsYqEeeRkiW67lPLNaYb01QzG+f6vo4h9Amy/8dWfA1U9Rzq4
4/fXIU3yLehCNNzvZiKNBSebwdhfOOllLhY1gBi9k6GrMnvpatQhDO8t0wuUdiplOaUL9hO3XEvL
5ikYMpDM4fJ2M/kM45L0sybeAhYaJh8SrpY4Ix3Q1XhQdo+wSPajiGwNzrfhanrsEWnF/0D8kdE8
Mlov8DA9EwbaxRafDAktsfZhRHwtlGrElRYmBMhB2LXAScOLe4NVpbCrg7/SQNOFTHygXt12FPa0
0BYAY0Dp5nlKu6GKDn13U5K3baEcIZjDHO7N8iC07dyfi0QTkwGoDKKjItKHX7gBXo1hLC79O0Wp
DvAG7GZclQ1Aec0RpIhn1PRLUIop9picvI+sSvT/froTtA6kKRlnx3vYJkHa5GDArUvTg4hMy2DW
xt1zR8XtNdXRXSm1TJ5Rkl4FheLeqbZVdisevPSLVOirRoeRUeH5yDua42wtkNSJGCKPXSbq7Usj
AJVHUBePLedWhLYLEw4zkUZh62leNz5utsEa5HruuH2bUaxlTxNPQSgh8FEGa6pPxdtp6hcLqUji
tQJefvGGH94OjF5GSEnW70Gn1QMXHuepl2nW76ILFh9HvAaAIcQG2STMZheEp490FiKrWZIItEaU
U8r+Biak2siR+ra5k6CZsrqAke8fxvjCqfup6XLM3/1RLsevZHbJ4JDwN9Sg7iq6PMB/w0N2GNti
XPbJ5W/qdRRSysNPusJ4s8/qw18dvJr6rA+3R6WwsdQ5WpRCuScy/H8afFIcrIeFBJpfSORC0ED+
qgizyBYdCJYoSG2ondIJQcGPVsCaI5OQm44uoTQa9klW9Ep9++GtrdswLitoeIZere+s/QJcKlhx
voWN3S36L/5gRTA/MWKamGyOxCKF8iA4CgcvtGhLN3STSPr0XcwZdyEjWxPWGlXSxbUXTaz17+ah
4bDmiOsec04pb9AMjEfA2TN6PeluoD1rW2EYREaDfYwpwivJbq3mnPRc9SBwXsPA6GS8Msfnngm7
vTYntYNwjf5GELilOqhdAoCiVn/z/lTU/4WHisoZzJ/O5Gpx7chVzYXuNwbLhUWlIuB6ebfZ/k/M
HK89yr+n9re0QFgSPOYlxXqVhYzi8naFmwUhZ9oDCKHoqp4SVsmFx9m1mO6tQTefxsdtbQKLAP5M
RJLFdCKdNoMmYRDlqSq5PgEVenREIdfZRRIwRtddwtOTeycjjVh6BgtR+2IFgZXP9bX6g2UmP+1h
xgTysmvIpQNj76Ftd7r/tk3GVp/Jbh8N3brPFLkTi91t8H/bFMFoBudkZbqOGDpORFzeTyzzFLen
VY0bZQwpuH32By2Awp8aWGdhILRtEr9ETUdCPQP7dvMSJRSx3DaGYUGwBBtz0SZ16u4VWP+RyCWq
/eQDTrKxZV+4aT9ZEn9tqcA1jlr5BHAJH0+uxyQcDySP/ykNdkgvOYal4W7m+kBWbcQCsCi2WJj8
nehm6rWgwL9Ccxrv7u12WaodEEGb8qE4VqKNrWrDSnpJdRA1bVkoHxthrRAFIW6Y7xGhrEDBNJ5M
iRIghAe2rxmqpbYA3MaLI0xIC0Zkw+4dINbkylbgEgC0gGYM5lO+y9RN4NM8VvL4zW1+lK8TpIvf
kbqvwKH9J3FyJlVpGm0JjKnemoPjADX2JzJCHBaDgRe3RqlD6NkyZEzQ5eea9jPf/AVMYAlUWFNL
QqVpUHIqCC5EtKPZm6sMlZpBd2Lq4ciWIod5/XKeyDPpLBquo1+YkRQRHyzCgusWB7M9x3cotpx1
n8Y8e3kETT3mRpdsJX/Klr1JQ0E86GnXa7AJA/phKqDefftiwgW5rfmaL7fTUIcbWX8KbO13MLxC
e914ZcGnRdBUr+GBteusxwk8rCc2ho7LMGoszvmELX4IDVyb6I4w26lnynrMUT+v1cKGuA4ILG6A
CWyLiMEwrhY0yZLaXQ9+OYiYj9zb+grwdvwocWf+7/U2Gf1yozB+MN/3fdsmi8Pruxk3ozbBgX/T
I0zyQR6XKNEeL0PtGggNVYF3IWznuS7sEQYRDTW52p9ZK86SlGRipHiTZKJa8oxahu34uKyT01nj
0XOi7tg+/NUyr28d+P4gIcL7SPRWEKxaBSkTW6h5qEnG4bw0ADndKdg91l6SOuP//dHrdcpSteXk
lkCLvd9aERt24LMl2tofYxjlwaVDdLW7t/u3/gVjd7SWPJH3vIS+0G5BMoeI3n1EWogQRv1EGo2W
v5yw3wH096QVHteEkWjYyr8ObPZO7Dzj55sIZpc2TN0fKCNo9WmXiLlcZiDwuhyJumJYuep+xXo9
N5BRk36f7gXRq8p5glyVak2zwkFOV9NbNEvkNKGMAi7DRrFSv8/rVfNeCejlKx1PRMUAq2tlqAzZ
9euv5xDtgUte2fCEY3yGtzbGIPjHsrOOjZbB/hTq526p54lub2Uq20zVPSuzRjgm5EnAQXTAcgyc
TOCs6TK5Er4nTygTjb+BevUE6XZZOpP6ONpR6e7uHi4TYdzG/pLK1Uu66PRBISWNnJZUYa/oZYku
IF1cBO87Nu5YmDVQ7ysoTVpKqccwsKLRJtCW+Sfvo+7FlyFg5D50VFroX2cEbsH3FgaiCOrRN1XM
iE1lyH0jw+ZxEwnSWz8U5CrgZRbr6byZUIAkT3jII4gKDSrKzGY7Q9jVjEgzN3QA9oY5WvJ2XbgY
lzhBB/V1JJeCBTwupstIFO4JRuPk9sQ575jg7NS3BRXtkFL+bfuJHoE+rdEroKApPaHiCRsGuMcv
0fKpEOY9bYsduaTbVgXYSrorNlMbci+u2yZYcEBZ7fxgzFeYCIiYfXgXy90FkXELvbHv7VvNcBN7
na2vDXQr6o2OsAzDBef0bpQkvtiY8ckilGAM6sWJ+HQY4vUKIi8hOtO6eLN1+u4u2hiIk1ztgYEy
0di4PkCqOzpklHP7FGguUjivQ1cwF88oluygf7bbivScx94Zs16AwIZivH0dqnmfGpCHwFhBJYRX
DsA6dQYDV0Gt0gahZr4CjprEfmn6nB1bfy/JS2sUX8UwaxlPfhWhjd2K4ppOQH3GCHU9MUnpyh1w
SVQBWonrj6y7P3LQ20eAEKAJbLtaMQdvHUgRg3TDvKRGsRSnc43BPZ/UsniNVTyYYhJlzRF5/QzR
ahNnbsgy7jeuhhwQEKnkeHPBoUekZuU/o+WtAC49tm5mSrjoOIHD0eNZKGtIfRmKAfvH23pVb27X
t1xLqVwKYM4bMJ0LwpcvoKCF76OUFk/XEma8jn4/dnrXUBraHEy1M6AyOgnxp+SIEnwGV5+nOBC3
Z8Kq4B7tWloMMPU8FEaxL0GXICjV+zmbp23sutHNBhaeRZPGdQfnT88nw2XurFoQwqbaFcbAvZZ4
W9WwqytmPaF+NP6UBh5u0zJup6i2Fe7avCVa5c8RxUo6vrkBtgcl5M5lSi9MtDovvWx7hbE9Gxqy
sMZL0PrCfhlRCQOw/6DfBs0JVktfA+trrl8+mMFpiMQYl8iwwjOXmuzQBav3Ab/x8wJBh59u6ZCr
EkZ9Veb83dHmMz3WfaaOS401Y9DhswN88PVt8WnghDJ0AM09anP1jkSj7GBndOSj6uXQkElx0W9b
wVOPYRK7iNyG9hrmOzZfo5BFJhPvYOUQ5MQr8SMb5DjRr5Zz5q9Gmzxew8hHI/iALOIX8WusXOD6
ToTAxclaTXwJjyg7I4eJ0ONwbsswJsUj4CuUqy+5qGKgPkiqRctBPO4eKEu7Om/hiFq9+p37ofil
eH7NwVOMl3ljt84q6FSXy7Wg4LTAbuyZplge/K7lEYRVYbdyatpZA9zgsr91B1pf8mvTcJp9EdsV
CGQOFd5dTohCbHqGwXKHKQnlCqxCmfJkvOCGv9iObToW0FrAE20iLE4x8bRbMMjHTET7J6u0d7Dt
JRAcrBFdv0QdiJwJMeG9GzPbzFposu4QcBC1js8hSDXUb/rSlWLwFtPAgxlYu4W3eef6xjnIYRor
GHTe0c4G6I8s/47PXHIpexPWS6oclAC5MxUP5fMVt2/0HnH43znGFPdDzNP3tiNhzHSYK3if4AlE
q7X/t/Y/rxqlUQKLQPj9dLcq1dph2kLsasFFE+7p9E0wLFwX4ubJjBELMTWzokm/PEfdEMv3uEve
wXq7u78iJFnkxCXoyvkddjF6J2IyuwMiMNucOFSuFags+KJQWcGC7pGho949LgeASNnCXm2jbXtO
paN0/EeAJdw5oWZUSWxHOW4XwsQ5g067tLgs48lkQvvJ8p+u9eKokaH5CCBXl5fdOCHVJDNvq6HM
4eY1uJ3pqN36c4feFyvtHTpehSq0nN6XNDMGNcG0OTKVxhacWBkSiol73nEplRUKkeAG1qR7VXFv
Xc9siyyNegpT6JX2h1ZgN3jVdmEMPHx5AK8kuOB42UczROWP1O4kYRM9yFhm6/UOaDYV58BM1JsQ
huF2+WfXAT0vF2kS0mV4TL6FXcy8PrgIrfSlUsIQVSYjeOTxPHmHPc8tSMn3GjC3Uu/oh2wj4a9H
mA2mqVRxQnl1Rt1r9bw6/wbYMH89XyrTLzVXOgnT33XLgw3SQMskmkBdI8cyfj+W0sUcrSRKwn1t
Rd2RUEFdjnB0zHCHPlkggJY/qjDFQYHmEQU/CroNqIRS8OyN13OynZ/EZWVwCw1v4nmH+7aMVo8n
Y+WfnC8SyszUR630eE0pUf0hc8pqDhgwVvB7Z/f+yqkzSSVSWn3O1tR+Ph8RVsyNTvvOVY1Xz09R
OZfI1UP7IsYu9zZ6KEULFsRvPvcLPkBs+Xwp1GVH7t9us73z3rfExJUV0gc24gPqNs0Vu/DIpLbT
uvbPD0BlhcxMLkQ4BciK6YLw5YDZBY5saMjs5yoEpWXkUFhZkrGm7f3HgD3ZyS+7/rY3JtLO1PWV
tx5R4XRvGap7CvJnR6NFls+AruAXRav+zqNYAyErupOJQevuYpoArwfjhHDCbnPx1E4Ai5tq1Ck9
gs6CixPdP5rfTpieLvFP6CLvQHCLJFINeQpCprTsRijR8y7O4/SEIkgsDiakPLK7xOibY/Sj9Anp
PPEwETMLPBf6zdZ7QMC4Gw1EQHbUB+HUQlrzAwnlS//vjA6An8ZxmmKkCc/zPcsS0R+dylK63LA1
h1aBgrtzhjfd/uFNbUocxjNQZRbG8Jqhu0/EgdPyAHsJhGW8aDKUcCh3IeSQH49rnrYEAPdGIExP
ipjaeiHXUIzn6u2AQerSarxlsp8h2R1gaH2mGSaiRtkKXEve5gdBzFl3qUl42e8In3CquMNC8+9I
UGgTP/bdBG8NxTk8d+TwasTXnGn6alfiHHm/wMLAPQCl9aTx+Odr0uXJOk3rqFcgyf+Tn3jXpBqd
+XlBhgLHIIgEf+x/UodhaTNQZGAH9XyBUSOgj9H4IJgIr3jfSO8xuS9aYHoB8QbdLefVCVsG7/wI
MkXyjrEGm2u6dP/TsKYAhsg5kjTASWkJdKQ79s838janGvB+0vZGBeEz6Z4e9//eKoIrkFLn56Vo
7ObW9+t1FM1xJS+ZW3/fZ/uUNeApdVvjt+cn8S4Kh3ZZOKdpfCAoMofPcEqlvS7hnPCT7PiEsBix
vS0kkzkhVZKz/F+DSr030PA/7VHl4z1q4dtCk9W50fbbAZ5uhF8fAMSCrVuHvxcVwejmrh59lJgs
N8/iB++uN794IOgK9UuHkrAUaNP/YINuIz8qjBIJ8seV/j5nu6OQfQwxR5cMvROBqhw0miVP/yAI
HYlWmYxYDordMcaM6wHVPGUS/YxYjB363XGnR9/BbcYww6Hj93Boh/IZlIByeyecG3WsABZhxhlL
yi8Z8NlNNcMPsNfH0skUNc+Cz7pc+/x6FuxKBfiYTexKRmoggd6bIUQXWNZqCSgtn0M37AjyeEfT
S4KxqK26ig5YaNbe5EMdvzczVMVz6P77SQ/aKTPad9gLERBwAb9E5BuwUyLDUI29aieg1vavht7q
l3pdevgs2HgCAagc3dwUEtwZOYPRT1gnygpUDt36Aoz+3J09G0gF8dAJcOlBrAHaXUJPJYSyjdUP
+c57g8SM8Ac8qeiYpO7QS/Pfs/K9OMWaVKLmMhoGbQGrFD7LiFjjsn6RX+4z6suuS7DdHEMGZu3N
3UcY1KZHJEULxvRIw/Isee/iSkqL7Gansh2KYPA/PxAcU2sMgtrSMMxT1BNCc8q1OizdOqaNc2Nx
qm3SyMvRcQ7nT7e42AvcgKPn1zRMQ0Ul/Jl9Buj3IQi7P0w3e68SYxOS4b8Ck8uV64CFL6lCiCdM
SQnfR9+QQ2Zs7PgCwbsURsqSqMkuRgMkc21+KDU2h2g5Yk0RJDezhVN1MADZjZ1dLtXUajQBsOzO
ykzhgGH79RDWp6xuna5ITKRO1oO2yfdG9W2c34YDyq8k+1mEZ2GiKlEV4IBiwBnJKzEhJ46vF6Ca
9yJOlLosV6cANtfu9e0bIEVbOXGyVtlqAWksjfY4M+P/rfRExb6HTnzjWnwuL2LGMq6BpLe5falX
7YMaR5gsKyjR8I7eOoEyLXhGSD6S7TYG9ZeRryr5AAp5o2fIAnLzVY9S+sQXPPiLxQGsf/ttKaws
NfyeH0RIBLyyUyVdfLo38GldDcy3HuVjX+dd75ZmO4Qi+z72Oc8frU/ow8MBb0VmercVfnXkELzO
sgq00k8Q1ixQA7DfoFSOIuGu44RGevj3T4L3ORwWOBDtvzPStwf2F+BFZAJbeVRnyEHCnP+K+9/W
Ks4QAoDJcyYBt68UKtkjviJsDCO7DVHv+uwZiTqTNybAvOm20zZ8PkU5claTzHYDCOLu8VahKKnC
16jyCv74e74Og77ZLMeKzKSuP+nGJ/X/AFk+jbM3x/TXtxc6GfZUCzWyhCnsYyHJhJxq8gu7gsa2
MYWUsUBKmVKgXXxSIo7T+Zf+X2qS914idk4O+C8ToSrEotfo9vr5LJ+15clbSG8cazPdamFYSz/Q
xMr8J5TtnCa5pZLahLO1FTMNZAC72LFwzs2iEtC+nGbbDrigJt78NVy+Vvrvx23GJqxlsVGMSbza
D1A5tVNeyyoEeSjTlICi7EYhFxSVKheZf6r6ESIltBRn7hNgyPGKNdu2WQcJC4HzFvc6L+wPMI3r
ZBoIg0P+ILfyVcam5RFVzevZx/5Xeei18bQcjGgFHG9bGm5wwzp+m0hkcfi+OAEaYaNPICmjSaVe
S3S1xt7pwVcOco59cPH/hSpHImkCoIz+jBR/TX27KDb/+8cuN8HRdA74w25lkBXWG5byg19L8Mur
tF+FKOQo732GjeZRZclLqyNd4lxqgyoYod62ZLOxXOnG4oCw63fkXBqW+EBr7Q8/eIRBaEAGxcHf
mkL+S/UyCwwoA82Jf1kGub0KxAERsijg1++e8B7PK1Ocm4fYllq012s9uy1hZYUvD9ikpAFWBNbX
WrYhvCxCGNvmWnycma7LUdgcoZK2vHrcx5iTQSjhFnWedn9j8VgjrAIA9dgjJjDZZfCXV30uz4Vj
ob17Q7IFptw15ac4HuelKgyjTaLRYjXM5xTNckOVSUF1/+joxnAj2nBpvHebO27fESmHcX2jLxdC
6POfTX0nMIrkptMQZQR8pKMHGVyRLXOPbFii2rnQ27QzLN6KfgQdpsOPFHFVXHYrrdD8LY9EgWBH
mXyfAX+5+7Alx2vj/oLPPMQAA3bX350N9XpGum2Alp0dm3F77u788CYXu2VVlZPPsRfNLQbKAFTa
3XRdA9GDhrwJNOdFmVRqRGqg3UykRXGx9acC5aovghx6lCztKUZnaec0w1pH+PgAheTfnzZTp/MU
HDQChkXCf4+PPQNuO8oPAB/KSTpZYzbFuVq2jUVn9Fp9HikqJK7r/Jzm0p49O6tQjSpf2IXRmodD
0jsVmtPdKEcpfiMvf2hR/4jWnhryQQFpbGTnAVfnhR4v3RFE1GneaNvdeAQMUH9iBlDOLOuneLXB
BQgJDxxaxL1Cs57LtdnCNz9f7WzqTKfgRcem8rh3IwPgrTRz8T2EGCfdroAxSbOxavT/c9qjSC12
nlhMSYzDZ1HcZbouJ0AIkIEyrIrGV0RYnByrqEZ4uP8T0VzGisgeh+kkkROaIn7q16iG7SbHmXMq
8i4VnHBqUSwdNetBPX/yzXNzrkEznWQBI5UEgc51idsrHsn4BsNzh88Zu5mCj6YHHgVlRZ2z51mY
748qYMNQlduih6v7XZyia8hu3RlcKAEA+mECmR+dxuYhYDTnILod+gI96hyU1yfolSyOJ+wAMt/q
BqYqoeQjzxMaqgvzp7V4deSrJlBTTMz6kCMEu3guYbuF4y7z6tMomya+EUZK8mCxnJfHzwjz4BQh
6wXEdBiL8nD2zJ/jzIsAvBNMnJ7ejQhxKYuGI2I2iR1Kmx19vMfz7ObyWl8UO1TK5D6IYIYlA+Ca
Z8JrI/FIv71gByr9V8gN3+A3RFPIRiJJq/U+kgPT4fZ2mMOus+MgYxVzgEGK5Rd6VB1gz2UFtYHu
IHb15UGknH4vALGtKeDd0vr8Z909SmsqG5qw8C7q3HsKhcKhf39yjELrZR52JYd6B2a7Pi320qMA
3aQpSMvSvqmHsZ7I9J7CREHfS+EEq6fWWrRySbdKj6pGTKuhm77f3Zp2wkruVDzp7w7nNf0RFfvD
DRSa5Lodm3KLV0/mI8yM1k8JONHL/IxfHkasB6/oOjepwivja/9WnzPnHPhG4+l15fRqiwyl2t+j
l3qahD0aH2y8ZtG5u0bF2NCQjQRGy6C131Noa4fBYUo3NKfcOyYLaiubI/YHrshBIh6W+C/Sa0rO
pnJulELH9zN1WxmVlqhWF/8RN0lhAx14IPAvs6oQNUpgqqQlp0HXzYh4jpbhq1T99Ltkec2Gv77g
tiFl02zy5T9iN+vd2trXKYy+bU/rCu/681dxrb3fz0SKK/o/jvicRel+oQQnf+g9HUJzA93X8+/7
9HVtByH/vLHbHDOGfhLgPthimebvkAub2iOyi/IJACrs93ZWtJFwInWgA3uFOIIGDTmKaq7GfhvK
PEuscZdtH3se3byA1sr7szD1nT14mWRdFsb/B8d2RPZG7h2Y//nHVEINkb8gcKYRhVpGtKTMe+EU
f+dT/Fs4fBHHdgvE/DrTH9qm7WqVlSPx5FnMb4ZSbJWjtsDfdYwNDD4nK1vlz4K7Z+vMR9mcHjz5
8jOPW6d3CJ96t8W4y3ZUoPCD831PRHdcKYdFN88GpnfGZMgGObwkY5S33cb/GaaAkUEhHpm8RBsN
DvDFcLA0YAduNfHXpRissX1qPLmfLABj76tkj1t/N0wkBwkuRomWHGD6sdCxN6z2RUn/yMBEigWR
chpCqe427110Xeg5Sj7lHh54OBLeK/KcuM6XDe6L/1rI+Nd0MrgWeoNNN76u/Hmr6Oss/5MXHnoZ
o8eQtSSGaz2nd0BujHDM4b09U8iwVj377K2y3T3EJjGJTFQcSnLMaAAC8ZtzluxslEtkUlxDEbEh
EqMRDxLiczDhuWaTgDHY1tsMi8FT3eb8cCD6mPTq1ZHMLtJIsHaWmfBLaPuUpmhp1UxY/4FQLuEm
KSHeWSx0mtiP+C7BOzHBuXjA6bZvosAQYu2FoUMkqDZcmO98ANcCOcbhUtvtPTDVXLmeYQey1zcw
CjfVvkuMpCf9zT6c7Ipb3i46LX3J9MJEFR6XKXa5Kc4dGrSN/bL8aagfLnQ2EV8qgS6hm3j03O6g
TcvobcsNF7oaP21WvjkwBD/MwinPAb5E1uKERC2h0poKo0qU2w4smE1sgQdVFFzJ5XKcw5CPQ0U9
AWCVtbw7hRbf+koLrJBuCYOU4dizroz6wm95H6J5HyPIUa98iLZqESSLP102O+sBnEqi6gPB36XS
EMDQSRGdpP2NEEqC82mGl92uNQhRzxrlTw9V05VbCtQ4zU7QzQG2Z3l2tEZVc39O1eGLPhsUD/yj
xNTlU4wgYu53MSZLvpJH3OXqE3Dy/Zv3V6IRq7j9pK5JfjWAPMOl0Jpd+N46XtssZxwE4xKUZzN/
yrjy9ZOHQwDbvV44VmiJBbacgHTBA6F+Wg8OeimNRbYm9tbkbIpdAl4/AluIUw/X+yj0TY8E4z7s
nkieOfYirLvQULIJV96oJ0rCf2LnbV/rEFcYKyzzn08zFMGT5BrXalc8kB1FFnFRYzoWdcCH17X9
OgYs6n+u8Ug21KBspO8qH8o07mBEXEHTX2OKBnvdxLu5xb6kev4c7OIF0Vz/PvkTtR7ntAoKHz6o
X2N2Ssh4Ap2gkLcNkrthHo5QwVewTleuWmdQgTBKzw5w20gN6+uQ5tfIedF55zeWgGn6CjE5OART
mj26wdecQRIeHCXTF48mZsewUzYdrinUNs6C+Pbhn0a8FLkV3YjpI2DPHAJ3Xgm37HCIGe7r2o5m
35faBXZBLP7z7nmzYPy0h8zZsnjDhE7cYR46YLmnfGGPTgp3tEDMAnaMf97pVHnas2cJTY9R6iPi
MJG8oLZuSD3l9qIrRJBdC71PDIVqeYJqyMumg6kKtVcUFqrRWng7D4T1UYphx9/juE93FA8V/Sos
xWH7Pa/eVoJiLRdB70+YjFeRHmpAz0idKcVlidT14xxwCw01wpG6UIXLdRidyxSn0p3M+uilMSEb
yR28N2NtYDLEkRb5KKn4DCJwX6z94BTT+BtMM4ARHiKgD+yWFB4DlwGgKwjNYnVWS/sZpxSc5ZlN
ITVUjyQeLg+ZjrxmQ+qY/r20wC1B16TTZRFCi+XcsULowByzIuuSy5G5NPRFVi5ejK7pceqQsG7P
MLKu3o2wji1z6VQQzSXZGeX24mGsFKeEyu1gehf0i8azKrzYujXIDf2Klf6RHEfovf/YNxt9mtRU
Hq3W1M+GSTMOoNIiF1/blTLqiszmXZ2T5fJj3lBMyjwTw1yyYR71PMlNoFrgpz6L9jWuTjMFChY1
6B123RfaD7lXIUvFVbvD38kIjbm/4gOOXYdNPMgPWI6WrB390sk7/4MEHLpc7zBFisHWXrkWvZse
hZ7LCo/3OWUvelPQLYvyvwS9lVJQyOM5PcMXPvX5fBs34AYMR0iDcH7gE4vBqAjZB0YWJco6jsDU
EI7TdETYEubx66jl6C/zOba/CPuZi59ZrKqiCyk+pVKGRqQupVM5TAwpwEZqaKP9kIHOPD9zgxBA
vG87rxBtHtUWFArVMchUOTKrxeASr0XL2kNfiEPysTRCF8gaTbzlP2lJqsekrfGqSFqU5t+9IlV7
Vr5kvUoWSEYhZVscURc5LUPKJ3238FoSkW8KvTGS6jkSw104droZ+1IOvtZIyUfHToMtYWopdhvZ
tPbvdJM5zPWHw/BFvW+xXBT3Pe6Cdu+x7zxYFQ8cmn7QFSvmh1a8gAJACMqUDNGfIma1f8H/FzIJ
hADZev+MuvcOkD6f/rxYh3jURl6XXDsWbi8DoMwSePXMLn0BTS+UWUvR4WMo//438mhMXsLckDjs
di3Pwqt/dB/ldg90aBVxZ7dv47PpPdTt1+eQ3/lagd/IA8ceZZVH2pHPdclhj2OAORgfTHPEfJuZ
LROVxZ7SMuvziKszzb9L+UoUwBFR3ruOC2oWnxvr6x7Ug0roTQdEDfLwG3H/wfqjY0F0+6a01nPb
XdONkBj+V39iB7UJumR6Ge/1IScxn9FS6HE0KfwGBPrnaW9CWzKLby6nzvQz/lAtABn16ggDPiP6
oHydFnGuUn1tkAJH2IbXmaITVkGnHNUC4SZDj4mCYDVFEarQhRQA6+DgSiftDCfx6hwxpVrmQsW0
nK5fsYOGkawuCQ5wwNLWxtIWn/jW1m0kRGDOsm+7vyWNSjTP1CjjrTDqAJG2ILV1eMvMm7sDL8T4
L2L4Y+h5iEbNdc6Qtay0LjWiJZeRd3wK3Ya87yZplpTdAKsU7VZru+GLZpzeStUdGqJ0wpYTUm8C
GptyO193m5F5Drq3BFJzuiIxd1k4tlCk5JmSjDstd+92VAAAHP0EeJnm58CbHDh7XeSFdy4hyRcK
gQG5PcmDa1Sl5reemD1iuMMN9ZUenLbj+Sr8FrhDsqnphfOOKDaSyuoKhvYZLKVmIxhGSu+86X51
U4ZQfMzbAmGaO3zOY74mEPyOOXXlAKMJKlek+R8Nq+ibFnWCT6V4Y4UCPDgMQ4ivc4L4RtU3+9hf
u67plHqQmQRABv13OWz9D2n/ZMWMR/v5HkXg1G3qSbgf4Z1oabInqUbJxTcmoRgG05jYtpIg233Z
FL8hP4k1GnGrnZcM/S1/CE5X2bWaTp/s2Wr2uqzrZqPW+rMHl6BX+nk/M5LGqAkaFJpeWztwmskZ
3loKgA+C17ngJc5fyt3l9rll+WCw01E1YEY16Zi6Fb4foa+fdD0DnLRQyeQaU5WyvgFwwZs3eKGC
uAuuvrs3ECqIffZGqgBM4Ui/3/okxvUJHKqL/CIpK6a9e9UtfwbOtZID/Cl4zIV9WaF6HnrZKqD2
nTD2ig8j5ajvi9nM4rYD0K7rZZwMBVSRFtk0LRVKU4lEAv/Gup6f0VDKNUmLHqgSp++f/fvu1Si2
GDAkhzsJT4sz5LW7QsJ/Rtg2M1peZtvBlDakI4Y8tHt0HXXpJ1/UzIRoI6QcKbckw8JJfYYFhbHR
/wnjvgSsAm3vnJlUeWrsPhTcxkRxaADMs2/mV3/RlB/jSLCGbe0N5FK9QXPdWUrjSPGGD1eVfEQc
o707EnK5ohlIQ/zIhUhMrLhGzzc1Zrb4z5c7uqbuDoQmoZtOi7wh+5EsRwpOV9mqkxqC0Cg9XXcd
tm2uAV/A79kAELwkNJsB8OTPw+JBEbk41TPKxy/ys5k5acNZYxkwrkMEZ0Bn2vsZvOKcnr6/X23J
APZ2d29S3/MW9/Uqve6Azv0zU9RioHdSekYM7qgxPbsg18tTNGN8GF5/WUtnxdNhMMVBT6zb27q9
c9zso7Dhnf69pYXOiwIs7aW8O0Go6H3txhBs+rdwA9/uNEjXy6P5WuBbgWDF8Ufy6R5FiPhmvl9t
2cN3SMmc0u/zpQcQzQIJLB0tSgH5NjjMlPnSSMbs354kuVpNd5ZLoZuWWdzCRvnvwaGbPE0j7Gnw
iLsCqV91w2Vl5B5qaBdRH1qRbFmQWtul1BXu/e9WpcfIlA5FNrcIbn9cexB/c7MXEs4ceDKaUk3W
PY/ovDAYPU/8o17GnKKkG3su4d2OGhbLnpf8hy3gZ7H8+YX8JihWQjjy1W9eICFvk/DG0+ouxfgi
BiU1ErwIh8jI+GlzajqVnCsAR4k90oDPwTvzl+ItmPRN2TSaNH7qQ6uiwd5H1/T77Vydh+WuENW6
wrJSFSHq4RiFC+mtdLF4LYPoex1F7so8VOpqHyov2DnOLfiHJait9CNmUBcMpTaCrXZkeH4gJuCM
anmdFwfwJNxRRcp0w/MAPC6j+FDYou14lB05a1y6lT8ukcZDqJo94Pe3LzWMIyyu3lM/GLpTuIwj
XrPbxhGwsi1peQnls6ht3J825Fs6mJRjHso0pEXDHlk2KIZj71jM3dgMDXBUu/aIT2m+V7eRWGvq
LRTJHihYo76UJGVMuWjwNG3tyKsEaTZwVXAe5sn1iWNM96oKtlLfuznwL9zbrgqG020RvpDm9zQ0
82sLPco0k4xABFN+5quMlfMxNnIMUk3q7ygDiOWKBktSTXqEpwUbCVEV4N+GigvPV9mw0b17fGxH
8u7ekyNjVyIIkh9bObyJNpNa7b7BHNmeEDbHbMBRV3Q5jRAAuy57pvhO4p8q6vTvUfTEs9ukgmP0
dfwvo1+widqLnCNfmamg+sOo8NUCAQegVL/9alJ71VJnD8DQCz3YJ2sUEhuwXspHVYrwEyZonX/J
zziQYdddThBjIRftCGm7z+GeL3UpdtDKxqjf9L1YiWHx41L393enrSaqTHf2Dfm7hkLEWSWhhOBm
pgdUwoDtlH2m+MsmFPVhx3x3SeAgQAm2MoIzdL3slgSqJgxDxvFkIRohaXNxfhYmRn+iCU0HCx8l
OM0IJGbfaKovGJjcXy0Fm3jJ9dxPj3wruhmmpNnKwK9N4SciNn4Jme+zradJuHZbrxPz4pqb6cFV
B8YEniY46fObVQ8CFXJNBxmVJ3KfyCvOdCkk2GLfftwF8akweAf/rPDoF8Iy1nioOGP3Q00YmPDi
/w3RW0efW1zJ7cwjBtE5PtyDri9Z+Uy3Dxn/wTG2rUzCEa8cJYgwW100/k5PC7LNa1F2BpmiadsR
dKSAFo07hD4sruc+n5vF1BtopJ1OC9rLuXQDwSFXSl/dcOxyxWoYFzZpT6gFlakq5NaldKPoK7cN
f7HcplrWUQYOMrQls8GuWsEseF59sfA7Vdutp+BZf1dnDEevZKEhqf74b60XvLc9ovktJahwlhpI
WD/tlI7DtVaGo3+7IdJSZxhfP+RQGkB2eAODITFC+dhXFkBHkopSSxzH/w6rYKz+weJi4f+osd1f
kBoRQbwGjVBpsTpDApuYbOBBtjepRaFcEc902uCffXJylQBbTs4zXJGNdVRYKcgWBkb+BUGkh8VV
Q/5edicYng40nPZCKVZO8h7nx5DNt5kZCvZuUjpBtXGLjsM/GU9rHPbK7V5HB9uHs/szGhwOdoy4
ci7Dis5B9Wwg/I1KanUPK0HHH8t/1qnXvbiLM/eRpKszC0LsfUiVA4h22hTeuu5IBn7HWqgqv9Sd
WtK/Ig5AXPDHw669k02oNJjseSKMyepYAYqHFPiC2yOPvzpMtWvxNtOSEIEpxKlZawXfc2rDl6z3
Ijj5hOKsWcQxZHzrIA3+QQRgWd+uzM1hWe/p6uWw8xsalaclpaQ88/gjw192XQTCFcoBTN7OFFD3
NWEoi1yguvSZ6d9DuROcRw497XtCA8+9IfJFIF0Pi+KcXItxYfGvzZsP9e8fqtnJZwra2DIgfA6E
tvMLZyexKDZhng/wDP4xNK7s7sN/Z8ZpH/ZrPEwFEJrKHTOjeNH3gnNxElX0guW/lxPGkqBP5R/Y
x0v947ocsLRDCV2yjZx0HNvS02JcPKQEFkOe2a4LuNUEIQWuNdIv2HLlqyHwqqu/Q7tGNvDdvmov
l9Zlttn7tJywMpWIo0oK/Jr2dF80qyd8InbNXv82jp1OajWJ2z7yV5YV6I/IdkXLUw07TOu20wvQ
LOUXOK//A4KPMrFALpt2ZQqXGmyp6x5KxSVLe3sG4tjTVKGBKiw1KRqLrisMyM8lDPsPT8DTSArV
ImiT66LWjDQyjPHSBcvZOaAAwllHzVfDRRoli1UgiTgws8SUaFmGPYIrbSapap4VRqygYJoWdW5T
flQsGuXYdHpwVxuXyva2K87MfNU5II2d6FsTKc9+h9uEamnrQudifb3ddriVyuJ/gHtcCqYB6K2d
7oSHXse0H57BcXD9c7HG5ePgy4qFVBZfjhfW1NWJ5kNWMreOx1zvbDuYtCctMBvqFOSIguWBZkLg
ivD0TxAIwPeJYx4wI2WSP14qcXbZuL74PUtq4QFOaf6Yc1ASuDJdLN3KHh1F+oXSvBVDNpeox+eN
j3iu/AfPcAVpuKnobTZfGj5feKeEpDHRMOgorqAnOZCuMBZOLcsCWn8xt1u8zP5aAKpsZyMKSXDX
WdDkWYPQE0Z0lJznSuK1TIb5ZVqbNvCuuTvPGvL87z8BIp/0gawsvxbqUXbvPJ+gny5PLWDyrXtc
zHm1WskkEY+RK+Rh2Vp+nrNzOxr7Foc8zK6s5ARb7RsHJGmChG6h/gyUZ93gOXYEwkDhmCX5wQOP
CSqB0Tgn5ZromxLdWm/7oTAsStACUtrosHHxLN1tZ7i90w45xHxCHwYWUreBNbe3EePLqIKLx8aT
xAjttZ8gTEZw1dLWJqUDdHhmZEZ1FKHtS67wL9jh6I2RJ8LW36rMheV36CHFQ+UyPvfDGuhhTQKr
jJBN15WNyU1h43fRaytiEXx18t0jkqhudY/Gq6cxTRfqo+lBaRg+Xsd4u/c9E/OSIDRBm+ezON9A
/3xNRPrLyn8znHzJsQ3bLTxLTG4AHJCPZdiFDNrWzFszeWEE4AI97zvrjmF053wWk/qYqGrPLKCV
AuFw0aQqg9GOY4oNoHj45dOxZ80z0Qs7k+cp3Fzj+gq83VW+064qwRKmevfAfhLKiU6F3ssTTAu+
N9H3QxYKYTeia6AF+8gw9RClUCQ+k92Wni4Nd4/AokFcHrdPLHQ+1bRnVEPnc5l49gGW8u1XkfQ7
uRcpv8bD0BQvqchoXPjwnc42qyjM6HsqKpvSNv56LkTOFcZQOX5kHqxkyFwBi/kpMRFn8segoNFG
9TeZcHrRyZw0dK5Eivl1xBzDQxxYj4ZU5ojvfcXczu+wM+kOTAe16JYe4DzUWzdiBl+wZLqxPkDz
w3mnUDQQCaSN47X7xGD2tUkq+/7ya+XC/273HjlS0kRgSD+itZ1uNmrlMFFldsi+QcKFVch5NV7r
M148/zYaWGgEa3UPtRaqZJCOAimj4uScN9VuflWKK27lgDSw/EXZ/7C5KQw7wX149sB8HVAh6TLi
mrMfMRDBizCxkuhz2AdYzC99I6bNF6PM19SkLB0eb48jeU4mWBU0kia31tHwOov1OvjSvlDs//G2
M85dGgG/uT3PkaKqHawK4VJ8IbjBo/dfqMQ7Xih1aja8hvi1gek49FIiq1FB9DUGN/8gpCTnJ8yu
n98YhXWug1XNe0jz14TJbnAzStqOZb/C/DJD8/R7LRZYQ7OEjP0aL08xiTY+6q3dEqkL2L+8cDHX
OwGDTvCOkykkP86gG6g3/vTPWnkCsjs18Ez+C0ovv+DVR6p8OIhOqTdcomGxFABxilTURoCMsn2O
V8ZOzdNZ50CDD3J8TUJKtwXsyYnZz//AWAd7epVyv1GNXbaHMiDGn1cxP7uK8cqj5btf/9LyDY33
VO59ffvmVJl/mOaYNODTFFoQuDvUEybUd74sOJBuvNIVVdjVkSgA3c/P286FxbgetmmlAbRpK8fn
b33hGLWe8gG0T8tDxp1dWEa6iU+iZhA5KekqMmOu9tSYLVgtNF5cU9Wa5PLvGYJ+pc23X2x6DQO+
P9JsVpYWJ84WzsUdr3sRyLIGN6vtwvL5yL5J04xIwYnmTq/9eMUi+m1jY6ebiqGww36CBWHu7h63
hjywfHkP6/3P8KmlwaV6uncqyQkwN3M6d6okb1z6IZWZ1CBR7tCd+/RYJ/ECrtuWzi+nAIrUUr2Y
q8xBcryL4b4i08SNhR6kcSkIuPa/p7bjal+KCIMrZtcGRimmrrGTtuvfbL71rrv/RbMe7CHuY9BF
nHY2x85ZpJ3IsRFXP0vs3iYEnxNB56noj0JSZ6UpMOscNSfbDMuzen/BH7VrSSXAYvgTwxX+CPvA
RDj2Uu1E1aljRkN4AECbMsRXLQrNcRCFoYIdJRBFMAea5TjPSo9HFk8T5q2cfgf7NUtZJXSY7vh/
U7f1kqAmPkMt5cAB5/VkGqpq4Ju3hcEozMmcxRBI46v9EfknoHUhkqXkCRqM0D4QisBS/rzwkdXk
vl5U07d8lz3vIj8DlNg0OEivxBZitcIyUY7cWDxu/AK2iUmgVGJJRTMiLUZ3A1w/r8k9c5QyrXvy
Ho4Fs6qJgpULVPznS7OJafcHjgio9mg9Ym+RdmO80oRBVHFvLx6zdlN8ICKNIyEAWtelfVtNUvkn
clujzxudKsLlOcBu5lsFDD5coErOp61XgbUKjXtOuLQa9QwgXqbHzzJR4CwlyrsH5yX6PszhsHjA
L5lb2jAEM2W/sFyEnjsAOxVEiSs7vgX0IGH/qNfUwDwhZlwVW48YneUOazpNG59wSfq/KZacL3Ao
8yRlRoydhpqr/HYnnww9W5OSSZXm95keRjrwq0znUqDXzWEdDCUzIPDDiTLgE6CAO56E3G02UnPS
j4nY1iloFU+jKo2DAQLdYWHF1XEbtqphBcM0OMHOyVs/CUPYtzp3dKD07w3/KUxRNWdSwim0n4gy
2Np6oqaQxMG/1ruSw/q7MC46WG9qF8hyGOfLlm0g2xU8ht+3Hl7kRR6LoEpGSjQyqgtZDAIOisfj
jKU+AAax+1XZnjxwQlNLMKlqiy0p2KxcY4h9JIais/AExhZ6mJ7dz0rBUFjNSp6ED1AZXp3rt3pu
fA70qD88LKin1F+tA/r7O5wk2SaxtcQXHNzPYVUtC4C1kyv/2EVTyIClr9C3KD8int4OAMdPzjOx
oSp0XnAU12HyyTGyVQD/U3bwtoRN0HpGRYGlh5co+t56YubGwhS/2C2aPdLPVr+KccKdCQD4RuRL
qZB467n5YJ+9KqKcIjuTME5IQLSILnZDyXmgUZcrzqVRtHu5a++M0cxmP03WoMnpKXQJSRP+tne7
3shqqY/xHGpsfICo9pJwmzibT0k9bNdNSI7YLROeN+BLepU2JXmpCKv64sWpspF+GGzD606jQlIw
Q/Ja0MazqlumByjLF6iNfduliJSnnILEOb4PchyHC+x10FVAaG5yxq/DkPBqwyCQyomNV/qHiUml
6jbcbHMZcnT4Hbima5ltmwjy51paMAfltPJV/BHcoXydrLcMzLGvBknOjaQUqzZQLaTAHtNCc3CU
0/LMZ09La2tJ0deNl94R3z6NquMLJqyc1jD57/HyK91moBorXialXmaiKLqDV5sgfIYwohGzqIyU
zJilYTrB8pj9xp9xBwhE7tzc3wF1oqNPtfhn/q5w+a6Pdwyd41YiEFX+xDg+WYj5fFnxM1ts/N8a
OHinz7jAM0p2pGMWZwXzwJK7AUHUVUcfg2q989phSY3W+7Jk+fpUPYJZbL81FRatOf4gPN7aQ5h2
Ow6L4i9lAOiXMSe4d/BqKVVkLctU0pBPc69rvI5bYYpkdnBRiHrdjUvA8hhnv6nsgqXeUAhPg1Tm
QeU2vWA22YUkqQp5/zeFnAQQvQE5YvU1qNUFrc3OBDOJsSVU/EkidBH/yNb034Ycy8uezlCdQwJS
QQ/QiaVGLHKVlNfychyg7qInZS76huMI0MwXOwcM3KMF7c2ZBCdjSRT6uTj6XEFNSmQrO2GsUZ6L
ELA0B56KOn5nnL52Z0Coib4i7CJ35Dw6DmXBuNdc7ATvVOogPqcKZSY19P9SvcImuYczXTlCtNIL
xCW3tL4r/8vmCgz7qRcPLN7QB9W61j1S5MaJtQHuAZsgF9SXd/fv8He4pJALi051r8eD6uD2VhTU
op11TDdRzRV9qq0O68bs/7fAWMNP8aKw8vTJcELzLwz+W5KI8xuMSelIKnyQGf7GAD6C0mVvDFaV
POTLdHXFVSK+0xGE3FFFQZ+Ye7/LEBOKhrgd1anmTpm6vy6Q65VDCpBjlKIrkTUtqWvV5BfXzcHk
3Kjp+Li5eSBsb7YACOTDfOjqr/yNXt3wAix54GoSRMpYTWpvUDSRazNPiOU2K7jqMvsE+w9T4Bqy
7rTfudN37IZUi1Js7i7j5GxP+gWgDUsk9f5GSqpg5j7fExoDs7aSejJWI3G/vABpT3fCCswuP+1T
dokJYogXfh48NFUIEkiugrT7Ah0VB+ISR2NLJMrbDaHGZur1NsynY98pYbWlWBkBryN6jxRrTsei
YYxhP+JZwXGOngppTkS1b6k/pvQFUC7PDn6h3UHA7o8NmPyeDi9xbKXIpAo4Wq2wPpatvdqSSG/h
qZpT044FqWdPTxjnlp/VT9syrSoGEZ7q8JcuIWNmSkEUllXCmFN0kPPLFdt39KqgleooX2CaPoZI
/V5/l0Qqbl6vXn0BEon3/09FTVuF7f21Jk1Bdrh6Ix6WW6A8m/yvaS4N64YCKM7vnhdY+WG7Yfbz
N14nEYYhUQoeyJ1AJgTcaG6LEGQR9OghyoC+NpwMomtaLDX+ESyHafYTnPm0TkeOiCDEPFyTX+lg
N25gWEqEUPIhC3WZX7K82nZGXLcR+O70ABTGAfsXX4ABOqeDISHl5L88181W2vPGXij0yVYRVz0F
8Uxko9UsDg/C6BwwuNlan2ZM2V3kiy73ntgBriH/Py4AhAU+RpInbqQ5QhFT5qxyXIKSQWuXm9on
+rKc69LShLVgJjhPnhQxPFJ/BVeIV75BPRQu5hoS6Sn+YJjVLRraoDoQVGvldnboUhxBhPbhEuHy
jwAGniE9jq0Xl4qC051imyTt+Jr0vW5dpdBQKhizBIpGQleTPjqCY32HEWguYqaWBmOtcVwBUrDY
3GhXQxbF3XZvkxZS201xYDmoyFNa2iqqpCvwlEJ+mvrhigkSbyDAmt0q514qL1bWEKT4DjSollie
KemDR0tAlJuHSjkHdnqyexBdZVm+uzbrfXhyroQYLIbmV5FVpdPsSnRMRk/2cSkrb0FbcLQjfMg3
6VzuF9xQ0YWXYPkvhFra5AwFwXXFkSJl+p11CZXHRhaPT9b2tW/onLXRw5P2FMKObjWuxH+dzajX
0enOMyd58imvGIFAlVhknUwPTQIzZc7114ktgH3/qZ1EUdPzTQeFygIn3HNIMMurufxa2Uq0GQMV
lpg9PeX9xbT6I2xgm7wmNYI9RMDYn8VHI6wJ+2G1SD8UzgfP2Tn55gpDj0uVLg/PRkZPALBXTJTD
xpwI9hyZYipIlPq9+3XUYsxriHdUaRPsyfaglVJvEI+y+4IxL+2y8n+VFMTOYd3naf+c3qF+fBSr
pl7zjXsB5SYKURgqIO1QoL23C47nWGdO1kkf1nIoj/bPKCPFZrODVKj3KvwDmDu7fvSlEOyrItZ8
E5U6unK17uzXTJhphruCyQBYYL0Lund8u8JfFjpkTDYmyQr9BewxsEA5RKotlXk0tGqkwzN68PKC
mKjXSDFJbIr/yU5QzwJ7O4KOJaXFPcpf+nz3XusiE/46O9p9pHQFf5qj0TrcSBiGPBaVzBBhQIdM
ybG7tpEw+qQuR8itG/cFsHel25Wv7WEm5x0iBUY/MWhu8U+K9O7JJRqkyRDJW3YH/8sWoxA2z0Rp
i+DObDWyW7XGRuCxjDzpjPyGcik2kKjN9R3FHxm5sfxCQKJThyS7VG8PTcWdXBqH6UDYMfE9pHUC
vj826S+OneFbT4vwuvFF7AiNQdIbhSSP8x41BsK6M9pzr1gG/hL7zb9HQxvB0AFORas5pgpl9kFn
g8nXaDUkuPNVaZchZeOP2mS1IL5ThN+L6tYnDlUPwTPPiFsMug6F6J9Fmp8Zq8TlZNoIeOR9Hs8V
IEtVV0lRIzyQq9jkeJRr/RPSm72+EnT9dh90SDl8AyZRG593+nH6E3oQ1XzkpnxiRA1Uiihxf2pD
qeV7V4refIQ1rXOvYAaOcuPhNAPSqK5PgVrNdYJLpM199OW/3Fvc9/D3RkY88JASqtb7f3yEp750
zSqpGEZS8Y/d2f8nLlyfb3LdyXJKK2iSPTEVBNh8FW5zBIKzkJwxJIUcYnOwC0RQt0r+alkPqYut
qt810jThGgbz6DMd5kMfaPkHPrO1tsWsD1oLfh037KQlEd6a7+i+TyCbu3iBMJAW09h7rH4shKEY
id+Qm4iATjw5S6GXaSYe3myOJTNi0jHLSf1NJM2BetHqIKut/op7QbcsDV+TgLrvyFus7fOSgXW2
nGjC37wXpUKlco4A+ItGkd5kvbXrpb7yoyWk0X6/7Ey2tm6DwhQFaQvfTqOhED4aI3RiEjb5277p
UaYLwidxH+fcFN76jPv5C/Qz7NUmQHfmzrsiP9CtmigV/w5kBfFsD6DJo3QGbisD/4SoBVYx+fI4
EVll+PBFECCmdnUIFviXwHVc/YeDatDmFGVLMqb+8VjvrL2zJtZY/pedcCJGEu9YYusJfR5vgHxY
JwSh6WtCoc/T07Xtd3ukw+OxKznBvSoBZKIPu5N9qJdcipArwbWCp/sYASpikSS0zKUOOSb2ycaK
gsKW6wbAQUTJ9M5ERBFuQU+dRC2EYOKw4Beyyn9KBM8ruwlpFXO8y7tlmF+yoQPg2vqzBF6jw+Tm
x1JZM4ykkx6vi6xfOLI9KwX2xpu15vLyDmOy3RqwRsgCaZ0plH6bu9VmH+IpllnaYWecIN8s/ATW
Tq+HH3qcSln9iSgnJ1IhTvHPDX9Am7xLoznGJb/2FYnMRnTFwpRqQEF+TH34B4bjBNwziPBodwBM
JtMgZ8rm277Nw1yFtaymkzMz4hwGuGaOqfEsFAMMYuCDOu7erHLQJCxDcFjeaD38nNs1NXLGZKPB
d5Ib41fbG0aHxBh7A5lsx2tqQCEnyGPHAUuCrDAYsc6lxDN5CjQtoAqHGxEe9nCaeaCuRhsoKSpa
I/bta2Z0djFq+/ByS70GagqwgJJUCHZdndp8/qAuI8QRqPGHw3VDmliSCglnm6t2SpqEoYWy44W2
kFsPUK9LkJ40vCucerolHF9CiJgYWtXbcoHIEngCy0ee3t0wxr5WB2KiB7kHO19OY+YT6W2KxBPn
GArVRu8YKr561mFhUT9k5S5qAmwKi/hsIGa0M6EDba6VYo30OdYkfjbApffG9Ld9bVAN4aMKnChE
qI5ebMtWqrvzaqDF6Hc3G9tzvFI2V32rBgdh+7OsQ0H9IMI1QM2PE/TCqMQsTmKNIFxdJyqrOsW+
b/iCwV4t1FGh6tzS2mQtewkRUt/Ss8oGwrsBs9jZdOy2KuTrGq5wLWDcx86a80V6q1RlVJT3Q34L
BYxogTo/uFOGANed/44vgZg4cd6UXciXl2R5SU9FsSLxPM8QVrDZxKrHG8RtzOovIhxBvEK94ytx
cWbMMu0XnyaZs7mBwQUdH2NVZXGF67Te3AXNyVnB3IhMHoWaUMX19ub+3WJz1smQzcxIz8iDnmK2
6f4jFA4KHibEvoYRpz7XDpdPNsRAaVC9Kvow1os/rBe8VPwgMd/wmIybD8StJtQ6j09BD7pq/XxA
7KSi9oRXRt+CHS5otK63REzqjctXCXjxtmUCGUIfCkxjfUIE9c82WTlO7TQyTprieRAfqcS4osVi
gDKKObu8IgqA1Z+RizNPvHPNwniPkhjKHw5/uJZneEOyQQv+LkT/Yoz+HSzA10tLMrSO4O3CyUcg
Z6vDUOOEUCAIA4/L3dqjuuUm1fOh5G/R1FAfhrdbOBnTELOCfSjtUze1PszRiRQUBmVhWcJLo9P0
12M+HhbPZh1Xy6j06C4t3+LzMPhpfBGoRexWzTXBiCgQbnEqdV7tyDrDXnVmXHe08K87oYaaGPWT
JB5hVsAPFdgI1CQzZTtJLvLKDi088ezylByo//ZZbU+iCR073Qu5jMZ7fMsunikAbU+P4htfMFLp
8nwPu/81ulJw1CwQytJvWREHekV2wIbGLQYA4MQO8vVNKoHYtoYb9d6vtkLZR8UxwmqR0WDrkOfR
q9EUPVqOKUnDwGZm232lFtwfWnJsUjQxqe1x718qOFhd1ab4UkN9htEWnoNsQRJKU8gDMqK/pXI2
eQ2m2UZb3WiipiAbiDTXP27NwgPq9Hw8FzoFa3GczsVJe2pil3zvXOFnzleCk+s5Lg7RSJ3VmBiB
EqGFADL+2VO+e9rL5himqiIxobWtGQMD1Trmw4Jr8O/M0O/ZKq48Dz+X3W2zjiqWlLjcclDC9bwM
lW6mNthMdVwQuj1hPn+hYzJxWoaLUfbwtEAiQtUqfzUQxoJ+BClNkyude5wGeEPoTdSVPHF+YeUC
RxhsUoXU9Lx5eSL7mltUmIQ48c/U5hUzLR56uJO9a0y1acPRbwPLoVY7eZeBMlko3elvPk5KkxIr
BXBZLbFrSRqGf89EmCY4y6C6GZgTwvwX2ZPdxUxOo+nOFQ64rvdfAtcJIMbT0M1TTI/MhsnButOD
Wf1wIA2x0mlerwH0ze+KvagQX8J5YRFNjAblnSkX1VBUiuLo1S91pErYyJr5HTajfpocbnBhivif
FPNnFVKIRvWPF/spmAR/7zC1ZN5W/ByZr8mr1qDzpco0mhriL7lKFJ6FOLcoh4mLuYnXU5vULOVb
D+O/8XHyRXy8tKO5IOvIpnoCOt3epUstXmwDOX6nLyE7lImHs3PwSRZtrIEzxtSc2MnxxMgJ8fO/
+jz7hXuFzFA+YPKLgnh50151IdY3+/qsC3j9mMPpMu2gci9vAGSJcMARhJVvMgz0QPAx5f4YsTur
3AxZ/CSGwiCKiSyvs3zk6uPhqT9+nUxgjOWCIKD0QTOU9GHj/Imu4zhO+Eld244zMYEntvMFPTrj
Cv1UnWgfDsBi2jVkQwWhgX8npEJwWYrZNmGz0T3RWVInzeTzVnDXckH6EZJUDBI3lj15OgvR4QuU
/S7MX6P0okrIzboRyGO8F2npwyp3NEWHG3XVwnpWWRAz6q/JrLjbcSJDk4T+luFz/tGjkaT/fV7C
3YOfY3Dr7MhWUlmxwIlwws34Tye+1M7coEVzwfUJ67N1QIOtJOP3k2qnp2xBJyGYD+2OBhIc3WiT
irx1qBe9nYPX49A1a+clzRMnXRxnHuGO67LGkbNbMk5CWENJrTFnASnMw0UigvEgNMgP+cVPFy0a
Psma66/0UBtpcuIoWpVX+yk12IK9IAOgj+vtcZ6bg8BXN2yFDSog+8ylyR3kiPBd+DFXogiqPfDg
ODb41VrSBX/o3C03zpg/7axhtbm36bQm336gUz/T+4f14D8ig5suznyLuaCiX0gz4HsgyIrS+1yC
ihn7dbC4jsYXrEJByn2WB7LhrErev3sOTp6E4/O1y7DhxJeAun+kyb+3KVrV7Qm0XzEi/4ac2CY+
C21tfx4iI4BE6vd71zaS5w6MsUpoegQJB0J3zbWjRMGy1blPq8t36ojUHCnV7SCrHtvlljpcgAPz
NShMsgy4mYlRUboXc++4vKpP9f6+Ms/vxuzrLtSyDcNgZipu0paqucOWuXbPQtcnos300fVhT09h
pfgUbmUoExgfb653XySYQMVVs4ndGYjiITaUf8XnDmIAN0tCE4D+3ofEQoDnGmZJaJXRVH9dj1Xr
Vs379s19FAQaZHfWOiQSk/rGcXBHdeMzsItE+1f6ikW1P7kR6r3lnrfwSGV3W6x1PJcPdgt916CF
Us9CYCN2wldAZFUqtDxL6R+Wi4aA1f6d9dXR6yFe9wBLkQLapes/mldyaRbpr8bfvLyeSSWR5w+W
wSoYT1H1YkTsAnpI4PrNFOujVLmmqMgpv7b44FjQmdsf2PiDIXt2Y+8uYIAd+vKqDQW9bD7+01hG
k0ZoY9m7snDDxBUKwge+H5xpff4bD3Orz3QJLJg6kMEEj5lU0STONGqfPiZddzTo5qcFox59Q7vB
KEXg4F9vH4Yt679l4zpZYqvofZ7mtgcD9wxspKEtrIrgghFQpKVTcuekt0x2wb0y3QnCzHMX/7l1
AUp65UPMJyFqn47xQ9VhEEcphFcnLbC9G6c8CN9yaivNts79lUEqaIo8qUqboQNOfIeizrCbT6ZO
kzmv0UIlRq0EEhu0nYt8z6eAYUB/BDMmKZ4c/c3B3+SbFiGXQCeE6EAK3P8aYOYm5ZCHMbGrZBpc
Rp0aw13ufrQb73TV9ufjNHqu03WiM+dbxqYLkktsf2PPyw6xYrjLRw9uzDI/mYt7HZlvRFObH2Jw
FPpQqk+WeDsRT1pkx8wRWw9XX1yp0Ngx1g6vQDr/L08MwKDiNhQ9ptBaS+VbEFa1u9ngH8ouDAvB
DA/rknJKj5P8e6SRbHnM1F/RMnWZxtap3pJmRGcaUrSCioYEWMS5bvN71UMlNxt3onUi74+np1Mg
27yXNyoiJZBaCpciQpcJ4rB8YSX7nAFEKLi++cYpIM/Q7U0yvwR+9u+mPRYPlQGXYNAENc+i7iWz
/E6o79PyPK7ForV9fado6mlJjDi2QgWuJ4WFr4T43RyTrcXZHXAEoId+r4gq0eW7UfACmkwcbad1
v2hmas3fsOD13eTcKvvh2euQk0FgigNzKYbSIwerCzp7G4Wm15hKyxwQfNHIWDM5XwIF4NwKaOnA
uowFzCLRAY0l2veF/UAvgEB63fPTJNvZucAb1y7VsvvCvu2xrOsujfubkwSYOhfb8ibB4VV4ms04
Ud5yh3WrxbJV/FR9lHwv2ulR7r8gJj5THx9A3xF4FgiOZ26Mj6+QSzEPAnO2egkdux1Z02P4iRiA
M8m6/q0RPUvNdOsevqEJUETNBuFYS1yQcYghYqypMReJxUe9P5X14M5/auMK+xLieqrNvOCUXt9d
uLPIIAbdzsuMUTmZTsjIFFAVVfW5sKxig3z/pN/pvyNx3ehEPYS/5swvUdzJeGjMDnnj/MQbaDM8
AKmiHwgjrFkW14qdltHTJxRuc+EtQ2uELiAUOS0GhPqtknBcRI3DD9RyMwlBzK1OBJ8qBS9XgXpJ
r6AUvtkMhoghKkOfcvgb+72GA9XP9faTrn5W3gqrFPGHTTPimmfmoX2RRB8exSgzMh8L2MZ9aqx/
k0jT8fKFlmkcJcjWxMPzK0jQibdF27iCbcPwVoSeJDPcqqZxK7k2UBqBrpJmEHKZhLHCgK++FzaI
jybm8lylE8CpWkb0m/ahReD3n1Zbc99dvuI6MN+pVT8f5Sf+MnlJXisnsqk1RptmSiT6N5+6vVwQ
jg/DSxRmjMRXxOU0bJoJPG6iTwIiuG60i//WtatmLspYyijkb/tHiD1aEYJbbBnfqFjUJRVjLR6O
lFaSEHba27GWyeI3rjkaB2iamtbxQJJwMqKg44xeMei/4bfgeTgs7q7gjO2caAliq7GygROYRXX1
OSRYGgxPUtIPlIfRWgeeBglzjvYhBi/mn0DpEKKNlsCWAjp9n5P4Z8/tIWmXEKBSbFN2yiW/32Kr
MyA25zbZF+jC3aQrLFD5rrsotVcL7gLiJhp9PUXf8yLks+ksC7aU1YU1qh5zBKJDf1FVDfQyT2Kw
/VCWr22K3YvBFYyLPwX/seYVRBLLRxUdWV3hQqzQ4UcW4F7FTUlPRuU0oQkPFL/qWD0SNypkxmvr
56vBhW4ubBcxxefziKH9m3h9MglfkLSJjHw6MVImSBcylGBQ8SooyIuSnUuLYWfmCSwHO8BmaZtC
1fbzKC0k5/KK6b+sYm8c4QmpjltC2HiGAvaJmPh3suwKtvHRZg5AEx9ULT7hlf5r8rlxYJNbx2ye
CpRtJryy/f/O4fkaCiWbAP7JmyKsv4r8pA//nMfUZfVW3f6XPSPEX384GgpGOARitrRDywUKeG0K
AZKZaN8ZDzbOUf3PGs41xwfS+B7U5GXsQIXqANaR26SxSHfeTyIdNKrJuFuEvGaPZQlg12AtJ2cF
5tAoJxsRiKQpNqbs5AnAH565Z39wwgUahVnLgyZcq3GFspKUs57zjgjl/rCvOPV6D9v2zZ6PCv6n
Mzyf0AcqnArOepuN4lSuAeDbBpOgLaPkld57myvNaCn89lqH4H3Hc0bm/45zK8bI2vsAulVEtC2J
gCAPEB4rxd4prQUwj0EYY+Pymtjt7bMOnTv8F2qdY1vJwQ80yciaXgfD7iITVr/JWOEq9Ctbqu5y
ea6ZosBoAiCbLtjldlsoKjXfkLRpbmpiU6OwbDu3c6fET9UGAeWr/SUdiBZ9vOyz+onq/5uusmdO
j9pzsYogInDcDD+k/bNWBGp7EdKCSE8f538OEtbZ7QBeZkOSyNeYF2CjBf/Q93VtFgdhIcY4QJnJ
aiiLxFcCbMqJAPF6lyMVfqlA65f7xdg4uHMmwTSDFd0l6zOD9JyY5m84bE31+GEEEI+4wxjTkbp5
2W4l+0CDPFz1AkU/xHvUlotIDOUnAAi3K7MFqw0kprHDs+1cTmTRDtjNXD+PoV87wiDP79b5XtDu
L8Wh3kFeRSWlTWrYQ6ceDNfw75Ko1ok67A48WF4KJpKRczOTFobuyIqPq0zF2dU4T2sEh/YF2P2o
UVp4+ZZsaQ5ojJwMaVQ+ET44lYSOKO1mmuYZtQ2mKh8Lm0rrB0Y+RcU/tYBsKdUieGzqBlgz5pjZ
PYSykvX8mJKCn4WKAA/TiXIRD/yAuUOVsO9ZIMuVC1dd4eP17xiH6Y/7ec/LsowZ4EEvHI88zCqk
I9dWpc1A7Dz1Sl6RrFffL6v6hBNoVmE1k6IcBMfMKiRzM8kBBuILBZF80aFL04ehtZoqfKBMkvcM
mOBie19VM1j2iXdDyg+Cst29dViA6mMt7vXlSqyWMGSnOPQf9PgD0gDp9srY3asYrhY+RsdDqCbN
G+byQp+xHXd1zIiXUmV/BPj5xhNpUeVkIIXKKf0OLz2F6jjCxYrlxG2zoBjOBg/3/48Blrm0eyIl
C4FESsxUv5+6g32mJsnUoITotPcWeJ+TOaZ4sFiriqwjuIZwa9ljIxBkhl0BxRKfv0eO4UNuchUW
zFtqFhH8ZtAfeo0QMtlSUyqhCU/brE8C5l6GJmRRnsmUczla1nFpQNnxs8l4oaWu5JUoKbiELqEH
LtF3j2/HfC5qxf7Gx3y07D+cpP87mWRlVuMisbbfVdJ4yEOHS1qRzlraWalu+0WrTbAuMADjAW9Z
QHaC1yjOX7yCo76DCjXSTeQsmNnxBk08OhMS03sY/cZ2Qhhup2APKCHEvyw7tM1gTasde8dBfwda
mFOQazJbOSthOhiUi+03YSetefuFmQmSY6liw1LUjYGzKDgGeC08cKZgIBN00h2rlmeJ6djFCsPl
qlrDw+wCx9PSv1b4NsavQgYWblXZhnmwsCLx9Z1SDOJJn/4nTFha/leWh27C9jswybH2GBCwL6DU
xj5MqfW6c28MpLJ54Mv7pwzN2YcJxHfrcVtszKbMzRi1LXu8aBHS07UkGOinm9/WZH5/wFgNnRuS
26E5Rbj4PawPy9M5+f8l3DI4Wwj3Nn0EjdtbtLT5eRKMBegR6mMGjPj3QdVS1nEAeR96kwN03Lhp
WzoxbdSmhHe66juMS0wL/W3GV9UjI+51haI32VvcqYGZI0l0z7Sr5GYFKdlhSbOIxEKF9j67khPA
osRfdS8fFVr/8U/+0VRW06eFUDhJCE0I/QK7wUYE8HkE3xp41vF/Szry+z6BU8U0cuDypyzgaBbM
bX3UMyIW5BD7HGfP6kEnZGBuItHRgMi+eIvuaH96IiO2FdcplSJu2qDrkYh55rCp+oUk8suUvumH
tD3mNbdaQVjtRzDZn9RH4bMbla3E54lHHaPqssBUlBqpbGytyY1H2+nP/O1rtJNFgz2knNDtZsTq
e26W1EDuUJ+HU/Oi52wX3WBi1F2A0VLvmHGhKNgrTHxq1Q0J1Ydjp2FbcwMnzoroSnOq129d/TqC
onFaFhdm2eOzwc/Y/n/vUwiPF62Tg6wqOQ/Bw/7w31DRuPDCMptqYMd9ZJqCQyK4mJ2CNrWxY25n
HUPy/KJAX4wSGUArgDYdqpD/DuREi2lDxE0nuxy4jBpncw1Aqt0EKry7ujIw0/AilwhQlFmK/LHq
HNk6npUxiqwRPY5NRcz2sV31sftMkKBlI/i2tP3REyBTF1jyOZep2sg7JL8ueD+Jbl38hwTUcB5f
D2NTxYz4Eyy+7fZiuByCU1haoC2rFh5RFyd0f2rg/F12hyM5dfnTSQpDg5I6hTDESxcZ+9oh5e5O
LcFEDeFRZtdwkRa9zLlE/ENXgbhPhpjAgZZIGc8SLQiyMW2GCtcqGSTcJlDxJrOpBORRdN1i7hTC
kDZf9n0EkVVjx596rkcoc3plkJTXBwKoSygvNy7pJXPgufr42FozZ86PUkTshvjnmekE2PPDwMZn
icQ10dZoKBky7Clm+fZ5KNFxpxiqLVPc/Wc1Ri6bw/J354ffv+C0/QvZVXAsZ6VEIWFYeOvbFFkl
v/dpvN7/yfxWD4zu7im8dq6x8wNbGjDWigwX3ukTM6XO6SdsDFFpRBBKrieny2aJP1zFhe5m31Ri
30MRzVxPVYvOLQeJ48f+3BWeW7dLBLS3xanvAM8vP/e7bPMVUT51da4uwnmgUsFYmRjCB4ywkPiB
3VkOnk8SYGPiRce/1txeI98ibAa1BFWVz2deARjnR4fsv1dA4m5uD4OOMNs//zswd0F2nbGSIRtR
plF9uaRQK+xRV6U2unIu0GJ83LWd6Zv/B+9y1iBvtn78HVIfuRy1m+V/pSOg2VoU5+6HgpVjxsOO
NNhCKVNFn9TJoRCjTItBuQ5itx1Q6+85LCptNMXyR1n9cgLXCsJ3dIyaNMPwF7E4NxpCo10/3vBX
WU1m55U9sa3e3hTCs+T9wWdAE77DviIE7BmCNAvh5KWYJVvtshigrB14dWChRlyatnGnDqUNTkSr
OtG8Vf4eDUHWkJRZFza2QrG9UQj1QPa3Fkm4hlZbzzCABHEOGE7QeKp8O38IMO9j/a4SNdeV+6u0
RBemIdxS2+L4hpnTLBj5xLtOMKwHypd8v3wZyvUsfImu1+pkWaAyz1vv82ofN+uvt6XAfYglRO07
uIQ5OvCKnDmABxCWUxh/3RjNqIccj7S/NNsohDIVCBEnEhH78ERg24BOhdQ40REBTuSbXsFnhHMc
MNcbxKe0w6Aat7ZluwaBAbDG/QunfCA3WGh7qa/o0gKbHJ/GBs4DoVPeMe8cS1eInBYxsP0VjX5Q
JwhYK1X9jm4sVmtRd9jsNQaPO+RJ+JtK1HqIW/ldOvKK2mXLDRYjZnVbJGOVyIa60siS/xZiHavs
3Pm+/mK2S60BvIsuEztC5aafyJGroOQMm6fsG6SPlfr75yCp1ujbC+nHScc1Nfn4dQRcjkrO+qQz
NrN521DxM1zGRuZs/ych+8D4oFUbxCVyIhri8oJC1nD5sm8aDq8Q6iFY2OY1KqiTdIIDjTFpljCO
ZdY2XxdISBTmhv9KjRVige5CVRsB3GEPbP7pWm56e1wTVtGW7SH6RXPXYOT5VpANRY3Py0aD9F3D
hX8gsddKYjeZN1YxxaDsFHfnXOe9D14M7EQY4kyCWNgWE7lqwtXfBcP9Zg22V5OaxAbTEqKP+h9o
8a3dJ0VzYo19WocraqR1Mtjlelh1Bf0pIeqVy2P5KJ0YAIe36cqJ0DupTUljwb6MjmCU2dnAI3mv
LDroj9dOc54oFEXGvVmg32nt0qyT5E87ped8KnrloRhKjiGvhWJncXHYeUiVP5BpW5e8iWs0A0bv
FEXdrBqI8rXr8XqrtJuJj8FOIq8y6RLPII6tE2C08w7zoME7tqllDz4DOdJk0MHBeZANxszBnX7p
NUBJL0hyxPJLd1cd2HWHAey/R56yLSI2yMnxHUavfw6m6/OvNP0mTUZkEfU5bG9yum9UPoExzfNB
g2fA36lsddUAJoHjnUo1/QOFO93h3jeFw1McbnlMolCJJLErSKOYGlQAGDny2+hW+hhW0ZTfYLXx
DHgqCYzJGDUn7qXEv9F2wBVaFYARlEQ3rJKvBfISBuEUp+vEkmMy135Bb5FsGPHpTsUmkNWaJUwl
ZXfxnR8IRnIFlGD7RU/RCbGGoQdWOTZeKVDIwscMg6eFqgGJbTKbkMZwHnFpthqvVY/4mtnaVhmq
gLpnLgQuzq4/yJQGSCoz1RX4lcJDaPEiI6Xsv2S3+N81pkkEdyHcrTs7JPEjnaYE6pZBwuKHTrY9
ZOiOBL5e+TnZ5tnNznOZ/5cUgXSWqWpGgUpWnroO5BXX8J1lCJeFkz5AyjEXZTFANLIfeBB0irHw
EhDeOzuab04vFpo9w5xsWqjgTTepucIE1UC9YN4U23wxFbWUKH6c2gBi8Nkzsj/l4fy85I/Vysx8
8utol1nsw6VFS548qRBGSC4lnld1Lzm6ti+1Xwq1ysrXGcdZyZIvsKZD1KmEGvmrAzeSnftnuuwa
5tS4hqlFcFDqvrK9TSej5cVbEZHcbtHrp67i/JLi1VZz7BLS5Xs6dM80Ikgaqnwye6Hm0HKP5alD
xTnCGux0eT4VmGgidp3jBHRIrlQd1RxnF7t17RQmr0B7JV+uPAuNVXEbqA3dM6h/Tm+JmoPMrHMi
HBRx7D8BCZTlStJ29ayhYRiFU4dFtA0a7oH+F9WQTBdLn3Kxlxc1KQ2oEpceZAxrBJafp9xmAnt4
2gnhciowwhferHubAoir4cQnwJn+QBep+sIDwjpW1RYjS+hLbP99NvGeNSpCn3eqO4qbeKf5LIhc
Z6OHd0cA6uUkpJWVWv/PtVA5C5R0Dkl2t+VgLVjbLmM0+uRf1cmKAudE+3/xv+WaYxiNYHK3Ew0L
0aY962/Yn5ZSgoTCcgYdn7ytXXoXFk5cnFxsyN+jsT+ciuNCJykndqNXv1fYQWOyEdgyfmQrK0C0
XgAo0lp4VGpJuYOzgtgSDVYpWJKNDJyNNyoeBrw/rON9dXRA4UybepQ2Qm9FeuIJriHWzISYbByr
F+ZvPrVMtfjFrA97fdcL/PCt+3H2DQYXqQrmqCO5tXF1wx/wvhK0DCMea2eCZIV0twsQAcr3RJ4S
o2Z2TYyCF2y7tErTNXIBaiEneqlOi0r3v0oDsy3+0k+FIWdA77M64h6eG0neRYS72Lxs+v8rw/qT
gce/hTr8MVGXnWv2PHsTaDbsWyB23i0SjJo7qjvB1bN0CVbcZjyFwXV9NvRX1hFCJa922i9H64cz
E43RVkHcc6SH54cCU5blrwc9dbENXOEo3gJyKmJZQambjL1sZThgs4TplHjaueY46jsd1gLck1/1
6mts1UvgsYOynrApFoHg6gg8h5n9ybeuvjO5HyEsNBBjo5mGKcNOU/Y3XzY0dGShaOhjkRoTOuV8
Q43Z+AqOHESue7HneDGaOeL/5stEQuzB2xIRwKtk/Hjb86K95MVxMTk/kY8YGV9BllfbP61nFtvD
jJxMI+vFxc9HfOpsb6+y3rvAmUTnV6BnYULKvcXKS7i8sUi7t9Mgk+K8gfqNYKVYAMT0qthHmzCa
JaahbjLuiw2QT52bt0lkKZL4IwvENOgu9WDfv/MEUlCUvDw9Ke+jYgxt/BnjnPByVesks+zio7ww
idzWlLiWVgV6PBhOnLKR35RnNaDrK3LVj4orpxqUMxwiVKjE/1vbB0OPkJ5INWotM8R/fHHc0M4X
MohaVuJXedNcJaDSWojRUdEaOLzWMyu4lRenebsBHhhfq1dXYReqY47oPwxYbsFGGPqZtFJPQjE+
JWBlI7fqjyHd07D00wuBa/O50KGooyWiEWiV58sDpv1swc0sxFHOUJJXApNcYIOjdBVMUgk9ciqr
8efmhn7QKT7hW/GkA54mhH0779w11k+95mGcoTGUJuX8hHXffDmhj/3dmiMDtTcUFXu6sUJC5iS9
GKxE8jdJiJc83YV7nvWe8EblfdqL1BjTYi7x12X8L++rnsGKM883QiiDKVhZ6TuzOaA9jB/w0nmG
RTAgHqg/fRJIdai+SBFphH0+YtkR8Qbksr0m84ezx8dev6V2tjI0DilQ+BabpUJ2VKerdSkp0ScT
HoNRnCb6Y1ASY+grKEjd9UZcMgJsEcyYYpdWizWmehj2mZbSmRT5nKHwmF0u1yRdBe0/ZRZpelvZ
xw9M4guzTXziP1bMTWTAe/NS97FE3mJNLzq4IZ+yO0hVgppbmLs5qrPzRND+/p5ZNHdG+/hD2pVM
oNZX+khogtmkv4506KcgYEBasAYEclip9D7FQUsJfa/rUvCLuhLVqmoQd/z1B3Gj/ynt5KDR4FNl
MyvVTyJRGADx/VRMMyqdFwN66E293Twgs9uImRCEAvIW7qZCF8Gys2uPnMJNaQR7Td0+ezP0PRNM
zAB3SRmzyg5xKBCPgyEyb/scXoaUk81AHW1xo81WbhQr0I8HdeOZUeaj5MMYks/6bz7InIfP2osR
LvIQoavRQJGc54QlTPfWlM7kEvGRiDA9GzpdWV2Xi8iTWPCBW9/nxZHsWK4AWOSwF2jDxEz9K8p0
NePW96bVg7Vlm2nLbbJ0oXOy40x+Msjs3lx3FE6LqoaORFpmMDMuPBzj3rfo7hYIAqzMb0DcoNRl
ydFSoU+LXd/YlnTII4TvqzlmCu+yflV8xMSa9x0lGRPu2ynXYzet4zm+mGrdynKUqkb6F12ETMtT
2QkdjsFgBk/z/1KSQvv/zYoZLEFDWps+o44p+rlL53Z6RETs/oSN44+/KpPSnbVBSK+yR/fGebXr
mNqFUk6mWinvtj3V3gyktdy0WSVY7IZ0l7HI7Lw/icKZwcJ0ILE/R3gARG+5zDE9QBfhWSBG2mTq
JoGxpt0GV7f8veWG7ucnYf5cNUt+DFJ+Utl+7n014wltqisLl3CuEiRXkqs8yZpfhGQMI5g3PMia
xeoGIAeqE6lcSxEllbsHmY12HnWOBD4hpdy+QD7skMdA+8YCAIxUun2cAlhlFlcNbNDq6QMTma66
4hduFjIhlTRDYjetigWjkf9BlxmLQI0RyxhHpQ2asuyPFjNdjPfm/asexvzN3HnfJ6wtXRPp+Yz5
Yez2rbhx3q5abF7zOCowg1EXixr+Bnuc50aotAG2bLX5uun19yUw5+4wgpBSD2efX0N+QlrrsSzz
H9D5bIw28YxYjIpoWk2YXmAZIrg0A/THk/zy2pPhjF7XtTJdLB6SaATDdSsirg6OTy8cyI7q4rUG
aK+7n6zGbiJzGy49+R7zYedMiWM+Zff8fkl0bifdvjOtbnwTKcPQLHndnZSWYEh8tl/FD4XJR8yl
+nlUWUUkzJanOUhoZj2QhAg8vmImy4+0Gp4n35YqEZMaFrpHjg/t01OpOuPTwcw9faD+w6lrUxnA
J3HhxM8cBT90T1Vy73pFgket16bhnD/6qFIBIY4off9cuWwhz5oR4f8uA2mLgjithDT4fce5+f4P
Wd9afiwVUZmjFMBMHmbFtjcyqGTUpX8rFUqg7xxcizwV92dk2Se9b1jSe3QANEEuIIck8z1tj/y7
YljBBZIOqu37Xe6LQrS3aPvWDiS7DcistN4zoJ36lYg0inpDhPxDXcRos59lbhIzzYzT5xHa2X8h
k4N8Y19lehF/G3G+zqJhkgWH34Qs9jS7XnY0NzWX/cPgo0lKALbaaXZWbDSzm05Jsg4pSoxKi4/D
j1MSH0HNxaryw4Tz9PtkIAkDkOGgxoJ2BP0YQfpoeJ+flzHBaTkk01Elb+zC37yTK/UDeuCdg5lm
OkHofyOc/O7DOdOcqg8eW181Dd5Mg5ho7alTaw952vO416G2oxnKBgiNVMgkNjPcLdEp3E88SDFj
ZwBNkQMlrHCABUvx8LDqW0D37cZLBAjhauJRABr0I3cqdWS7V8NKtJ1wwMNJIHVwnz293lEnOAxJ
VLh5tg4LFqljTgC+emC4w1ABCrPrh1IR0OZLAwsKZm4wld0CwUWEuvPswZ4ZFHzn/FbwHb4HTGo4
+uiq9zsyEHzlpxG+tBzcyKWMHCLvjMNEepzlCHElICnUIuS9kH5hqzBGsve8pxpTXUopaVkPrayK
D0uie6US4FQF4l6o25zpjCxCRr+lBAgWB1Ywwx0Tveji5DNAiKx9PNeDMpyM24a9iL0F+LcWFPLX
Hhw2LykZuVlRXegeU7LFQeyhO++xZaO3r/XX5Lg8+YFYgRJX/2ElZFdvXlD1WTHyQr2RhOkbMa5J
+dru3IkORTo0AyhM9btHGfZKrc5+SSq3r6cjrH+Q4X+kx5dvU0fi8JvQF07b7Sd/ii0uAk2e547h
yVv8FHn2QsVCHqMS8tt7siMqNkVoBQd19olTEC7ON64NT19JFh8yqHJ8+ZI5GoYHZOOf90o887Dk
rD4OH36otM3wK6oe6rAz+JzaRAn/T6bGn99YZQDlnYgHFDwHb562dIu/WycTilO5sJ0FLBlSKygp
AMhBZd01QFjSZl1/qRXl5hDl8GrPdvZ4fqAD2zAueSOTH6UER/7ZtcO67JVKQx1hb5SlLBz1aKZm
jwqxIPY594zIUSogFh3liVLVaZQzKXKd5wRRXYqROACqu//H9zPR2cuS3Rkql+3F712I+8K/knsj
GSeDfg+1E4BnDA/kE1kNq1cdmgiLY8ZdgLG9TCurFt3gTnNjYUXXENNM1KHzeOTWbk75Mt0Vudsi
GmEv9OWkaPiJdv/eSByxKZFTmyyesYMuAvWUGp6Ha88bFzuwkELQ9bY8Iiub3jvYI5JnPL2yj9kf
hd2mnW0QGkpu7qMjubbtYuvT4EnHFljJ7qkiePI5ZvGP2Uf/UdNoQcDHXPlhJA2+EHrHkUE8BKhO
XDgtC5oORLGgrdWCnj1JnAlNb9DFHjuMsvnWB5W9Q+IXoUOkLeCmYgsKDebERQ7UOKFxvFXNzkX8
xoIao5EwExXdy25pGE1EI3SxoKB82k1UQpSv1VbqMhKexku3Dk3CsnQnNnnzqY/TvIiSgTOchjL0
DGTzltK9XcSFl6ZE0yUBdtLxAGrU2SPBETzKYOXKwG9hYb4l6A4RSxRIL7wl5rH6rq337BzuE4QT
1wxn3LNbc8Q2SzsWOUBiqEmcVMNan+NJz2Oi0LqaCOAFP7QvGfqKw9OJFrzcICN83PAj0yqgmaHq
ZaTkgA5mBv5D2E5mAexwbgAkZJ6gCSw6+B6SLyseZiAPWyAJsb75fqhcQc1dkpS6ZfU5QyqXm4VZ
75flu2qLpE3mLV7BxF/th0szrD29HhyyjG4NPTOI46DewFoZvw7hcFokw23edrNNlmvuXj7teUeO
SnMOJ0K39/bHrLwWE38SjMZBrtYSI1nyxy07VkjNkk4LSQYw8pTqYIC140otIC4HKnBSzFc2VzI4
jyS9cJLJOg1xaQ1fDm5evyciVfWqh3lI13j6o4H0MJNAB0V1pPRQl/mX96hrsbawfKE4z2q7S9se
1eTNBJTywxZIXFma0YKzmSip8nzTgqrBnFfF0OpuxsoVsZTPlkh8GO84lLb3HbEFSHHwzwUBEpRL
/I4B4bNATw7TCRxkW8H5pb5yNx4MPEA3Jq4kwfecYT/7JS57UAhRdJPpBQkSEx7RPPnKEGOShm49
PKyH6Ops0LW+NmVW8K+z3VkNpXLjOilKpaYCuE95ELYeAXl2XeUrFSVMnImW2u32hbGKsCWRymiv
JEZwprIacm/3WvcUGTBZ0b2nflnzUAKB+4fHpWXSFF7kwX2WS+Eu9PT2iqaRVBe/4a2jUiFqF9uP
ef3UUXF2OXnSOR0pFuC6xX5lSBWntexRKBiBgjQ+5qLV+STNjI7K4ix14pO9A7LJzEpSUYVmHmgq
l02sGCM/ixdSzAirisUDNTpIPYvDWupqJDOGCZhvA3OYZ4cwHNDOr1cRbYr017dBnKFV6uKR9eIq
hyZe9MrOOrgSh21SWtQc40r6RCOJ1UN4ev/CnOtpwM1pDxGh7s5iZYffNzPDStF21/cQtGTU+lWn
FtcvvopJvCtfemyshk3AFsNPnyYXuGjfhHH7RpMr6DcKtoOlzNTwa+mWAfdVkLJ3iklyQe+bKPk7
ODy8R9k3gBnJrPrkJ5JKZWK8SWpVvJMMMMGFZrII7cOYp5fkA7gTqaLHT3mFSU8mnCnDWTRNN18w
jKuZku3ay6FQV5pMvxN3W9FZnIVu1jlbBxN6RdiO8TYWfuZZw48KlerF3jSTF/7AV/sU6eardP5Q
6IQh/yiL7lpSOJj1zzW8dhKlFNs0Ft1vgKbRJQhn01BuAWZ7WQfb0f70Ke2/XGrfLsGzn8phsfXe
SAmIw/3UJzPZ7QLIiVud3IBO4n3F/E80PwUAXvZi9oRmkmk7a6x/pY4vI5ISmEU0lZk1RNaZQ2+K
/F+7mZr7NSxHXtf9JdtddW0JnxyetW/TkPZDnmu+6Re2sBnJbacvchaHfHGn6gTnMBBFHlCl5VDy
Q/xWpt0jbTqVEIKChE9h3+8qcPDE04DOoFA9NXcsGkISxVa3hesvsKOipPo0kI+kaZCBe2Zujhwr
xfKlxXwRXJNtbGlRWvgSaZsyyRzONLSUdv6cAVQT72jHg+/g1PB71mZu7Y0w+y6qzqgJSGNiq9l9
EtRgP/S3/96pRWdTV1hGLMZ8Xa97rrtvMqzepn/UOzRhI6sLhlI1C6m2fgfO1IiIHtGoifOw1Hur
aesuG3SgElmBuK/9Omc3x8KjrMjGwVoQF4yD8k27FmlVSATof0AR6sVK/H2JKN8l6/MiR8Op74Uq
fXsZ/fmAU2WQI+053xwttJm7WMdEpAIYKGLiTbu+eCkL7/3s5NdRA6pg1LK06II+0oLciesCb2uY
P7intuyHpv7740oaoGicK7EfZxfeR8KbPECLM0UW6hZdzIrtnJjDKwn8ZRQcIBD4UVIIdzZrssJs
7suPkPuMzZgFJ4tRlzIRPk/mpc+2dxaKA/9cg71BMgR6BGFXPDSLOpdkXErDQZWudwpYSDSI6yvw
JHRowgMDl6T5aKrV+PC2zDAqLsrIf8DjLF70N8nvEHVLmjn8YI/x6/cbRzpNv4QEwcNFc3Ylt7BR
XWzLGU62TvgDx76Hwj2PyrF7q5TRK0cWI3NFcSzw+wQfCGxx9dOjT4GVTTpYTLWzZMAG6/9t9AQD
okqjT7WE5ljd2J3fKuyn+pYZ+vnqWMusqqLKRhU46x3yqJl6ZrQd8C3A5YwRv70TIeXhW/ZterOu
ELFhQrtnOU18xiUq1k6M0X3uia1ZK4a+FShAY+Xh5cePKIE0694E6exAtgxhZ/5njCPkqT1Zoflw
JdFu3yAzlVlq4jIFJVOqpKysk1x1Yk35gqBAPw4yErKvrTmqmB596h50rPAO9eXHKeQgU8Mt5Ai/
YZ6FXEyZjv4JfiPRcJLTwbvw6x5yY/kOdRHiixmjQK2E+SOkc1sPFBvk83EvnqeQO7bar9KpXti0
jLq1CuW/dU+gAz7Qvxqeg4QhKQuy/OchR3Ik1PRBNPzSpV5AEc3R6jkDCDrc8I3tGhkLwdIANiGi
PhqKy8nn+dnz8JjeLSl7//cKgF83Fqy2NJVznm6oEdUOU8foTAXg25GqSjY6xZM9FvrkOjoayZjy
Hu4g/PfXPb7a2vaQdRySCGvEmHUTM5I/V86UioyJ4vJA3AASJmtdhx2zVr2TIq/9PJjIRegTGrp4
RCx6mSgC0hK2xKhVCDLExqR82h1JKvR5TlbgpyyvUfM1S67NiujaA4/J1a+QjV6X3xT/gQLEIGjL
FhV4DQYDwnX+nJ4CpFK7Gxw10aMvsdp8sCO6OY4NWx7I4ZCPIxxs4TThtR4zHOH1pKAGB8NB4gz8
kObJpWeJWDai+MIF4ngqooXfO2LuW7fFCufJcJYHAZkObZHwfBowAtai7/NAatXLjxkyNBUcAQAx
bCP7zX0MAwOvrj1UoBVbrmREmmrBnNxY4KlcRfncMWRGBQcnS+/1FSf+2RMBt4T1lgF9dPTRcVcQ
O+X8KyG150PBPPINFqWJFsXT1AVqUKMb2Ju/MZlbg9t6qHlonlBV6xMzHIMI364OtOmDvvGgDr2N
rBwrhfKPzMhvrW346Oct2yI/amJ1uEI5VorNY2r0aoH1kBpGPguQlxHKNUKmaD9eJSrEMSgbECIU
c82wF+TA9Ka3NWMdckspgnAWMdzioENw2hqTmOFFr7PKpxbh8yOaerruuJ9cqaHh0+jDklpWmsbJ
KXWejyO9RVNLIMmdmPBkROjJH0j9pvvJLxNH9GD/ixZYLBi63zLkNGAT3HfdMsMy9h1nya/DLP9k
iWXdAlujO4D/fvppVc//e0U7rdaavmwuTVGvOAWb3L5ulEoktYaoVGgQfsEKe6E+K/9CWahP6cU2
RNL4CiwnWZOot9YhgpqTI07w2dp+B2N1HryIt2uZT13HZtt5H+QPT/b4XNQ7C8jbhNHasGqJnfM8
MnCbXPDh99V43sA+ZvDyDEKiwuGE2jaCMYiP/9RwMu2B9+xw2PXtq9WCnTlFH6kTdx8hZgKfq1zV
RZd6WRE6FQAqKvqrJQ2Ot/0VLWC+Jm7JvFbq7ZpQO+0BuFY8FN76oKfh3f2tWpgMn4lNPHKQcbgZ
yEUPwIbogC66h4oSVBfX3E/8qgxpzJ5sGTZGF7TTWAcNFxPm/8D0fzrB1nGacXYr1UH2bbyrOS63
6NxAelDGaSnerkp/E4m8fE65ch6swtzT43dDvC/6FaBdq6kzxNj/qP23rSASP1/niLFCR8VMD7jv
F4qjykJ55FTYWUTtWtrhOsMUiFbuRSWOpcPxcgUFjScbK6GfQDhUm7RqLzXcYoGYU/WLWzi//psW
/O6QZEmipl3vW9UwkTfxJcAYJhAnQycr6H9AU0aSslXSu+WW9fJ9EGfG7uic48xjX4KUqP0pqtLd
bwWT7ACw3+ly4khzfib8zdKO1+5Cdshy1AT6B+oxSS9hZnSq8R9hyERtDo02/qVM66OjmPA/AFwS
93wKVlVJA4O2Ezd/QqtFP1NF6pHpzKqXepy22GEFtI+laPBcmg+IppQklT8UaDBze926V+O/hxia
iv29o9KUiSW0niVzNWauj5y2S+oqQdMyD/Kmeq6uL3SMN3S6FGHqzBio77Uv/4RM/hsFRiEGWv0D
tf0UfvNLPK+znLYmobTAymhy9p9jOtGwo9hBKJm2izZJN4LKP4v1DSUuAB5t2yfzGe3ndH+STq2i
304yZJUdpzkwwClac5W8Ol0IvehLRVRRkaCBAOZoWp/BvY/fv7TxaIwx4/YtZIaeWeeynvVhOmbZ
ugmqBuRurc0hk5/+gWy+o5aEUjFvvarOlUhXqLhHJG+WxYjVfqGz0KN8DYKdnboG4b8d2EpV4iX6
M1iDjWITHZAXBmGb3DeT8lwuvdffzgLy7jP39drcxiBgBeGBNAHld09DSoz6MOXSrWlq7R2lkMaf
vr/0JHFV1C/exilUpLmM4jIy45TOouazHsxoDR7lKQenYzTV/2mSN1WynGm/HbzKnh3yqUCvB4i7
sugb10deHs488h305cij+qTJX+vSBbcVTENTpmceMKil6ayYLupYpvtNhjPRp+tn4BLgk21bqhXF
5Co+DmMaUv4cwBSQgMtDmYd9D/8bWrOOwskG4OLTBw3VvMrERIMPyatgefUB469o12VwbbWckXJj
nS0Yjyj7SBdXsephZU/HGQS/5IgrTh4E9qaRd4cfTa0gymLZXifyHKY+RsNAdRo6x/lGwnvtkFyH
/IXfiVIrXfaHuBEuy7n3beMutk+k2UB7ILjfQ0pRxslF7Zp+i6wliRXZmnHyLVP8GKrGgrL20dDu
TjSedGhlApqxI2rcjvPzFZMnfVjetx1cPFRbrc6xV84PFBNIfu+zScGvsSybPeYTea0X8hPgdQdW
uDQGNIGc5QqqYDf9Dg7GZYNvuxO8fw6pSFamKPksV3kXVcr2+N2LRrxYcJKiHpVYw4RvS0VSSPb6
dAB/VjMuRQQ3SNKNKjvA07gstI4udVXKCs5otKvSeuH9CqCcYnZ2YYydItkhbXZ3MhZwf1KkNGST
f1K2R9E5XlzgmCm2fLHotlv/C/0HBWILB41Icq+NFGLfPiONqLlCPkFaPckLVlMt/6+GbGe231Uo
svPHsPiMTNTZshSFj9jcCBIWberYRkCze1v543f5lKBNjFebeJOIWU5Ah3Rzg4To5LnebF8xJC4f
z9xq1dYnnVcChtUKDhAYfFHzWDRyRXh3d7LQkEXyqJoeqKkBbm6d6W2HxtiMYfqe7eLK0oCU1sea
V8/JiJEWIARz3w/xyfI5isYgd/u4ghodLjfNHIOR/9V4H7fU2dzm6LtkRMitjyWd1M4rLF0Fv/iH
P/1HYtd+oD9e6/MzRv7M4CothY80aTp1xLxSCtigcXaF09MrWWcHXj1l32DaEhVEF2M3LK2a5S+G
SgmWzveNnJORbBkgfKd2SQoDcPLry8MNwGhRRFOv4m/VrMgmUmEPvKj/k6Mj7rKPJQ2tYSK76m9a
RSdWSHLwXpyXF6EGvUOGIEHKCzgX+JBLvv0PrJ698l8QVDU8u0u+bvKBg9yn9xAYcz+RRU2LYMnY
ZagoXLrrttyqQTmdr8/PYVx4BPg1Ty5dV3BmUETMtazCEJSyUP07w87Kry32NvlS01Ewblv4UlyN
JwZG7VtjLLTQ3nh8D60sQHvzDFvMlzaFwlzuDraSOJuIIlaI5x1jf0f0+rbIcvb+YNiB5tB3atgt
io9M9hh98AG2UpH0HGgu7q4xmlu2owJB1KK+iNoISNzpoHhlzMG8MM7blNHv2SjMSWlw6ULchwo7
2nywKeNrV7tYE+QTnvDCOZYz5CXV1x0dXkCc+oD0ZRXbhR3d7eHy6qe2fC7KdLxwPpmJ+sn/9bbd
Yym8z5SZP99hioHWchy3d0S7rrpiOAo6kLj3Y/0JafBqc05ieCf/Ue5emgJpU65WXgySs/g=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42080)
`pragma protect data_block
xjQzzGa0tDOdkbeWY+sSznWPnXvVLSYDevCVaY4PmY2mUM3H5SXYzLmv5Ovz9KRwXo3rOwASKa6s
0M1CHOHu7jH9YBGh2El+A7rTU3I0L0vvCFywCYPu579Yi0lIO8uITKq0yUene/W5mGRmKmbbAibP
ZUmwspLg8AtPqyfSXaj9AdTciONyIXZZImQXBOUYkN3WmvmwXj0MahwkR1pI3Jl5ysiNJ4GFYFbj
aMH3jHC9jE92s26OoCMXA7U6mFty5uRqoWimZdcmeuVUugcjYebQT2ksZIrPxpGOlur7ktGfZg/W
uNTtmO4d+IJogNyFcFV/GLYLflrRKeUg2AbzDtGSQ73bddyjqRy5E6OSzlHGBltncQ92X1z65Jt/
fp07z3HXsaVK8aZlX1LCmLHIrZwJ6Al7uvQ0+UdD5ZTmkE0S0anfVUUEowtNQ44blo+0GTTxN2Kn
i9EvjTQFZ7lI9PsglDKQIfnbt6hgouoYpts7Lj9BXZy+9iK/7wCpYaR1eDPxszQFiaPakvs8jAOz
61GAW/csBxgWIUlGs+8X3yplrxyhaBvQrqqZ+nyvRmkynm9KPqdueZkdqae4AxK7vWtpPKWVZC8+
Fk45doxwVqPVv2seE15A18DwbYYm5pmSCck0q3rJOkkmvvgVcduew5yRGw9pSWLZpfnpPWdZXsf4
VvHL3SxxV2/guRbUCIgMA4bHJFTa8h5twvYmFcYiIXFAA2woW+EYvWAbU6zOgh1liKXXLQZQmf3M
aSkqFixcoDyfwCBfKXmjoDrOM28ciT+4pDUhScy++AIEfOmJ7qw1o5Hq2nxESxZtbewupbHLYbIb
7mQykX+TqBBDNFbu+WRxKgsQqJbjKRVFBJOV3IYXPBxbvod0ylYKA2aI6mDhYYV391QSYmXg+L1B
JnmblI412rm0ZwjGkTiltUgtqCfabSO2+lGXvbyZ6poxackfGsFr8lna9pawMjRlDkyqA6JYdk8A
Feu52VvnZNfIRKRAlti+bL8kSdtqm/kixhALhOs0knOfzViChMW7CyFqQ6kbk659gKDymcSCEjRW
jvzrl7oj3TUh6F8uM0KBvOOReDcsQsD2FoOJ416r6fiJfQQa76uXqVByGSsVjswnpNXb+py/q80m
TOKNRbFqdgbw6SQjaPe+35tfwFqTnSnBTSzfE8by7KcoA7gMKiEcMUBLBJgd3t5y2iybk0qW+DNp
OchnjOnaNhiqqjkgc0bQE4DeKLFZfWh12qjWUcs6Ckz8Qk7sCOUpXkEc18HaTkZfnfe4Geq8N+M/
B/GRgaJHbHgkJTa/EaMXxxIBMdIKzGIdAMPmkSpPCevYLYheDTFuRLD3NbWDVvLgjwleF4pH7oRd
gJZoM4gW0oZodgvBLAsCJ6zed9uZ9Lw0VDgdEYRx1d/ptwreh15u3vw6HKwnXE/sylrN3xb8I/8X
SpKBpeHnwqxxviDc7FcXQ60DfwH4/hjrEBgq38D5TdzmjThLgGLp5VWDsDpxzeKm3KCka6N4jax+
ptSudYyyoAOzjDfMF4rIJ3k0gDzE+tJQZyno5w3AObZw0T8+y+p+A6JUm+3FNeyvJwmoyRPv+5aO
B1EY1p4dG69C8DdcUxx8Sa/ZhMJeOJXhbhY6etCHT1w3bnQzF8yMWaRU24dEGE9pCLxVq7LbPrAr
GUZe7CtVrRjg3J6G4pbRJ53t/xjTCgI+xM7T7MLCDOBinCY3/PR6JO5Ix694t30I092cuQABZAoo
16/isL7zIg3Usjz4p43vTsiQgRhW4oUHcr6LiuWI1IKvpHCqNfvq8Ac8IgZ1P1pyHbq8c6N21+4G
ixp3PQLjiHlxbuCS/l4hRqGSZ2TYK/0TJdrN/7CpbJfr0Ptc57heLmYkE2L1WW3l0wIpHBgsIoXx
rJrfCob/TrvIYwSWWBwLmhb9O5oC/VYrAwsP0Usk9Q71IQmbQhaiYcMrqx3mIxbsJRg9DDmiaLQW
fo4jS4iEXJsdyCOc0Xkn8Qc9IqiIjfa6RbdbvRqYGI2B6SRUMpiK9DRrw7zUv6GbgnK5pbTEBi8Z
L3dMtIl0Az3jmNohTiWaJ0WjPR4/h4Mp2yryxmKqoP2r/tnCpWSubrXjO8SLUHLzIm6G2jblKSvc
t4Drz6HJ6O+Hb/1mQBn+SbPcoLrWOKN6iywMIgFDnJl+UjXSdw+oGir0ENyhAQ+UxULzT0Dx2M6W
VPELFQAng2HF7s6h78MFNq95cISwg1qW8nVbCg0pv1eYFl+tVI33nUclapTB95llpV343lJtHFpc
0dBPkkKwpmSPKQ+UmfGuhyteyExZ8XJOnRolTqj4kMnAMGt8HClh6KGk7KritMQVbR4BHSSVWxBE
IfyxForXjMb+4S9ZMiAIrSS90emsHnSXJwW4gZ1tHK4Rgqy1Cmx8RmQRMa0bp+F0gqe5sji5FtAH
xdhR+zWRe0K12kyIm6M4P/awa4OI/2I+Stq0qkn9PxwHdJoDqsGychrYOYtKFUtLJeMHoFlHf5Rn
TNPprKd3quMi1oGYSKPMy+edVnL8IM0juH47+9EIo4FlhDmaDVEy9i/r7yuQBP4RH9rhjTqmS/q9
nAPM1A+lo1iolNDMTMJSgTJRt/gpR2o7hJC8ZTU4kSISTROst7x+LVmMaVPb3IDyXYW4woQ97IGq
2NP8BOmW4yGBryap15ujKXj9Mhi4lNPBJuZGk4YgumVWt4lpV+YHI68KxcB4ejnRshMmcrH0HBXj
vJa5dk8SSQ6xXMlMMr5I3Ssd37oMfd/f8v4ghBDZV4dr0vJ0DaQ69OyWNgW0azHzLd4KFUPODOGf
sEFK5x4cf/hfDXu3WMXFaSn3fpcY3X135eZk9rwRPfhLx14fePeNzxJxysKSb1mRdRBhqZL4u5oV
Ag7qjkHC4nDeUrxmmcZyw8oQIKYa5LLcEB+EPf9Vk9IpwyG+7zyYrdSwhuQyyh0NkDNPmNHUW0hX
4bgS7GtK3ij3dTSLMtpzTD3ptINiIFdn8679Lds22JWxcFwUFpx0ultNWd5aESbnI9FoGxrnFx2S
2/Y+gibb/lewWa1MYV7DCl2Y/VhG+3f7LOijeiXiu7D2qmEmeIdUkN3ND4z75/JuPomqPHowQGG6
KEX1RllifhUqWprzwQZTwYh+5Sn0zepXehYbm3pWB21r7ZvgguHrmRZTC0Xd1sd9btnsMa5bxK58
nuK/+oN42Jf60/HOfAC01Wp9YF+V65SLr8d3yGPYGAfrnICQuyIK2VnSdWY/jfX1gR4s/BMdlYa5
56rBRCmx2EExMhfBKGmCeXJYjRDpI9pIMcPscyQvxiQjgC0ILIMeTTLUe2lYnzpXM2cg4HyGWHMX
6qqtmNpjwd17MpROuHQ8t8GKbISAOdMtYkz88a4wF9JXvsvJdstvT1G5iMWYGK95c+BlRxkxAHh9
fTSBsBAMX/h7L0y0v+huQ5Njd8Zjw2IuB6mU8bnm+4Ogv4obRLA+GBGidci2Y8f1AicW+jwmswwD
u9MLFtHJQRzlmMD0ExeaRja+Zt4G/w48rkqh8OzcR1fhFTbA2/8qqOfDX+7j5XuOVZKf23KFObHS
zTIHLnnNLhePIDfLpL+HWIyylDtXJghfcb2d+UhRpVQIDVStKGMVtYFIIAbJhVxyLwtat0rvKfPk
QfBu9vlgPVIxPcqOF52W6wCYORPW+w1Lq81lV8nevVpLurr5+jKpZTHh3G9/G+3mbvhktnnvqBME
7NBRIuAk/NII29QhRtxFfDTTH71PyYkUeclkPLARwQh/QIvLnmlrgC2TcL7fLloUfSgSLokOJ6vi
1SNBbrci+tHYP0GXaswN5W9VAKnRMb2/ZdXpORoNUNMBxcFBAjqoKRC3YVLs2kNgBQK/ke2LIlxE
mBLJd/l9hDKVOqUMN4gGS9Ce5auib5J8/ATvU5c5yuUQtiMrhlbOtVOhNj1DnDIrNWJo64JpmiD6
gTivZ8QHIwpTHHaEqEzmTskRXbDl2lR+rIUCPa8EDLjBp6D5nqlBMOUZ/xvIQiKKBW63RPdsz3u0
MM8wgCe5WsjD/lYE0llHpjP+agqoNom/v7JVhqJTVQ5VMDTfksWLL+uYDrb8cGN5+IUlPrkiFvF0
OobxEOsYxaHiYnj/ZKHI3TnrHlmwFzRPMJOFcLeH90cSzmntGe9+6RPbAaFX/o24Ex8icbcrfLbO
K3wtiX7QVve6nQOc1eQq4KeDKWyWlcocPsOPIfZlcuZtAnxZZ+Y6nVlgqF0V/YWLa/g4jco9kDHr
TDLLIlK8U0Z5VNjdfWDukBOvr/dQHqp9T6+0j5rh1Hvg67rbCvbmYjoGsFBtPqYrR5y3i4YKPYSc
EaUnZt/dsQezQT3Ynf5Hk4HyKij7mts1dTbafPq0oa3fEnxEbjR+1q2wPhO52TTNr+lJUMB4qb+1
CV/dXVnyF5SKkqHET3RrHmJgN75zPOAaFmTGoRhpkvRWYo61aOUELU0GwI3lg5GXJA7b9YSZDvcr
bkHINUD+/vIkL8+XBmtg/HDzWyDQ/6NYiX4WwAb/FALVtS17GIHE4aelH91RNIBUw0H4WvvS9t/C
IUcGYxwe2tpGXIttsWU7nO299Jy4Vuk+0caFWYoXxH92EUjntNiIQ6w9AY5GEzDIhfvudRehMAEC
W2Sd0CaSHDv02GDcN0GqRRlxMa+ZL0cwmS+L04RYIA3Zu4FtOi6TznhMw7Whmgu+zxvMEj/R2oT2
qvPd09OzAo4LnHraB5B7AuqwrcrNXTbXbiZiacYSt2wSlVx8eY9XrG9DPP4gyQ9jkG4DrQIbOG9r
w0IEURLYdQhUEcAmz6mBmXgaVlvMpxO6HlqlD84UR3nqcSH3dbdmUswHuSmOri9ygCc8DQQt7x7i
aESNdhlH5y89udX6nCcXssGcb66u9zp4hrEu49icMQkyW/8B8CwToRu85IjDzB3gmAfbhTF3nCf+
9juFZ+8tStXlPxoLFa3ZmDII9RYGNbvSYIOltYW1GUu10ptii/AKhkAhm3falG1NYy9XJhBSNEVW
ub+Mc6zYbZoEqyawkhgkVXlUkfYT/Kim9iFG8CEvLpEpvOpcu/d/Tw9pZqRTnJ5w288InYORnHlJ
nfabAzDRsAIGU8OmvrLMi2oBjJw9FSZwLn7PP0Ih29kfWgHIv5xXeee76QgPbsw4X1WPBmbCjqDj
iqJUCYz0BtyGSLbwoH/7dSBbqFxYfItDk09+t8cTrqQMmIQ4fO/VdOZvkUfVTB97wTuJp4+9WPBH
YUdFcW7kd80XWXE10FRiIkEgfTshjCaYPVU89ErrDh8okUeFaNhY0fkup6FnWgEz+HafgQW/EyuB
jnRGFKWBedyQFoN5I61Ik+AyBWaXa2RKfBILlvAZxVhb/SuDm0dL0MvicSiByOrWJ7NwR9PI0aXm
actOoTMcDoHYQ7Uo7PpWyv4cXFd4GQWaJaVc/xUjrChlXgBxeeq/tnIoE4MMydmpVgbLxoEBDAoh
QXp1vdsOvj+Yoc3KTe60YEF0r9tULeh3ydoC+tTOd9hMjrHyDFCbAkK3kyJUp4pXBRQEfXJGezO+
wtx1gSAYBZ3Iz0iuSgvjxJv8vIN5ZM6CxamnNdz4BA4aQAFZag7/DgR1DACQ3VfkcM4LMR4i02Lp
m2ut1jBMVg0WRuJNgNxoC5D6EAJfVfo8JlJ55/mUuIZwMcxTuMS/BhTz02SfgBK2IgCQytpjfhQd
CHGqDruXvAB3RATB0roUW7k1lQQMjAcldtN+BDlmevve7h7y0D3PlcMyxDu+yfPJRvIY/Z9blfpi
d6UYHKdLhUxegL2RUD3AZDXr8j4QFHrJa8ZxMoeiYjH9pFH8A3/+T8m45GZCy1PzGYokmgJsbQ4B
9adg63eo73Fp+hhfU9T5o8lPPeUtXxKOq/aAtMYth222UfXpkRwe+wUknS/nL/Nas3D8kBGOt8a8
/LakYP6nq7N3wweHyz5aRSR46wzqHje5ki+7CibgxIZ8wB6hwpwn1z7HcCpYjSii+KUHECMKKRLD
ao7httrwaC6RvgAoPHKntKpKGMsegtTC0UKqL0O/jMHFEtdFfvF9O78BmpyhAGmCtTTS2DnPupOb
SVt8O9eGF0AUmvLmhcw5bRl9rik89Nm8MllyRyb+WYZ+8pr9Ib6cLtVBSbVbmgk5Cu/psodUbhu7
kdOhoGwNjiCyknVVVDVBmKTGTeAWHATgdfZbY7OwcYS3kzs4L8f2FlfIEwRA1fTNMgfmsTmLgO5G
eXTgyu7FWx4Q6hJrjfYXWfPAIkzpeAjbiX8fTakw4STbfmGLMk70/jRmmQYLY457o3c4UPf7lyrG
nSzsHOATs16Jazldg/fuCWRAilYcFGbOjKGYi78AQvLHZv835Ahhvkgt1AYolg2mSaYZHB1Zk6xX
lKJ78cqRFOEur5bIG1AcVXMSyi16zzUKUPDcq8gcgO791lszFu8qCfd+n/Y41eAC8HvzWhhIqzTa
3+Ea0jwKb2vul0KE2k+HxYRKYMIQ2v4OXGQFpzDJEWvxFf6Qu3Kib6j7bQKqleUgjMU6iE8oCFB7
KLGLlP+EirtZTnAHo79JGs/AWVSD2e4CkgaSTDGW5s/eNvICtvT5mX5o8b4smT3TEgcrjnvzs6Cx
T+x6esnWbZ5X8TnVhfZ9DtzKD2WV0i/xoEWhzALULEm5EyEIGxhC1tuE6v8JJiqS7EGF06rgo6UZ
E+b3Cx/4nn390uWAr68E6D5rBRa0qQ6r4hURZptRrASpnEg6dsv7YJpcbOmIDz4maktykXrHk16N
vVjOt63TQwLUqnO6f9by2h9FmNLhvWKe60Ah7CQ+gtUTTzfOE16qqPZTnyUjYeVgxoGGHkhhJVwx
vYV4joXwr/Inc/0fzqu/luZWOdxvNSho8cUyop4MmpXzHOFBWrT897yCnp8LghFBxceVRfMxnOey
b/54Au+kZBU4SfQvCiSJFG6gGCkfXrKpVX3HJAytkScXqMGOOm0gOrwPvkTHgBG6m/ZXRq2SUBcb
Ip0FFcpYRIUv4XV3SeTqJoeQotWNK5pHsFrm9F+CX8SSjXRjg14WY0IlMTem/di8YPI4WRhe0O4b
VT8rxyq1E6PmDa/G/F8YTEvIBuJ9XMH7OsgvI4g2X1j3pG4hrt78XH+y8YMG1x6qVhxXqffYiyOx
pV09GBXdRT+jw09m+FtlsZTSUSAR7MQgUFJt1TMpR543X4mI10JzrTImLFRUWqc1bHBVxfWs6RYY
gQDjQCah23Gs9AFQbGCNSl0F6nrwFJ9JJqrZg1Pjvl6yUqI9FaIZ+hm6nwBLEj+qK4oHUDXXwCA+
+Kjz2hjwTuspGvOa94wd4F6IkQw/5vvgPRFbHnF7NrO3eDBZJdnb0xS/6u73xfx6Ut5rqm89ajcS
y3VTa7y7lOg6XJFjuKoynXsKsw0ayPyf+/GQbJbeShX/RkkUEcLGT8RcFjixary4jezP+u7DMmef
XIBvBu2GqSaiyyjucmi02BDNoXwSkKtJyYWhlkXVP0fgFLIDFGa2HemOmVM6wLHp35TwQVt4vTv3
y4DbblRUlw9tpo6W/yXY6SiV7DhE2Ess5o06UanY4DO/5pgfSV4SWnwF8OeYUf5q/CybEzEwlQ5u
RXYmE/HdrReTf/vIl36bdLZjw2DQvUnxaePwAkhlQn9Bg4Vljvg1nGtkD304nmjRrNtRRI1Fne1Y
IQeFs03UgdKNEhszd6W3AkEgmjsYitS+t3PAZ7QGMLioRCN/LSeF2G+R2iF56jPtzt3RImNfFmOw
P6nxBfVRyL3Jh9By4un1kNlXmqVppdsudSZFLXetVy7qN/gZ1a1/qsytNDiab4DL90E4XKeiQGnf
TYaAfAy4V56sOFsZ5FRMceWweYj7eepDt9AVhAQuezN/f7vMXdx1arFaU1RbR8QFKC/ByJw21qUc
Gya6N3prXiLJ03L7LVgmzv51HyHnRl4XWnez8nG/KAGF+pw6z2XQA6iQWcdO6NDlumBAYt8BLeVQ
p+LubMtfFLq5iFqKBOLI2KxvByWUZXaZvEwJIo9NHFBr12pzJqWqvuVeHt5qvcHUwSLpLE+nxs2R
bzpNdpQut32Jt2NokyyuMFT9ohmNw525BDxc37NBYclfReaIYo7IUieXd29XyMdVkzHGKOAiWqry
wb7Cgoyyqx48Ni2MbQDzVXGuRd4IMo3mTA0fPOeA8Qb1NKf5q9PyFEejor20GZFAOXR2HbPzQhrP
8XfTSpwFWsFKnRiHAiWA0ONb7Pym7LRzPwf+Wrr+ccPkiLZ5qzDM5jYJiTMx3rorpTOWCt376nJm
PiF+33DXFT9b8xntsUc9rqhg7K59WApzt9CH+Ep10o1vEMcNiIpNdxNN24jrYO3dnbkGjEzSUEHM
977ZuJhNsikZiGNy4rd3iiILwuYFhs/UvPklQsP+aG2YHtYIqpEXL7unT1PGxq12KKJfTumyba8U
qFqK6RKS3FUFeRZRpVL5fjHcTwDPX/CSp0g5SLikGJ1avT+UbZ9uLdg/HBCHOZcnGkXjz3Rbo/8E
nirqWjFxKwFipwHQR/XIMv0CPsb9FKVwyXnyteP4blFNd5c3r0jaJ4Rmy7ZWRUXpdKEDqh7P8iS4
ngR6vG4Sm6+p9Ana0v69hNZ6ZGLJUWdoyLG+3NC72/+MaWnXCXuiGFcQFVKh6SBzefhM4HkILCuy
+H1XNwTKcLs+fybNJvKGF1obL9UHlfYjKwfMrfcKnmwTAjYx6JQESfUVeALZkzWzfuNl9H1t9a0u
rParDcoGJcwyOvlisgC0dxE+xukdDza2OWypq5Uz+tRsiPeiHGkmjyLkN+TthwH1U2c8OcKwKzhO
5MqpOZ9TzCQ59IhbMGhskwHYNopUa/HeAGLmh82w3ujHBRXTp68Y0K/fYBLjq6GvR0AAFhPc0wNe
N6sTOGMiK8sLk3tsEXnKc9B602ISMhLPpzKczoZ02qEbuM2FKKB+4X1llge980n7zwj6cQjWbMFJ
oPt3IN5kRiPUWLw5eXXLeBq3ro8cIFVWD3HqCxhIeD+Qz2S9b4GxR6oCgAUzQ7yViw6Co8VwoVkM
PSdUXb2tViRMum7uDQrhSdQJQxB4Dkp9vGN6dMh+Aciz8H9lJF9pEX9xvVuhOpxCXv7etYqiy8L/
059eRbJN78bK/KinU+KEwPHOrX4Gu+XksWFOSagBCISfqBYiOacjg4IZ9QB3MF6+BmFsMc6BnX5M
nkZhFuCAoW8UTPQaAXNKAXTY92UVMhY934s/bxqCg5Y1yKEROxDOTJrPgQW/6JWP1EBT6kaxxayV
2tFeY2HnG5MkYBAzu3vdoGQD2TJE7RnMxVHDbnjIj6/oYyyT8qNpi/RNc7e0TuQL0TCygELwC5HH
8zt4IIrhkty8A4KqLeFzsIX7d3RHpWwAKogZdunuyA0g5jkJFa8RXj+Dpn0XbcZDHGOPW1gNWji3
mKBWLanLFpPTc3Z6m0CDHs6JULZV5wtvCbniu369Okd8N6IhALEZpysFNEC+YUd40qCWFmR0boCD
h+/LtOivU4V6eszAx/n7cx4RLCvwUgyDdeyuVJekufZ+g0YmLxyohORrA5ajDdPGwXWgANNfEEjY
deJOQG3jyFMywdbeTl299rGrfSrVkxQMacl05kyde4cCgHQZ61uTs0wIqYv+cfD93T+oXLnT+6mP
5RSeJoGMZF3jCv3t8PIZiGLRP4xpyLqbIZOUo2LubQH9/cunO1f+qXRXaag1TH8JwefL3XLqviQd
tgELSeWMkatfGquusZ0CfZGpwRES5WGXW3/zBlLHF/9JYBCHKyX6KInxgDF0D1Iz06mBwzCpMLJ3
E8Dp3RGYnGy14CfW7xeaTGQXI/ev0K7DYdJOnxda2N1/7tuQQtXXgRj9jTxH8grmIJciY71Jj7aX
x+ste+HvQ+cYdjgqOPK87OVDsS7Cc48/qPfNTe7hYCmoTPk65arS+jgs2I9985uuKHRFivujPiQH
B7Q3IoyrATWFhsQg1ndXaCAHudRQYudxK547s/o/+48/UALlMDGczsRSMkzgL+VBE7A9lCior4js
fl0N4yIo3f3BSNu6ZOzb9o1ITXsxpSFMXpYgGjAuyV09U3XoCRA1YtlCRnBeR+g6GxY6Pjk7xi39
27PW2mCbt7WlfBqbALV0OFw9F6r53nVch5b6vLoOwnfFIZbeRbDk6EW5nXMwl8285njvxZKW2F0r
71yIat6BT8PxjzMl2AXHciOEbxaeVQvIYxdViuhXt6nHp61BRLj3MF5hacxx8PtHzDg4oERKDwmX
fs1GsVH0DPFgAeHDpQnqC8GCGl684xFPcQYocn/ZDqS6W7mHInh74XMT3hWqkToaJdJdBWMbexo7
OxVX+W2J0J7L1xB5F/B/Rty/JOgzAeQ5HtddtPmrn2OJeXGRQj6CK9HJrCvsS+1YlHQa0ZyyIhdk
9pYVzGlYStNWa0isF1m/E6cSv3zleTE0Yq/xYdWJDTcGI7QNWnqv7afNgT51VNfXQ8VPyai3BpsH
Wx+OI/G/LfIz3Nqe6SoFUugMNLvhQFgUaChHXCQzV0R3HwwRvqHDfXsdX9SngrVxS9nGW7VEeDe7
2NZl9UsR2w8LUB8hVbohn4rC0dhrrvKMHDXlhNMZNBm1XXGiEc3Sn6C1OYPHpYisVD8opOAH/SEB
QkzAoIxka4NW18eZKv6pZf1447hSFOBd0JaXXxnrmPIvQjAg6G1IAj5Iq087bkL+B5VtcZ4lQ1/u
/qbNaTFsChZC3Yp8j7X1tJADP0fiuezgMRkpWjihQk/wjysZMzAN5zaGS5iAuuw8G7tiR76MfYm2
3yhooHpFIB8uWfioBezm33zMXcCYS6aqqPSuWzZ0MlkTkcfGkXoQ44rq06HZK2Uu9rYVpLogVz4k
4Sdqzt5Gwoceh0zbisCF+QIjjo5FMCPjGMgTbKuRplFNtCVJj/QuDsumegYJSIxkxoI77HdQYWZj
HitZWIvPFdnHAwpPkwqme+T/w8VVQKw5+hfQO9gm0At0dyteqOdNf/HSSjkYAuHPXsE5b1x8RbEf
zIKbklZZUil6f2zs1AOZNxQi0NGu//yB3NpfMqEy0+QXamlMKKsD8eGRSnPAp6V0cSFicSki2lKV
1GFnlPSl35NsGwwacX4W+qWxPJp5rPID/l6wFLv+vqcwJjjzSzE8fCe+xnu+b9q1q2m8Y6iEjK7Y
njIqbx1DmIegU380GTZfQN/TI+TYkWS7k/iBgsH87zSW0IZLfDzRWLuMZVXNlUDcEWfiSPhKiuof
oH5RJAEEQbGnm5ax9sywv+Pj/SelKXCOlRPKXT0TMOJuYODlfrx3z29q/GdjcVM17h+OTCI6hrdT
ifVBnb3p3JzxyKVyuEu/9j3/tPIiGZnp9Iv4Xk64BmM7ieP2y0ipWgwjaTyswSBYZzJ8BaU6x1Iy
h49K0+wh0mUw/m5L9qQS9CLtEI6Zka+A1UgwtfGPPj95lsulbdOJK6ZlZ3yj/3ift1xbJKiQKnUV
+KETuDYOpteSiB+pZ4ZLXQgkl8uamBEAtbzG+pXy0czvj576lvUgpMbhBeWbRG6uMc5Pz8MU/3jz
Rq5IXFTrEtXCJBHdRVgmcwCi8UrPaeEWlYuCDVZsIJpBYfq/4D8Hy4/wn4ssA3izuYS/DnouWmCJ
NwbA8S2u1XROCz7SIz61CISkLKt9EHhgSMLaHPRBVDk5J4mu5vCWu2WdodftyAn6aEYadKd5lk14
e1+ugFYHO6q5geMMgzptUUzpqCbzgNH83JIp2Zau9/oL9lfVA7kRW58MpmxUjlKP3WqWZlsbNxK/
xZ5k7rEZL7Z9UvlRs9XZ91pMWNh8aEdkqpxUVt57+WbFNj3o241EStniiN7bconEAKTgOwWur33f
htpb2uku6EOWUR4st0pPQYaOM+0cqz+97vAalrE3tBVxG+62TuQboJfpNBnysDOLhOuu5vdfHCkH
ztjiGz6DCX/cibXin0os1siasgIVaIUKmZCfTwqQJnR2eu5Q4Vyc9E7mh7e3R5Sovt06mCHSYO7j
KcDjGKXz5y7odv9FWnFUraBU6aYgoBAIqTZVyBugTwxGNnmeMW0iCX/nzSm3TYprDQixNm7JTOhZ
QBcZkxJtqA3rh/dSadbdshA7A+IQx+8vgw7KT3XEafMt6AsbBF3uXfDOVebT1d3nrl+1LR/BeFUK
vwei3gDrz/VbX0LNf4GP3qoVQDSAW+aujy+OqS4gHATbbqs44/HsnSrCPNOvfyfN9k+Q+hedikgY
Dn/7Ty7RrTasSnDAMv3VwUh5KGuSklN8rr6iLclvgDGjtiJKj0ZS+CvfIrgGs0SuWO9UWqMix584
mdTHJ6TMs07SH3bAoNUo5vT0DEosBgvusbqgp1wcjcDhMFvX/DLPsUeQb0dJvRs1HPYNo/r/Autk
daSeDAgXUSJp0h+FIB3eS/jE47dbU8l2ikDl9vUg+iEnTu4cAOcrTwJjhTBQ6qlw6zzgN/y6cQPr
Ubx0Qty7XkY02tir4xezVKYfF67RxJNLcjeSq/7TgWFvzGqmB9V7ls/MURjYf5xC5rr6FYwOORqH
pKQrHhsDCgK3oFJS3nJpOdD0aLmxYWiox9Vl7vgesLhi9bTSS331lB7ZmnXV9EmtsqVWmo+FIj5b
gV0w5s2zsUejkKpNHFs3Nhw4IPEJM+0zAIB6n/pE6cAR7OqBwooSNeJ6eWnBzMqOnkWGz9/JywfZ
u4wvtMA8lc1a57xAixRa9iM/SJUG8tSC9t4WzNDNPyMvHre3mf7F41HzTJ471LeX94aQA7ZkkUD3
4jLLhENZlEbxAu/DCn1iz1YfeQdHcMmdOrdrT9rymAux6pktuqW0RkEA8+6C0xy8nod527Ig/C/5
fL/vQib28mfLeHz7hLov7aSmQ27AaFK32IGNelC2+SiaAmLiAiduFKprHGRp/lP9CWzmCH4qm9MY
tPurUnOjVAVv40vBEH26S4IWt9N8jTb7NXIxj2ctl60eJReg9WHHydkgrLDAHbiGiTvb7jjOTOwZ
FXGFeh7fUR6g7umf8kJeoI+2VVM7Ss+2FbUfFzgWXSFvxJJ1p7Gdqj2mZy11OoQsYtdJHsEubXY3
AlyXkVU8/yAxpWz/65hTiZE604QuSyr32Wqi9jzb6vsEYn3DvGKQx+OugIQOH7CwfNvwWiXOp2lx
cye9WaKmn3UycPsbk49yIch8XsiAQolRdokekNNnYZ5q9WUmhYUFHQMdDOoLPSXl+18sAglREOj2
mJrcOZNDTPoiBBKrneuI5F+TCeCOyi9gJi3OrCFQlmDPfMkWnFSc2m6gimG8xnGALFSMuyh9/mQT
fAehPZ+0LhGcHq/Hojuy7dtSKNVHsyCGpYwpE7LyISt9bUI0EMl7Fv3556cjNE+x8E4JqM+0bpUv
MuozE/pD1OnpiWVhWw3qNJRPbH9UwvCMYoCi5mur3HB7lm4AOhxNfGIdRr4fTMK7bACQQQqmz87L
SxzAxB/Jxs5qNjV7ZO8rC65y1c1f2EXh8++n00qmRVXGeWpibFTZpotvVd9IWnji45yVQXKWhi1x
T0xfQ1K3pUIalYTdVOe1x/Xbz0E42GBjkkTRsCI/5nhaGjpiEGqi5+JdhLUzuPJUoB/4+lvpm+cB
Q82ZfpY3aF/laZw2b52Hs9/5tLTTAamfuCCSZ29iOyRsNBIk11CV8F5NkX458UbMkczYC2ZPS/W1
KzZiaScBlBKvO/8AlZybF775ORhy4b8DuBirq5b3Ab6Or1PhZ4LwI73dfZziSunnvPkII6aWuOlm
8pZfBENFzW4adssiNab8VVRKf3qf4Iyovpa3fwIl4O2PbXYvLVq0ILC6zQ+4lmR0CZ2Fd5ATv9Hb
blhSgGhlWSOx3kyOgI3CgE7M8agD/RN43b1LPaCv26lvNaP6G+7JXtR9EO5wsVYc/2Hb//RNuh2l
PDckiJJdFPQpobup9jfk/FGUepo6RtgnXLDUei8g2yggqQasRbp8G+Uw1G76seJX8P3i/CeVZvdR
VFAna6IbwM3DZXfm8hFpICARgFB8YrZkfSxT71MyCtqrh+ij6TXtDrmil5eov8fOpOpgsOKXt7gS
Hcx3b23cOkugRrpYJTF1726EkeKBOrOyoRltzXwvNr7/wVQgvBzXZFzUAgij6Xs1OJ2iGcJskqBy
Cip0Ey3jg9jXAU02WSgAlLMrrpLVpGDHECqk17HvilOSRqZa31W47b2VXiXTbhuxCQYkqf7V4Cxg
L+ihKYSziD4D8HttFO7Ubo4rhEahFes5X/axzfSWNqvl13kzETABcCWXjSGXmr3WK9X3l5P80TTg
VAF8UrndQ5q98IEi2it8zqHLxzk1AcND2WKHj8BjeXAaRTAOmtZEbRi8jX27uLfqsbWWgfT7Zd/J
8dwdj1CiSNO6v01d+kXwmMfrSEKALht6NaebksJBfGOdwbAe9YtLFbF5z2Z8L8CzEZj8QDBYUULK
Jjrp/OuXyjRbUylYWkt5TzErxS2lxZ6QIoeN2vx23G/c1wsX62KbRVWMrXknQsaD/9Xc0ILESf49
4ua3tvVDBoQ+Bd+tjjloBHyT853+K/eUcT22toEe2oNHRBsvfQeVQII8XyjZLrOxLFj7uEhejyMH
oORL3/6GMqRKXARD0Pm5ge+wFzBxNTHeGzND/hCe+Oetnvdl0tzN/xvR7iti6MjpKngQKhdyEByU
s8IyjCVVAEmyhhXx3DPiJ8MfcpmYbxrMnL2IYNVSXlRNQeNytChCb9OM/H+nwUKC6+43sk0MMYQT
1I0KLCwr/pkbVE58Wd48n7ZE434XxJr1Hb7ZY54d0SzFQvzTpX/phndpTSqoV6NVE2usANTH6QzE
go4r7JtfM7lvm0KHWeik+RFTc9PC/mANzPkXpLIZkWIM/yRswE5P6YfhVvg14LdmPeShGaz4c3DH
NXf51loxQSxsHRPp56NX1JPjjb4HkZH6q77cPrG0o/eRID3bCQbNTX9j0OsTCNkQLdC4iQuY5HCf
EQ24tP7R9hdnCYxkaeGloPLuUGpsa2mYg3fvk9LYQZUI39ANEI7dgT7BBHsCVyRvQxKQYmW1/LDA
9/EW8vMbfe1YwcyI2M+t31MqMCcJeX7U7lA6xdfnEDiG8EGvh1+Dlq4fI7UbC3eK1jDd4gEzFMhu
EhFmsP68mu9J7HLNA/i5mdhPHKJxbsRhC2YVVR9KiKwnCTqQM+9Eai5WlDCCA+ZDvMiGwDW76GRC
zNk3U+CR2JSgdwqyfBz+Xi2UCRMG4ePjjC/P/vEHaTfsBPPjbFQvNEZHmXPGyYS96/qboJfTpTmg
zMU5c7TdKzMxBa9FmkKvKPGqah5goABObTnYRo4O6iPODS3BHUpNPw9sO4kitaTGG/aj/MRS09OZ
qxJkDiBCE9c5u8K8bhzpPQwLoZsQ2MkhlIYq7DC/dqmQVYvabC5dfeKB3yJfHkFP90NKPHEtYgTF
2a15zus6FT/dLEFerIB2eI0PfpCzvt0XMvjLsCtS3bUqTxJcbMlhKXnjTXexz4vcSwUhj6QVlA9b
yoc3mXTQApH1y0Pa5lMskOt3vX+wouFeznz7BTMn7zrG3hjvZ3/5nnuX6DRYlUQwKFsbY5X6Huqh
BtlYXRQ1oIUInyp6YjcIPBB0n6z+AWQR2hkyebNDS6aFNaFWCpbS/jFSqoSfPb3c8b1k7oSL7xbY
Y9/7sB5haKO1YouXCCCEoJ4dr+GJ6XvixyBjumhKi4Ut6uGbhern8ZT2S7ga6TAOosQP86xYv0Hj
z11A+58PnOmY0K0eBN/cgNvzf81q51F9mVJ0zx7ZJXtBLQVnHnIXDLBKn4OKb0VyHALjtlXH5I2w
dL47L1Vo25kMEUh8+W8llrRskugCfGZy9DAeDirX0VQZjLw3scJkOgGIjnUWL4rGlpjPsg0u29V0
J/aDMSoFBzIOYM+53OiO40vmAMTgcyytGU0g4KQcM+hl5CNtlki1CvNZTqWv9tBhVteSISXUGWgb
FT1/7juTyzT5JLiOB0+mmptkMj0i6qfq53Hey/TEZBaf1O1Pfqp2+UhHyJ++xZ2MVwjQ3e0v+EU9
cupZF3pMHA+CVgp4GkjdOLAqcDETuuZ2/U1x12FxuprV6HGGG0+007G9rikJXcqu+OL5f/bcos16
7s/P0isyJWeq8prUhrFacmVIEOCbn96h9hAfprQvJ4F2nGjS3meMA71lgdwTNWmcJTf/uh09wLsb
sIEr+bNiwjnUbd7Tl6Z9y4eLUeNUIVsnTHd0H0+WJCkCFS6tPSqx+6sVVn3Uglj8TzB/DwBTkGfE
o+CODS9qEF/mT/g2/rBEP9DetwOUN/7S4lkE8hnfFzo8lZOx96NGfh4NQquThfyAAXuh/U6p2xVT
EM++lCv/xx9fmGf/DuPuEW8fWqgRnVftuUJ5B1SvfrgTJ+yvG3PjS8RMgFRdqho/5XaAnNvGMyKx
d7C2NvMuOkQj5ArVGbtHjVjCs7kkYZZ+v5KYz2yJ5kpm3imzYqTzFK6aIun5xmpK1S8sxOx9ShXX
h2AMqb9hkPgWfEohvpZEMVmzCLvGy2QVEjIkl30GxaqDuohuO9AQnp/RAkVSndBwO6qCczzhmEpe
JoimZKDWrDzqNXHO5koL/7Yo1DXtkXKZ/3a+omGNf3/knqsfQ2eidsyy/b0FXGtVMnK+Pc1a5kvd
9Ryx7gLt7AbQctugsOc3NuP04AR6RsdQKRnjUvzcCsrw1Lo/W6xZWcRVoK+QZkApR2q0GXSLY9g6
bUS1Q/nhzH4Blckpx6PMSPumJpAtAKXF5RIGz/Kau5e92Pfc6x0d28ziRJjGolbawehan32lt6ZJ
7EBCYcKfppM3uacOew/abYSNwBP2f1M7PxolTnW+1+IZeiEvgMhV7yEz5cXXiIZXwVaXNCihvBJG
xtlKm3CFEDmUT70HuXkCknDOyOfRbtYjxLEdf3TEK8GmlmhmudMpq4RcDiGKOH+h737sLfbmlzS2
FeCCkjCja1uKKdbcRKW5LQ2ypEhdn9TkX6S4LnCYVStH5naZ2nYyKu3EvU+oCKnvfk40c7dK8Aam
rr7jtpZt3S9vJ0dBmDzvd5wYJ31SCb2J1ha/esM3U3oQOylIMuFcXaOFCicMxOcuOPV/JxFLJYA7
ensDPs+RcYLbjcLtNeDOaDS5gFLwjVY7DG1d9OvFk0GPNWxXk1F4JV3JC/sXTox/t9qEtNkPfL8z
wamrn88rfGdBoRNuNtp+8B1Vyw2qUAOAxBmrX3QU/odwr96oW+zTb9SQ1fRT1CVxYjPA4kb/57G0
dbA6sg0yMt3zPT/UJ596U2RkDKOorEG9762WuMwoesX3z+sj24fVLdMQCoBVFbeHunHO9l78PBjQ
NAiZDexL3FZfcwY5i2lRqsj331JaaYLmOoD3pI+aN9+5R/llMlNIToq3ag2vJDrgVOaifSaGgwht
iI8PSf2v/UetglveogGnSfCJd40qJ00tytbGg7kkA6+oDgWWh31deyp/ZyEWnKho29GZp7gCCndr
j9YnRq9LshASjSR3FCeZ2woQUWIajmoGSxlmUJliRhJ9QNm9I9rNpNVXj9ARk/O4uQzIrRQCu+l3
A1g2tEhGOYCzl8x0tSQjkaXaXm0L43q5KmZ0GC+hQWLs84VXWrkCPX7GqJgc4E1X/YamhUX0RIu2
8WPWYlg9mXXOo7jGS2WbZg7QN69scSuLh2NA5o99kWmc841p5yDM8+DJVDJXlNaVMkZAgnaYktZL
PxSsYxL81LdU8bhHcM8WejUXq21gRdzJXHEcG27XSp7WF5d9jcpPXzuHHiFtcVFOPsDu3Aji+Lkb
LwhqPzAtrmd7ZKB+XtK+soSMPtJl8eyCEkwIQH7CTOQ8NATYI1L55/yvBUdflDvvHWUGKHAt8g8+
JSdXRwhcCoKcrfP3IfpzE1/uLtBSaQWA6tB+S4c6sPJGZZhRGiwUDHW7FXR7p2hvkX1ncx3JVwvo
kSISdLNS4sKrMNZ8yqK0cmczPkgo2uD5/Jrha66g6wT64xLuEEHfCXSqQcgt754pTIiPNN702v6v
BVrdv9y8SAe6nD5e4ALRYwbCe5aNUqbRpi7l1qOA1uhNTqLGcTb06RXsHnDXkQnMJ1rIsCk9bF0C
//nAaJW4I7YA/F6eWUSxjkOS4Ey1uoXcHnPBeGhI1i8ZIBpK/wSoxgElw0KJyfFyXoCIrFzrb2Kr
2jqlL/PLA5hvydXNcRBKZFEBd69yz0Pa5O+MA6aIGR89PnCRYbxo1oM9fhRO6u446DnMdMDVccXM
UGVzJNrtz1ybKJN6gC05VX655lWivGIktTCJilgGWcHWmsio4w8ofPkexz7cbWMG/ofl7A6wIdK3
KFxFj1yrCxmEokZHse6hE4x/7W1KR37lsYRN+YisD3MydD/hlx5hGxAntv0YR6eMCREtjewFqRYL
YYALmaa+QOu/iXrYtoNb6vb0XHESIAuINduyDW7RPB+QGFiP4kfUh1OtD9Am+uw+ig6WQS5nnIMw
e0uNXn3do0ZuqFKPi/jwPc0j9yf2vlLCYMUovsbyIhBe2ZjobHCaHuLXomdytjLfo9/NsBurmnGY
HRUj4raOMmLQL8P7fuUHdijWo6oFPKADErb6ZUPqgVJ/Agb3j3yHrw+r5pyw7u5Fvv+C5q+fi6bf
jSxcKwxgai/dPrs94x1ZJzLr5itEd52bZFV8NGGJrbZkCaHGdbwQkDBR9b3bF9//xwagxw6ttdhL
Hk0HSBF39WUgH6nFXl656EqzytiwFeuyM1tyuwwMB+h8jZBKbF+vEd1/070srqrmx+dYWy7Oxt/s
N7taKMM8e6IeGkSxK+sTryWfK8Pup5xOvFa4pugHUbu8JIle7vhvod3Dfl6Qn8/a45l86omkpBjk
YSz4MEas6kRnT6eMX/pB35M/WUXeFojBJWZw0vY1mq73KIXT+5Id9bLhu9FSM9KGOv/e4yuqAF4a
uRaP/jbCHuyItJw8NxYim8jF4tKhbIQml+j0wTx2mjVOuA9EFjEEXLa4QppQV75qLKZ5neRVfnT3
L6WNGYhwWoisEWHZPITDybCFfhP5qPmyfQjaUX+gyIyWC9sCl5PQUD5gVRIhH3f8IfiIFYX5Z+5B
ZydjhFkF6aPFRkoFRGP++SnE9sjTz6ZG76UKYIAyX7316269eU+2YnaAEMufJtnTl2k0EH7KqduD
LQ0z+DUTLXm3MXsvtBo5OlCSbx/qh21bF5rYr7Or9A6I6N5pH/BVLynUTr5cH1nU/SzZWacYov5H
PAL9z75Jc1wqmdkl4wicSlXBNZ+UpK5EVSfN9IdqlAuVSa693sm59CA9lmz7tx+zWJS5actQfuYA
tGws983vy979PD6CzMijrAc6Ot+dBbL9umvYJCLq5h+DSrD9zTP60YzN4hx1N6GxYtCFRy6eTl2I
jH9HDOgD3i5r4i8Eqk+uEOViXucaUkcrWaqLXdgsCeNN19jb0WvzJid/eoHOvY7xV8oWkYN4KN8U
r8PCIL1DqB8PN3owi1Ryb1UhEAJf5kYZ36KTZP94jIBt0eNWjh1Vg/tiKI3vXByihXI13FCZvjJK
IELsFYNpSuDhsDckbosxN2+Nc+nvvfW1o3YEXHcE+uEX/qTcYUeSWFqY5ejzmb9Gkn1paccIFtjt
H9GhopbES0GL7ZLXcenKl74XFyiJHG95+gu1LV6QRG3Rw1B89YnIDx5hnQc+irArJbSMcBUumIgW
ddTzdDBMl7cxPqFK9XQZwqzECZVhTzkDluebdIEiiESime83bc5qZkybgxKu4IBGqp/4hg/krb+E
umupStfruuuSf3JQOrq1V1uY0sC//OSEQ88ysnrRXXUXXgUIUbXERSh4smufTjXjaXD6B6CKb8iB
FjRJHuFpS1JkvmNKwosOIPwQ4lQuudK/DZhKEC+HEpHGSwTxutSqQLikjnIJVsm9spiycgwQRRJp
vqyztMGtVT3oViyigh76r4EuHYyS2vIbFYoVaCa7XDXDNmsH8RmWIW0LANzxNZHMxme3xygBunNA
Exwlc1ri7ZlCuOKSIeXLnFJRim1F9RCzHqQ9RUmKFsOz5dJdoXHTldsHcCehbvfxNtHOMXuV0Isz
5mleIT96a8fnkwVxUnspQk/TiR+yqhmKb59bsf8cGLlTtTElCssR0HmOInMApXLgdCsIA5CeNLJm
mdIReFHHtSlR/os7k8VTVVIqZgRXnTTi+TVxZ2NMWNHd7CUjaGTdj1Wf+Cve9z6VgXalpMh0Xqe3
Rhp6zD64btdeUJMvi8Rof3pAOlx+Gwv9P3lIAys3H1q5JqvWC8wRculf9A8jdOB79LB/jkZ5j/xe
nOeZXHN1/5mAQrU5FSsf6MPileaLm+9DHBYcGeybOHGqVL8zPiH4hQiSTfXZNXkXnQ6958UkfeKU
sYdbtgsk10JMfmlHsC9VXjv2qc2JkOB8taOF/VQwYdJlUEx/Driihdbt6PyumaGhFk/65LWYUzlI
afPKL/XZnyCpJ/9V/RnJkk6aw9Oi7ozolNFWc40E0Z2JjwhjkZS7jTBDpqoDwyu/4WVu53wyVO9w
cOcwCMpjq0w9WEnYLUJWEJ48dhnmtX0mHTWRfsXck2uLqH24Y8ZRs4i0KSePuY6SSeLIjxZLO9KC
pcfSYSBx6z6Oan2xmGJ3q3a36rAVYujX5sYKBjQqM0HVBSDt6n6fj/oaTrIq2v8GwZv+XOnkRIFf
nlZEEnys/kDacg5m2lJr6OGpdPjwwdXKN805yJwz6F8D/mEMxI0IkPdXEv62f/8l3af25n4bebdp
a0ZoMnm5T4Eo+jiuM4/oYlVdjNRfez7ph+fZjqTNQ1W2wrIgV139lINN1dUmt24VODfyWGIXaw4m
ctaqUL+ybwQeUfcK7RwGQkGpbaNoVDvRiYHiXghHgiJUIuIRF0yXfduTyMITEKFfKE+VCx0jq3S6
xl+gs96XN0wIav6/RI4NmPbspYdkpHwZnEx7N06dVAPJ5M6yDmpoeo+LAQN/kYzain/aubO7pfjo
a0oYPbQkaM6york1TSNOHrpDcfU/9C2EuV8VCMgTtstBjG4yWfj4UqZHYvxVmK7HNJAimk0hVkB4
KTy05+03pf88vThZCNnwpW970UvybzjP5cYhWn/yQvRjLbi2Jo54OEQNXzMzn457EtJHHN5zXcls
k3+OKMBpmEDYS/Xdv4OVMgRIOLQ1Xeos9yy/KMaJqU5S2Ttaom27IltPbaiZ4AGaHUWtzMZWbM4B
jp7m8jKcTC4MGUfWklyPYKJLJ7hnxxOl2Ir3XQAQmzDHOsAGRVhJVBQz/sjuDgvWmF9Gjqo+l9of
lFLfWhFIwLxLFvtfW/ikLrx2VRNSRjJIXIWze3GQ7BLqmWQMpKt/jNzqPGH8tHGtQR2XEEbfn1Lp
23bcYIROKVd0jeqv2MrVlkhOiUfGst/r44xS36SkhBFwyMz9qwfsSJPWcvbjeZ2/EaC/g8n94mL4
561QaobTGkX1v9Kv+gsLDCt8EnVcEudHG53trBbrPza8Ozm2pbO61LvVIEHj6vyg7xfChfeL1inz
80o8ZcF0Is3N4CTKcNURFN86PlUmFS6RjgD/F22q5tJ+gulVMhhFPf95To0el1jrZxqBUAYAHczS
v4lwdi5tUn3yZygE7QtA+dfZPJgT15xnaHfGVJFAgCDoAhpzZ3PgfQTPyaKW6r0f5Q4mwpXc+6ux
nLkdoesNOt7Yzk3z/0HOh/1KZDAytoPreMnnUn5JBLw3rigHPcJ+D7uQkYJyHiEJI+9sYnjtnrgi
68VuiVC9F4Xz5FwBJ+KlISIIHTvsQNuLofYHSPEEJV20kpJx/11FnsT5eaAfPKQH/OXtaHaklpU2
Zv+x3vrpIwRxHzgA1FZ7U+U1egYpFSL3JfeJvojxWwKXUriJkGEy1JT/rXa0uHWHG1kXaCN7T0RH
m52bDPFDIpjKxSDAP/uXe4g/YuS50smRsMC2abCD1wpgYUplU1Uvhwc1OQZoW2+I0Eh1k55DsC+6
ZFpYUCJPMoT5dO6kbEq2TynZAUtv7a8OmgaCQ1iPwQKAf7dv0WVPaJUn4vIx/z/d8BVgEwfE0AE0
NSXHIBVuTtEhjoBc+HOVOOfnN953eWJOFIvzFQfFBYlxp0F0FwWrmlxYH4H2OtK4BxTqZr9RlO01
/b1b6Bvw4wyURIgxOd5qHbaJWuOCqBr8XN3XEf6V+/HlBbSSvJ2M8zU/Trb8DgWDf44xSauWEOwr
nkkmHANUenBEkLXzPSPtkv2hs9obn6o6OUs+AzdhGqN7y7mqjX2+/hqcaoFeOBXU3QSG01v9znFU
XgaZHlvEe3lnUIz2TkdxyZiv9ZkDQXC5cCOO6Tk2xDM2SKdFFc7MZcY1gMDPMvX5Fk33K+oaJP4p
Dq0kBo/SSWT2NuRoXkutpYKAnKFc7u3dRi0aGy4GWRJCjAY9XbsN3aKUb4hDSVzVsUi1wY83oSGQ
NK+Ns5njYT0/GWug+WzCKyXd/oloPabI4TXC6PyyMsyPHH3eZPpQMto9YnUUNndK48wwyPaUhwA2
VnHl6plgIv9lH7mbcRrI/E/U1D/MaMDFK2SpmMQW5S1KSh/Yq0oqVxTVM1VhxVhbDuE+eO1JpTVB
YbuIDfHM26WWsTJ5y72k5coAzYLGindgyqspIi0qmgHE/lDjG+M9PhykdiGtPInry9DBFy8ZwpLi
6iZvfCRlxkkkgSNF43LNx3CyuzYt/gjTSKf5fwoxd72Pc2RN2PWRK6kiVQh0n2ZxUGcu0elSACMP
z5CC7y2K6kDWEv/Tek41eX+YggQ9AAcYMU3w5liNJGZuNyZNWb76fj2vaRJWm3M8Nw8O3yfbAiei
dPc3R2UEH18zYR7hRCZIxBB5e8YB+DFxpDzM18uGAeOKw+cFV+Zl25fyIrzMIJjS8wRR5BkiqQKr
hyg6WwXAQo1hoPloqdxq61laQm9aWyom8Vvq2a/q5sQhvgrnXuwcHLpQgTZ9PEn010xeTj1ej1GH
ldBLftUa7fvpMg5mZyoJ1L5KNtPEf7b97OBW/zK2QGDRgG6/gG9+cA8eoERC8ODiBm7a232ykkSK
To7TldDhLyJrpTtohbCcLikl0/7U08hIcJ6unNoMIEasZ/m7NKJP2jXJmWLAUMISsankef2vRJbp
UICZuKcAkyvJCyIIvWfkEQaAPTc6GmI93woPYHvkF3bncb7nSSJ7D8nvgT1Fb2XVyZCvUCK7+7ks
KRKVQJTSrXvZHf9ENuimeEUbpj3p5sqXJfujGtQ+gPWX+EnB+jibrgt8wekyctIVCCBYvaytZCNV
OpJEHuDz6phS2gXhLURTRLtl7ofwwscQbsrj1+SRejOyo8Y9fMZnChYG+VsrjOUcGZ620HVpdtv+
AtDHML88tM9N1JnZlLc5v7OEMcNI0DQ73Sp9xao7U4S1mRFV8Dx/TyEDUJUGhM7lnKuBMiC1EufD
+0xZ4/Znirohy/hb/gpyngqgMm1qR4GyB2y+SoqvmzjzQ5jHsm83tMNYRkNpzscC7bmiQpriRWjY
8EuoWAPzChrB7iQmUN9u0KHwqaj7/B9frCI18mxWO7G24T+ULCeOvNlgrLzpQnehnYg/p6a6cPyf
Lw0C/jZYEJNk+ouFtEeokyIGM2uxt3P6ls3uC7iby0pzwjxRnrIZ+uwVpzb2svYgtAuCUjcGJxVS
It0pE4dTVMAJkpkuidX2UTem3c+g0cDnXHwiV5U7Ckw+Sq+Z0F94yZ3XrF4fqJNEUO49Bz3bAKN2
nidpwWwHM26tffUzspraWqdW7wlUvaD9GiS52nS71/6v9SX00UvUbxl/NW7apvKc/IBi9RhlSEdt
rsw0ZsXu29PxaQPoscUZaS2yt61JXcdHzqWRB5//5ZzPfHCteujlsAElzeslrN3iqE/9UxbhagwL
K8RusaQ28ka4aEmVX1xsG+Y1kke1+hcNiOcDFhqnWndL1JDnjMl0UJOHDyLaZDhD/3PskjeYe9tD
NN9QuJ/HP2k/zYyQh3U1Qjq/lfBk0DkolYE0k93StwXD7Kty6roUlAiTbdt3X8fnG6/QAmeAun7r
x3Th+dC6Zu2U/uOSSXfFnaoxKfP0kvJ3+V85idTSC/sPlV5UqMXhL+kT9xuHp7LeR7fawO9XTZCE
BbkNR5+zqwlchEPo13swF/weg2/Cp2wg7Ng7L4lLP51kumSVCM52D70JnfKNs3vHFO5Jd8tk/bb0
Nm3j+vaS9MG67yMh+nVJSfK5fWENqifFg/g2/OII5oPDRyOzuCHnHkJl3AFWmcCXszP2/FAnkNb5
p25i4/Jv/IqWX3hf730z6Xd3i1Ob6kIL7UfGaUJ+0/cOHHkYIHQaKNOAzGe41pbPuq4xNG+TOEjH
f65oL4boppbcX9BYKyaSjyiEhHzbmWJ93QVlaOpvq771Hru1aLnaP8HOxGhviXcnMGWN01ncmWjb
nHKkNboqz659EZJ0PrgVDlCsaROfo5WmQVtqvrBqbr0N2FNHzA5Uj+3R4Jz+Dg+B2veQE5XoFhDF
SkDs2TIL8JCXhFd7Jhj6hP4XpJJDnxJvTApWW+/pbYIEZq2KWxzf1hgapggjZzL9RHMzCS1I7r9K
vzxzvkBfB4w+rPy1g4FAmQQBpWs18Oejjl6we5j6OxU+3F2ThIjzmV6WfIGoXMWqEkAVVXR6p52P
3L0qaRZ8n7UNWF3Yn6JnOMLy9Zdmibg8ahf9oWiMZSkHBKbPKlXHpTSjfrf6VeNGqDGgrX8ULA6V
0FLKxeUsnuQK+673yA+J7897IvAAtG0YafoQdcK233094kXexXZi8HmbKRxcfHLuPIdNOPDmGuJS
+wc6yfrgOlBobgYiE5aIv1RjzQIRVg63/TMgAmiy9txEtezysnLXR5b5NyxaARGxOCezQkD286eG
CPlAuZ6F2Co9UIcB+4QU8SlA8DmLGvHanV4DKwJZyhf5dKfvW/Uen4i/x0cXj0A/sH+Oete6esw9
9KrryT3JN0JSEBlIRXYNLPupnLy1BTR5cJXhCl3Zd+y5LjDf4w9tN9R6Mk1FfmVTAF2cc6AglO0D
34lysL8wDdmCQ7M0SM5Ufy83OVSmL5x7kF6ixw+14leHiZecwVVQ0zS4n7nAM3eHxH+QHHIQqYHT
jFIxnGwo0xVz3zNCZwxYH5apEKz6oauW13ay/j9oA6kcJ4MOW/YUfC/hEfNvc5xeMXZUoOYpx2zx
Nw12R8cohgtAs+RxeIeAbj4/Kh5qeHoZ7DAaVw3OXoImbge1A0MTOm6RIA0wAgesqKGmJasl7z4A
ndT1m0LIjQRvGRXt/8X2wWA1wC7xrmYv47r5qvIMDltLI6xUz8EvHsOXT2mpeFKinySW476eALIx
JDzI8YD7ZfhF1dL6aat4d6b9uAHgx7u/Z8zBYZF7bBAAobHzQ+3lTm/B8qH9AZH9hhkLbf3EIamF
2v3dFRsvFMvb2hcUcu87NGvJ1NJXcJstNH40gywP/7pDlAn/GMRn6aCnjUmsa4HG5neDTJgz6tuQ
NRtUkAb/zvyxtHZ2aFPLQLXY8+eKMwvEbLyeXhiN1kal3OQHrC4cG+raqLxqmiMjv3ejLKQMiuwK
/QYbFOuyLc60IO9ApV7VsstGXpodTTE/7dH0mWxH+brcmcsb3eMzrkqvUPGZdKGbbykne+riAR7a
cPjR+j/bY3J7arfbugUwB7LmHvBcOABOShax0FZme2v09uqWA/UNIfOVG2VpPmShGKnUUuZmuIbn
ZzYx5Y7lQW355NSXP3P+L7U5OSlY3fR31TNkY0mcXZJd3Vn+gJKKTd8ETfRi4cUm/uOgC/4lhsDe
hHoazyH+Pr9471myr3kZOR6dFLznzqufCsc6Stt1wh+3GFxvxddD7ckmscruW60eNm9SQN4vRy5L
R9NwM48BGQTY/+oMx2tgxudnSrk/oyOd8M85PrSWNqcA9NGvw7CfVGK4Aj31Log9ovJgqa0x+IuQ
gzjWnjBdAcVwd0lELK9r7dTs68jPVO+OIr7Z1SnbtUzXIr4ykXLqlG0w9ZZ7m6xxEOsoqEtp9Jm3
szhg8Wrglfplcy1hlOJ56A63lxpvFTm3+boFxcKIdfo2n4zi7qogKYd//7GN4nJsXx5kmiRwnYLj
zSjjOalhmLUTOM3Pz3J/9jjYyS+4FRdI0S3g/Sva0KbVfEeI4bohgZ2J21tV1sqmoo8COsbF29Le
rn5LmicbsfnxmJBoSOluVtJ4GxiI3nvtVC7M02Jd8H8ybSpAE1ynW5lXbymeENDPSgx+HeutFdC3
XP23RwQAGVrgPjy2fWoSfPHxJp8Ewdgliv9rhL5giT4W+87b2WJxgh2+UIdolkfU5GoFrD2jbUk4
uEH1xNRa0brWrgrHJMaRc8nq4kHtKScGIB6sC2o/lYjJndOflt+c7jqH0yhxCnrQGLg5nltDZR1x
yKLqP02YgNMX25wBO6j21IYb++joBsxnGW6T6PVzAWwqKkaHWfytRi8dfokWy8fRSr4vtawQidkq
bPYtidY1rhYc3PoFOwVo8JcpdB58seO71f5rzrFKGX4hR6oqX+DfdQFlUKoBz0dSC6JfCQTF8m8g
a4u0vf7f0UzLSxASsfVkiHw1A/2AzO06aXljC58eL6fXMWwtwT3+5GXJmo2LoUXoogXYP876Parw
QQx/HC5SLLFeekYVEFno1ZDLjZhbRrLrb/I24c6zmVdo4DrsKQ8IoVSBpx0GfbgRXIj7qsXB0p4A
bhn2gdYHjm/sMr+WJiWe5onFTRIrlw4QyCrnGTH6OxYQ7yw9A1ArKxQuya8cdCrIE5DJ5pkz9KFS
doj419dePzXdDtxvlohAQuZpDTYC7b6jyoR48I7d28cdvJk32A8CHU4CfgJon7bjHo3N2pY7OuWC
N9iZfAfEvmEigtNtO2whfy91mDwpSSHmn7aq8amVsGRcGo5koVy0WZNakAOLFR7RTH2sZOEvec4o
3zwS8LWmG+UuHofhlz7Ic3g9Y5d3sqaK+uZWOo6dn6reTHOnU2qelNLifMNHDmtRwHzHFD+nBvBJ
1o9FP4uHvaYVEtLBEmP8hj6CzOvyHSKQEQewHMSHAvZIDkOQ8u3/lnA3J3lpSCRyE1ta2lvdHOAQ
kzEPXyi2wXiW8Mup5bXdxfls0wmFu9BYn3lFOxU5irmVTe5pb4w3nEOppOET1Mn6P4BdE9FKzgp1
ebYgPSLfzHn70XVXiWhGqCLzMxGx64YCXjE5YrmwySJTh2O/nTpS+TPyGIhbIe9BL/Qg4ffczIpp
67ZdVjgWP65zUpJ2QwvLMfttCojFFF8rHsjaSdQHpY1Ibu1oAJh9okaXK6whqS2k/JQi8j6Bag2x
IVDD9awmkPgylGNXkvpVFO+4oS9SynTfbnR+A5C0/6hHt8YafG801ssWq7mK/KAJ1VGdf/8yn9Dd
qdxXJtQMaJVmrOc9Lx28hP/18svpsqrXR14x/lY0HzzeAmttCbzEH3gf1J3sfx/PtYV74ZC2MYay
/ImRK65dwzXv1qn/bKSKN2ZxQ/xOqfpNyQbNhHQze1ZIWQWvJCMT722fEEvSF7APgKfbuZ8jmPLF
AagrG4n7wZy4GhsU0qKOLzyUk6fCQJDuRf5Z1UnH5rxNuPGnuwMHIpwPt6L0XV3Fc/RoIWo4Dly3
laviw6pYv8mbB7zkFx9dNPodzgfbRPwIplCisOc+vI07VNBtgkOYjbGeQRxmzcOorwZZJNf1MxSc
pO+H5ElJoGCPn8jewTRhXHACgbD3YWfohXr8XyFGakM7SKghzzuPTBUDvfpHJB96sAKDCNUO2PgH
5Cmc+EIPsMyV6z04n/1Qq6WK+UqT8LZtr2frZDOFsOSafr+PM6G9xnt/5qNxdxydkWI8MhLXdsDd
U+PsgsG1ZKf8XcDHPFjHDwsHYFeAsJ14kpBNJiJZ6nz+VH59uLBbl3wbt5Gb5oU7nuDGNMuY7dvx
qubU8G974gTY1rJrae6w6nUf6rBIRcs8GhwwudCP+QDBigBe6cohxXtItWWXNQXfVyeUHNsqTNOp
mIgx9QLvTxjnyOQJCURqlhi+SjocWriM5j/qvWlQdlNOUbYJ3+LmjAOa2FmFvn0yRzWvY5wqQ1oq
iG0YVI3nKN0c5Qil7Jd1lz1G0MalnJqWefggYGeWxR013yoJ/zkD+kUCCrcqf//7XNt0/QiiSlWe
j2bSRIZVFfoy5Az+AFhxLfxcNwcKq/fnBeVurrptRpuMpD+Mo8ursgoIQqh8IUMI/vCsnCGhRJ06
ZlKHz5/OvsJbvMJn6OfTaQpv8UZzccW0FGF28Aavutx4A5kk4w5cS2z1a5Eriq73OfZvq/D49OHT
8cQWaTX0oH621JrVPgVDiAsQRDYA8mKZBmAQLEM8QeK63NPWfJY0axbdGupo5E+1VmU8JkXXxvR5
hRjdBJaIklHBsG0Mz6bYpehLKZYgaGKjvSgYCIV8jADo0f4FlaAsLo91DtDSULTHzHXTIgU8zheX
coX/xhmhT7KUVWTD8eE92fICH/eieXlBjQTaxOL2dwvDxltd+YSonyb+B0+K+Wh53ZW04Z7gdMtZ
93LrFkxHb7+g/s/MNCBF+fTL5Eoj5Ei2Su+UgacDsnz2lwLQ4H4nwqFeBQ1VwpqRuba26RABqZQs
TLqUr1GQT+NJpDjG1SGOzN3ychUtc1r9IKhOQewCBcA0f01siBTmdlQh+YAims5wJKptvUv2FvL6
YwUZNNJvXIaO0o3NmWFHJ5UDwt32XZEK1yW/UHVMywWXHLoYNJNpUgKonNbhdeApkfJOek0un3RJ
KrwLud+5rUVlQK0ZBjZ2CuckrQshMPXViaQbs9tGgW/gRn8NzDZ2JeBD1SpzoHDSKFsNkCr0AvJU
yVii61A4iDoEXU4ZI7mrYzqHA9xlYVKZIfaoogpJ5j5YPWFLBjstFMmySRlBSlZYrM/AQsyWMvJS
OxzOHzG/sAywzDMVF5QvwZVbMV/kXTpeZWz6N+JIKqSy64xZ4X1O+kjAk6hv6r2E02pUEjmf9JVj
DuTyLVsghIeGT+74+89lFVEJESEhlDU/AUP2GLZ/WtN5wCrLGickkh4kgyiQQeFNJynnODtSgcwS
J3OOc4pBsPLwl6sOgRDB2+tpnl3vXm9jvECbNGJuXsay+SH3OQW4WxjTJg1q1uVMaLUYTJtimcmn
7iV87zwKfAn6IePIL/l2gYJbuNb3piuCaJllsBAn5vydPM68rX9x5J2LREq3W+5g/THEWsOgOkNS
7rJQL91P9Fzayp0/XmFH//V0zycJ7HV+Q2wKp4A1EGagf90Ea3mVusxfUBEvYySJh/iN6I7O2AbX
pe96b79gp6ZdCro24A9G0xt1vkRFgIa8YPnwYo9ABgtgHnWXqhkUjRNbkl0sB4oUrJ3Xy3nt51hJ
mCXN3DdVGcYHe95YxW0rVb7AbVY7xOPabQMc7EnFa/o6bs5lBUr/8uZ4MR3G/ClMkcAI0MKGjgyp
LPvfuFlC+b0T+jZTdCpqmVKAQNyIW4gM1M+82CHalp9hei4W+sS6ir9vU3vhQ/wScICK+KE3lVpo
9yjIRW997wE05XY9SEz4+jx9B3+UGiJrj6TVn6gjWMHU4z88AtLuZvOlahhMgaEDMKfOuPqfrBiI
PKmMaFav2vyTTi3uODN6sDx6bRKPNKWImDyoQ4XaXaZH+yUOMziulYSoH4fIiR1UOqoKzShGpQd7
bcLxa7gyPOi1gno2T0a9pFTSD8MzPS/eJTMQcAJc1xtq/cKQFEN/SxCiw38ab0BtAHl6tL57EvTT
4OD73aTyQ0FXQsRzhePo8gw3rvr36rxTPRt2AL1Y1ozPQ/oqzl12mCuVzD9f83IXPHuFQLxapQAX
UwSZ7L/9yisKwfM7ZHtt74sPCX01P8hfCmk96zG8EZCQ615jpVTJ8UL/N6+2Hm8fCfsQM8PJrp07
w0AeoDwiMuUuKbOvOlujDepqA64UE0AD2RaWzfTnmZyKRYf2TIeZk0gBwrsfL+UWcWd+G2SFlaXt
P9Gx8S8GQpLs2HTVapNrAS9nAStHnyrl9WmaPwhx2UM9pjlOcEy+4X2JrRP8AAD+ogYZeTTEUKJc
zDaL4440CGJAk4K0PL6Uqfe1gEu+rI6HDQ1EpEjBTBkE5SpMa7eeAsh2c/qnguG/s9K3YX6C0RU5
QG08EJ4cBcgXVW7TlYVTbay/VHwgqMNWsANtobLncKEJ/MhXB2TbE+MWq/Mv5UsZRE7BfiFBK2R9
Vl0rSkoIbSQIYveZBvHW/v1wNGqb/gLbGYlaOD/IwT/RI25T022BQGQqXmyapNMntMb83ILTxeRV
nbS64t0ixoHxS56frviwx2lrfJBrHwsN9aMBpW5MtJdekpQh4G32UOCieHfVKGnlanx3KeLfz9a/
ivj19hxcUCT60RsNbmq8iq2qWSAbAfyIMMd5Nuoz+56Je6ECV5DdLi+fEuBOTphbjx9jHic0Vlrb
DYNk2bkeBhQpYwgYi9fhC56m3u+tKSzy4Tp1sgXt42SAjcpJ8QJba88we30/q7vHtifJKhKnbccW
mU9L8jgPovWD+0WKFOi90SU3EJDR9l9nfCGY1VO592YwmwsFNY6zxIKzV1wqXfcsTMq0wtqYUcQp
7VsOGca44Tep3Cu1iONV3ERunDXMRwNgOAsf6eM9zOgqhnkngFBWd7rx9JvhwoUslRwRR+nzXkEK
bZQsSeId7iV/oAiHXIz1NwQ9Blmb+HMLCJ57Hj11mJwTMfCDN9HwtsS0LwKQqIiP27Va9hJQLGmW
BrycLceyjiwr/+SeFjCCAXwn6y7dVlqaWmuRKqG0y4Ef7XptaDAhxKrr9VTggjSWeDGVnrETklNN
q0lGcLPvcMXzv3JdgHGhWUj1rkwmgD8ysQxmDu8qWGbXKG2EfkmSEXkJOg33Ux+Ua+xtWMxx9ZNS
jSsz6l7M9xocQ8ESaY9kEyHVBxf2Zj1sNpvW9OiWnLMsFLMuvIIHkynsTqYrkj0K+maSS2q1l++N
aBgA51NmweX2sOn0ZUKGWfL8Zl0c7KS80qsCbCk4aT4+OfYttUoe+CH6a0nPiHo+AoxCX6QPoHlW
l8pubuQlTC4VxgZvjwSW5R0DIoOngYzCbYAFET6E/l4L4hAR0LLUqame4NtRBdhhnYfxSrUP+38p
lxz7N35uvY2g2cyg6NDAEHv+6ovWfbwpKPBdgAugfcMYY/Debn9aPYOH5kfXN8MhZ+eD9SUj8Cs5
/hMb9qq3Ij6suS9N3sRQekd+eU0+64mprerKvE9G+rHq2oUw2j36T/9cpoDx5Xo0XvXejCJ8T0wx
iGqqGCU2Nw5fYf44yXVe2AKxIu6Ud/6C9OfeoVewp6JB1vPEoC2Im8AeUxS8drvyz4xyucGtJawJ
xsDPYrvEgdDpIOELVVs5C00rPXf0eqKpxccLl2A8AMBeRm0E1qR0AvEiKu4nsLm6+AQKgxOdiQvX
g/m7XEGytPPzMotJSaHklq9aoXtXZf1G1DsY811c+Pyd53WaBVdbsD/4Si+53gFjun2kHQOp6NvO
6sEWbReMpuuVznFe/0ZNSarsxD0eGJqhxw3uCz9bxgOCC2BXm+WzdyyRY9431idTyLYl69Iy3e9Q
FiU58WRxjEjzQAUN3fGo4CAERw6zhHPiUTKqWrVzwoRgoaJD5+0WZjXq5IKCmVJkq8GP+YerrEq9
+9+N1QtSLIdPPLjlLWii8YwihZEBbQH6oAAR/MeeTSAq9wqCHvBjrF+VsG9IYqfPBeb/5qxHmrkg
ZkkkVy9G4dR8UKdKmwwCfZduBg/quCDRvEKvY0Z1JR/2GkFuipZkbiq4k6Snsp0JefeG2KgyYCq5
EIga4C2DwJ+Qf3O7aQ+L+waUYjZZmLXonlwEAIWTwSpji1eRKbVHEj9Q8XPhV3Hq689EqaU6oKvg
J17ZEZRRmRvtalOUKM/LLX5MMLZPL1MLDFdP4JEZkas6Ip8RbVMJMXM5pcIcdAH57XZIIiCwz8T4
5jEeccUzP8Yf9MHngnNqrwtx3IlPRLAJuOdKCJly2T45dLv17VdppjjQ9caUdWagGjnSOR2H0uyG
Xm54Ur+FQ73XwIu3vjNJkSPjAIMGt+BbTuWSutCfFCmBL7KaMVQjpwOQ6ZyOkQ/ydAVYx8jCA+ZR
hzVMwks0n7In3JTSJEPPuYUoJJ47K2K5SQH0EedGJUWdxLAp8aTTlNi5hp/YTDExF2g8AqpSeJrW
nvWCjqlEtPkdjloOfKADit54D1RdP0tkSillVJNYNzo/r9vWK1Owx34pDqmoKStWsO8oGRhvi+Gx
IOxYmyS3jRSpuTRO0CahY3qTLtSZVngqINsZPYX3GpABgblcrVCi6cmktRZNUrOeM7pF4384fHtZ
it6q+M+sDS1SuBzqe8I5fXmgplo0+JQUmqw6Oe5I76wpN+ENAz+FCukJZNNPpetpMbxWISAvZ0+9
gCGwuK/vzo9wykBU34XQhfzC9vGmDOHjERDYfidcOPEQYJaHsEM6L3lT4mp08E5sLk6nHBKlbK3m
tTScGKgo40cjRir4yWYz+uHHViWROZ2qgEB5YYFP1L7yHbTotReJ2x91qEU/xMVxEMqEb9HyEvsv
KHMbzUiyAil8hdlyzFsCkm7nj0zkmPA+ajOM2ycolcXKRRIxn8FZUNN5SF7NoACi/21nw/Q/YG+T
5Cx6X5T3F3LqtP0wSdywlI5kscjum0C0oPtHyiX0iCZtIku/N3iU2cFfM5ClQ97otGcf23/gXpPu
5PMLLQRwbk1Wa/ZuVtm7Ddpd4Pa/0guD2SZ+z8eyS9tudvM7/UOa8zHE9Azosm40JdEUwtC/P7Yz
iv9/Vki5ZlP+w7/wZsWL6gf86Df4109v7dlXTF10BwikxR4srxr4DlXvqx25UKuHgA2rHzJl+BJO
AOOTyLdxDEuxi6EJjfX/Sry+5kPXT2CIx+lkLWyyno8D1FxhD++zqOUmFtRy3i2Pbz75DwyzuKcW
HC4PSLKDeUrcw2LD/qQcifwN4Ue6jgqiPg3q1i9R+WVUIIFb3Vg4sM/DEqkP3GGiSbFZmLBr8lYr
k5DrQxUFYDRG3LxmYObCR3vzmne1VJZIyDqE4CWnC3dw8PnSSuE8uxJYxzjfO3DGx+mPatqCb0Ks
BJp0DlXYvHFV3ZWQPtKfpiFAU5/xES37IA3Zon3jAyfWOBYDGXSrArExuog3DiLLNNajhRC/tLgL
nq5PqpMNkF1T7ijRMPd6tgC6ecJAEIE5IMDtUwdWdahaDSliZFYvEeCCeIrhdE9i7IjmRLYUCDTC
s6A3NcwRBnD5nZkvNwrYiUOEkPKL0Id+iAiPdfDFTPd4qkMGNiTcqigBBpFbORlnplAJjJhv32KF
LJaO+o+c3m7NO37T8VMRBNKv/B8kP+7FUu0jsL1GcGhVUaPOv/5AuPdDAcumGF5pNv31IPEytE+a
4lFdR6UaNBGSR14+f7JChYUgh3U3bQ+Fxyojgem5SLUQEXkzs1Xagzy3yC+levBSrgJJruFmMH0T
f/aHLjJziyC5mjj1W3+Xkzq8hbUJZJ+AxCccjQTVa2NU4KDxTXU6OPmrMV3823tsDsbEH8GHp1a5
ss4b2CLj0NoALSltYYk2WHUkTmSZ+9+fJyOd/ManC0ZYXJcXm5Fb4elSw9pv5PriwOV8A4k2cX/w
zF8sRVmZAjO/Or6oOKUH1mojhT5udzRprGXxIkmrsg+c0aJKUXWoZqUuMhKNuTxY/pGMF/3GEzep
ql0At9yDxkPUnfHeRheZ9sKZM9BeS14BszruF1X9f5dEl/5tnjOGOMqNQ/+i4yXmkjoG0oxFtJ6a
/Vi4A46qG6ewHP9JrWRZz1jUCilI/DfuzwMQoOTmi2IBb8miIjZdfltohRKWj/hCvhn84S2/0Lan
BLZFQQsq9XOXiw0KPMp3er1V8X/9Sdsh5OVHwUzdBFUSR+khhBq4Ar7FSge2FENSUJNimFc/lNJE
TYOxvQpezXbFlP8NhgCbDtoy3Rv88XozfvZmqaO9DWs6J84HoUPATQytYY/WiuEbUjFl9Yaa8Bse
XpAjbKfptT26J2UUY0UQVOZnlrnGQmXS5rBioMv4terS/UDQTU/aAY3YX4F+Fw9BE97jCfbpzAoR
Yv44Cf5NDh3dPAC9hlvXTEDwTmuvVoYX97mi1jlD1RDIPfa1KUlLAmjgWSMIZKg6Wlsgdx3YIpac
2zCMhBN2U4B8nLm6JxAD8EeAdZqqC0KllA8mouiKNlk04QpKJbTfOzJorVlvaI3DrSMAxl0yiRNd
cam0Twk78Su/rFSdTsMl5j78l4dIPp/Sv/sUZxMQMw1MMv7wfcFa37Psl8ys9SM55vHOPp60iW1N
ebysllTUsd76cVlVFpA7s0Zx9yvBGD5WUzixugp6bfdPcP6/gFWX1KE1gtHIrrojvtypaqUZAg9k
Hhc8Zo8T/HV0zGI71DG7iDuXgWmD8rf3uM99nTZ/b1jB+gEdpporvNl7xRkBWKBVv9GH+eI7i2Zs
FZ8q80kDBTY5hNN7Eg4MKx63YtubYjTHqt93KFVksGJ4Ku+f9wm5xV8ahGvA5yWK+kH+dSRpFswK
wD0A0j2+buL6g8st9vowmJVXzTCj5tBd4xsRD4cMQGQsWr10byBv6STLFFDE8HneKxHs2IJuVuZM
pfwvvH3wCv56x2ECdl/rxmomO9KMkvyR74MP7DH4w4qU/bVyz5OByrubOd53NokR19uXeN38JRQ5
vh94b7YzjDn64GHJPMEGlwVOizy9+ZniIXe3EFwYtmJsPLuG05JeSzhjRfcSGvcmCph3CGv31+BF
uEMJALlDQaR4hJpYdE1DfJY18w1x881Bff2m2xb2vqfrwxU5Q0vrzv41igMywIV+InRDwayP1zu/
xxoyoL0rsfMkeES7pmrE07Ml/Hrcy00kxYP2fOx+xBUSyR6QNiz1eh0atROsYViwG0trs1MIOoQd
ID8bdY6snfTHdwR0WbrhlAQVUSXcjwBs3C89RyncOWbrllAyA5b+gsvBWLiGsbEW9TSKt6MCTq/V
8SmznQaWqAV7RwjZtVy79u5CvsR7UD1Shyya7K8qL+YMnigmERGMy+ZheavyIb5qAAUlpo8pMh+e
qyrv9Fc+fitBSECYrpbD2c2Wvoj7FAlcWmrWTP0Q4/zVkENpXAOF1/VienyBhKJDpAh9FJfxabPB
+8DIA7BRnkkxFFsEgk7hvxgU8nsOYOJBsYQES3DLKKEKU1KkWq20k7a/lmrhUB0gRU05DsD7ERQc
iSx/TRE+J22IUjX4Lwium5vj4XHGybKH7wzZ4FL11gfx6NI2MMEAOEcMSIgFMvGKhQPsTVhWgWPu
eIUpULsZeltif5ehD2Y3EMYOpb9TEjzmiB8iJkDJE70ECpda7+gEtvH5t1eEzAKAAnWN6Q7FcTnz
A2LKLl6Kq3Q2QUxqQYVtenYxiXb6chacXKamPBxHZ2JZLeCDfdv9w7dyveD32eVhoHxUYvwNfUPI
D3mNoXaxjsW7UoupxZ/rYehJPUyFyyL5PMhqYdJYuUh3XQmbvLDuQRzh+2KVApVWXrqT9GnKNgsU
VpsFoCoErFvbskAqNPHViHw6tTNxdmwzqJKBJ+LUL6oGM6K98bel1BXEPGZGX99iGNqCCMP2wygJ
HsnphDdizXctkecETEAtoQDAXXCJ6a/LfdntIDtDehs9Loyxo/2pXsimyCSFz5ozdW40zA7UgHXY
2Ff0FrrNFbV45FdRVZjUEbyL8G8OffYLNLzkF0Lqt1giHQAO6kNa+Q3aX2PkBotdKsVnDGAbSXu8
0w9IZ/dBg0bRKuxSEqv5dYfMRpr4V9zUmwb59sQFPI5tuM8+/W7b7BIPM89vTMyDDCRfgBgkhf0h
Pn89kw+NsKX8T2LIYc0/zAlc+5FqRKcalBy2/qSOSgXcQ1RMWVPLDqrPSCnHvS7g8591rmf78CV9
8gUNQtAu2LxsHvrU6KEmU+bk/hoihi305YPWUzDft40jSUHCo9Ojf0iBEMcvsXtdf/pX1HCtIouL
ymefIG5ujfPdtQQo5rc61q7VOyo9+2lD5xQpZQUdrL4YWLu8mHDYpSa4CwLwUpgGwnquc0DSmM1m
737S606KGUwtFABBbzed0+X3v8aWlWMENN6TwbICiUFnUFFq2S7qzCMDWSgvS8gh0PAV6oYFxHoQ
jUqwNp9WzJk+NfYnrVB+O6vCriM1iWj89BUekplx2XLBI0t97A8U9SaVcCeHvl2jm+NHUsfMASCt
l9+x7mAu8lw3Cvk66FxiWQ3pnx0furU/9z76WpoB9FcFksdgXwMOWXvq9JGbJ4SBSDVSRCN3xM/8
FmTj0TNTnwQxHCN8TqyLs1pPf2d/JO6xJDHu7ya/6+hqvkv6JnTquO45SZKgVdN/bJ9yrDQvlgwa
SjZLT/HqDgjdSXg48mAO5p0TsP34jXlnbQdxpD/jF2J5oX4IFS+vGBiKAodWg9rnDQS62wvOJ6rz
RASG/pnlsZcLINhd7nmi2I6VgqKs3XLycDQGWhKjCqkfZdp2YDXUXV/KausQQ2UpvsWxs2OGkaL0
W8giLrYZ2/yKe+qwDH2aEwvXVZjef3FOUH2YKlUtMJmYNpKXG4o7NxpguzFwMuKrA5oohVZaQI1V
ERYzzz3+7fLu6hY/OrZ85AV7GRZwFslUe/I+CuRFqoK+TM9iQzJ76Im4Z8hdcVTokdeOAC/hGqAF
kOBjw+VdGlvGaCjl3S4IPB46OwyohqPnl/AHETRJFqQiZ6wvF3vcLtep2V+BdsFK4XgwFMk6Y7KD
ikhckjBK4MkYvWL4kUYL3kkg7WOhw5zlDUDYWXI1mxoj15gI0JJwPSfMzdL+TdHyrFEL4CNF0UKw
g3R2lSTt2JLDhh2lV40irK/xsWa9fR5lXawCXyuHbA/onqyVeciEtkndBJJCMBipE4yVynoILW2c
qMk9+mwCLpezDq6KQtUPvT+++v0IP6lpAyx9BIazpgPoQMGjYjClkTffEMTQcUkZCyWX6QKvAFfV
m5CpRd2ltRxXUDY1+MOLW3zbDPLFTcpC19WZB516xOsdfVZ1ZienkP95u0KfNSo8TnqvMUPUpIfG
Q7yALyYnvpBtaSARv3093n84LjBa5sEGtn3j7qLMK8YWJQxbIvP22xfuP1TDR8FJG+3HeyhP8J18
rlwxmrODq6JH+Kvs24rDsPv/MyILKyKxQoDnuu5sgvEfvBAp5GCrhb4fGodt/XCP+S1Jx46pwWDE
0OMjpSCDB7kn4/7i04fpCAMpZTWYOs1IJQY/0HYexKyaArpg6pCNpVdzurJ93UMSAInExg/bnrZG
JRRY8oUSJLTfjhMgXjFTl8Ys3OvxXUq0VXrJOzx7sTVqu9SRX6pqJ0A/6KDnHxyOpKU0k12hWpS5
bqKctoLFt2xDJkjYfZfTncbxGUVvfmY8gpYABdb7zOe/zC/2z1Qsbb0u61flOarcSRfWcyYiFiV5
YzUeEMGQjD93Py29I0LkXX8zPRmQppLDPdAajNUWwUqAQcXTYHE0aoHPz1wuNF91xyW2vs2J3VxH
gWWpsHjoPCTIWMVz5CgouV4rx33wRhICgp67cxr1aYc2ILfR5t5iTYLL19E1eIp7wY4umbbnwv1C
1Lk+uWdmn8EsMBA2UITAM5PtAhbMt+BK/GWN4Yw4xR3Zbr1kLUgbHwTklUK1Jy7srSBtK/g+WDXP
4WtmELOK9cMduUs9a/a+AL7K+qcDnv7GaOkJZiq43rMXApzBLle8narK/UM0mVHBmfonDkLwVQq5
vWQ4QlxNGUNf0lWVrlNoR14YAlCEiuuaDrhY/0+/aRLsSdAFYl3LcGLz7TxyxfT8y1AFq/KD65ic
tcI1LRGoo8KFCvLoJwRgcXS+xC4yqTYjHOOJ17KrcL3yKJ1lA40967GbaEPODjCqbCtYBtgd+vR1
yvL8S2jDKstrYjCJZ4xq7CnTUatfGDfj188tru/46q7n7sLip+JL19j2bU7gP8GCjv/QzZQuvf1T
V6unsN7fMsHAklNVnLPs6SqMPKa+jcOKPFO+59FLp/t+fiPZ387ss/6IuC56X+5b9q80Ogr0LwzG
wfxrVGMDMHdYRRm9PBqRCzN0s2F4wAwkDpvCMvyTG0FqCnaavLIv3p22B+1Qa29R1+9Uvy4xiWhP
Bu1KX3qxFccEt4R12O0vpKSXzJn3Bw2wR9zdbaQ2/AEfJoNTuiUXM+2w3IoPmzpzYmGLLX6dAQeF
WtyaJdEKpxEEOXcs+VJLplUuhh/Kmw+PlBpby0mUSzPP4wTPD06t3tIraqixHlEjJTCyKxPSAArm
yfCtHPQYAEXsxfHnb3i1mjsademD7gVzkkOqLbJgJaL+Y63/9F9+cPL+KlqDRwrcfC3jZQVa81S/
mGeR0eFxMXI2/20KhSZeggPTkDHaXjmLzCbYVcDyKHSP90TogTTsHkuAgXg3FO3CbIQieE3solbL
ye9VgnhQRu9bq8/K5YDlhdNeySi2CF1XqlY+yFb3bKW0G9jJKW3MiaZq4//KTJPstlxqk1Kl7zth
DJFZs8CHh8dtBta0iXEzmNonTsM3wHVdsmHJTzS/dMV8HRtt3bNIDpQxLhelPAMmbIHlV9gUV9bE
Xk2q+0ckx7d94eFBEx2MEMB4DQ2tLkfAtENJ9hJD35Jn9/zSn84AVEroTRCp3tyceiklBghCiWmN
3XryeI69pj25TbaKSVd9SaNptSAiI4Mk92z3FmQt5JUBTIdIlOD67ef8Svi6MLFsBrP8qUUMQ8wK
p4pCXDXic48RpvZIKMLj+/8cuAebDzNnaTMWBit9rs4uhV9cKOp6CZtQ21enuVOfjk15x7Jb+a6V
n61OYPGNkIy2UIQJZY0t6btAbcTWbBYP6qEEV0M9wTIThGP/SqlMgewjxNR7tPbEXaaBoftkMBZj
GeYjttcZYp4Lf5HOXmgKiDf/IJAE8fb5gPAs/0DqTowmVuWNwY8wpxuiYRERtsgOA14qx+kENN/S
Cax3rAP1fmnijD7nqzHirmT/ljf1aaFFM5cIXDzkZlc+WHRTSpzyduWabaAcH9fU+KfzY13k6gAW
LirZz28XRhBsIBWsIQ/Tghg+3pZTq0i5grb3XJ8RhDMPOLRLq4s+qWp6IyA9HgAE3vo7OEmFi0ni
8pVumXI9QnOq9lPUzYKNEEr87gHjv9d7eCehBkebD7h2nziDPlfw83718nczc3x0sq5VkxNOwruh
GSp7d87yz1CeY8wn6lxgPRSHRJuy5jgw+9FpMFsLgJFxN8pw9Xq+1megDqW5ZzCoyka3UoV3BL5o
RqWSSc99ux0XFxmukqZ151lPmloBzd0aiK6obrsU6+WQ5ajyTGA/yhzITc9iE9I6RYV8nILwlKZV
XJffGrLKLKy68yUic1ppQ158/hWgkQ7onCL1FkvVV5MSuyNjfQ4VMQYABs7wJGU8rqt0iPqBdxgE
x+3YOyhg9vHHgQmB5rYD/RW7ol9BaXw3dk+HUjTHk4kp5fQFli4YxEEklHdmlhLrDK8eaW0l2qNa
3g/iwMhksmhDwRJJ9wUBn1NQxGjssjpUHM3djykuzbHcIhglI0TlyQU4m/BoM4LVeh7KiilUFa5l
2KUwzPYRZ7UTlnM+yGSCrCkHaT0CLsvRnfT7mFNQX02bCHFWMEf4+xlHTHfZiSntFYIv8rlp7VFh
Y2Lp5n6YVVVqpX6Mor6KOkhc7v50YzcsVCHDBlspSeEs2OWcJkLHq33aty2epYInoc39wSMKq1YP
5Vkf0zXhyud6dMMwNMh4k72aAoz/bCMk0/pybDQfjTWyqn9owAZhYHXqG0QDpm+r6sgsavqjBsIr
F8wH++lvjC0kRuDYolnWFXWRMALocOaEEi5skOxUSaqirQNG0tg1waeHvpTuTS1b4GlekTd9116M
x5yj9Jmh3nQg30N7tVkKXXH3+gLYs576CjQgFJlPrwHGDsDyNYs50zMifWbGq5oyaUQjl1EMNjfy
8kVq256u44gDTnIwn0A4/SBny9VrYCdIp+GBBZY8XcgRluizce+7314UJsT36WuHt+5HbFyxjn7+
iOpDVbTrmomK7AopCD9WBy1SLt9pd8vlhvhPWvrwRbHo1ZE5hiI/PwIG9FQFVXeydIi88UxZa2sQ
kyI8Q5+mc/3aZocLgwUeNUvpg5n1nRU0VL9NfGW65hFjRhYPTb7a0HBrT09ft3aVl0bh7hbE7NrJ
CeqVPAl7o8NEZGspsrtIGkzxJIUBkuc++jvQlvzBeZDz72HMj6aeMb5l8eWGNVQXpJJZD4eZs56J
6jEwGV1J89NqooYTtT3cyG2kL67bt8TfBMJd9Jij3iSFSFsEWSZ4B2LJmmwCCZLeizokILMucG57
pQiYzbyPWzg19vy9+tFIMmsJfqjrPiZe+uQ4wsCnuYO2yh1Y85+kUiXRfoe+hPUNtzFEfArw4CN7
KgfXgoczqLJBTsdQxYPS1Q7rOd+5caMZkGt99tB+CW+0Z3bLlgj6sEAx9ZLjdHmqbD/AatqvTmE4
BbmlzAydOZuq+wzAoXxAVSvw0odLvfRMjsob85I9XfKXZ3lA7uFuv2I3u8uLkeuONGOLmes5g5nO
2MhQcJLdLvwi+/T+2lnezdFGaxLnDhcXynFB6ngsULHdR6gOD1SzP1lckcNVrmOemAPsae6j9uc9
KIwcQxA7TzlrqlLpZE2lFt3xQN4gY/CF+SjMEP3bMFI64WEHO44Eh7lTcHX0e43Jast/Db5A36Cv
c/x8hNWTs5XV05SJxmWgWaBc9SJ8YHCxioaYdliPuS4hkv9GbiX+sfqaVGsvPYeQFUIXnpmrQ+lP
k6bLkKSivP40k8X3GSe+d+3kRhnuuC1pe4GPXf9GHw4K9xOBS41hYTDjEpapDTa260wiCUnCiiqI
awKhi+zlAlgeRMfChc5Pt+hsewaFU3WWp7m9fUEOpukvSX1DFgR84stP290eQusSfGZo42u2LmKD
osYOAC6wzJcJlD/n0V0F/u2EVVZGXchj0+A4EwTIHGLCOwC8EG5vWy+egAkTdS+Nzp4zkGf7YRb+
s5YG071ZqIKoPRLRtK3B30Fukn4ndlkklN/riXtZYrlLWmdfKHiTU2GG9vG4j37RLn9avrcRzW2k
92+KufGCA+7jgVRwFefJcB+xfjBEHsyW2HWMX/oJg+svXMM5s1Yc0KrdxkP60eozFV486MsX2rsA
cEga0jNfd+E2u/lEFcwA1Ox6/6EZq5iDg7z9JiGgey8ITRUVtIJoCyVL3nirlV7VQ+ad1ki/QyzL
UrT9jY5mT3DLEOquKrBEla2skeDqehPZvdOKqGUpCWVD+01JFNIfBZ23Sxv8P/O0OGrP1I+MyqI2
CcKkoLKkUqJGJZBLusxcYc8dc51nRvWIgTSDChYcEP0sAzsRfKjBDEtZzraTDlIMLYG7tTMPxWWM
6pcWliGabtA8JW1mLH3KzSe9CiOnrsIWdenS6cQpZzkMFLjm25XQJMcKQzk32TkwQs5nR0Gv8qkB
yQLYwPHI1+vYZlKqSu1CrGArdvn/K1OsLuP28c8uc7hrNgITpnrRwI1zmOi8NdUPB9nnbjoorvAW
t5QNvvs9T9gODGuo/kTVt6QVmdV2T7QnFOfWR4qmOIBS6Drpqi2HGZz8SgdY6/vv/nuMM4r5ETJz
S59SFmH/4BaddoHvUuboLfFnFVhyGvJ3RjqKGamXHyFyUqnkgy70+tebPKemE82WylnK9otTyloO
mdOInRfzoP0TZGdDpIxAm0Z+e202ZgXw2dVBffqfAZRngE7ycE85XjrmFCnXGhpOQI1GoH0cZAe3
tC7RK2suzRdMx9nIdJI6uibvV6g7d6SqSqC5S72R/XLk1Q7OQXX0eoNRvtj3ab0sf2D0JmPve+gY
OEXqku2MgGZTs31MIty7JVtJhwDPW40/O6o5mhV5wQAxGlWBSIOTZXdyHjxkIs8eWck87YD3GNrf
YPPsWn2Uu4LY8YSIdKvq7W/W5cUyRsMu/s8ixNfDL/K/3iu1MBpM0lziGYBI32KQ2no0SMht82tu
wXOJy4ZZC0m97lquerbFx3pwui24TzeAIVXQ91UReHKZn3StGRqVm37G85osyd/cUdn/HaGukzqw
/xfne7v0x9SaPLaMI3SCZRmcwQyokmO36wQvWLis0238sEg7L/hj0IBjobQNJ3DuzCbardQ9B8UW
UPT2FpC7+WziaoN50uWYTGPFxl7K5nDyHuwO+wzic7jSHRw6bXqKOLWlkUOV+Pcljym7x4C4IygZ
3bqWxuUx6BbGSbrskzwNaUExkWS1DhlHtlftP2yKlHeuFr6zKJ3pFqEdZzysys+aAmVYN0f6XFNO
4nE433dDMBcoOBeyZkLq969NzAqWDLdXsG/gFgX9zsYSrcaapOQbaXV/Q0QjKPFbfImZLDPpcH3A
MaUsMC6FX0qfW+NmpHMWW/DpZ1eqlZlUT4yDfT5fz3hZ6JcmNhtV6ybSK32XxFjfpVjEUCoIy4xJ
eFyj+msg4fXk2ktg0YTLci7S4Q5lBMvLP6VtcTKDpxjVsN69vVSxZomXRGBzVpyKkx/l14bm4Git
Q/gbnRvisGcxT4mu9OHBdeYRGB2mrRwpqZ5yECQoSbLOMaaajb+bfiYbEEbnJJoJ+W8smj2/d2rt
87s21gNyGRq+Xp1bpS4LBdgv5j84yPjeRuICIZIePlo4fxK0OgVl5eW2asf0dc4Bteuqnec6nwWP
mk7AH6e2BNnl2VRYHlNznBIySJMlLUsAQjiwgCQ0YFuftendVnyEHecZelzLciXHjJqcdTrxQLoR
6hetHP/zw+iExwWAdYZMlMTXBgY8cHK9NIDeBc3rJ7CT9G4FoN0SPlloHjrLeeckxQGEN/jAspeD
cZjDemVdHSX0h0ZZiK+KLVXnQ/DrQsqqUhXyxu9m/pFgGS0l3Ow2RX1w5+n5S4716a+Z0LyhtlYf
yFk/s8e4YnI72LooH2OuhHx0SnUyjbYfd4YFtDU3HvrTo2dWSweUEyyoEt7tOSDJuYHxN6pZg4MJ
gLmM1G7I3QCe8TuyADas9KtxiTAfKshq592Xv1D09CiI5dWVOqy4Cqkg3pTcJ94xDGGH1/LcvpD8
j5Cx9j7K36r5Hcc22HASGQH1mrdMh4krZf/K5g70dBkm5rR7Nv/IydxGkWal/A5bGWTrZqiMds1M
PoSW60Am6O/E8sLxe39dfbYJimNEPFcaaCur9ogx+39NSp7lu7nes+c0cIxrDdz68jDVHVKQvW5J
O4u9qel7AfV1y7K749Xb33WUCBlWGsszGpbiVJowwa9kPeeB6OhCyVaQjBJvLfNrdOLyqQVr5nxr
Lot0ns70X0V34KbJY9y8dFAKKOsIWlfKwX2OQ4NZJImfA02tPOlx32hZpELUo6dAhn2N1NZ5lcMr
+6iO65Ygeq1q35/ZbKGI/b0gyCiULx7UyWF5kaEMOa9auw/bpmkgP7PGGvuhIuHMok32tC2+LIMm
yJfqbC7StSUQGJz4QA24Iq06kkD3cZbsJcr9iqCbWEopoE9b+A39n4LXxtlIvnBYytcUpNUyG2Ml
b393lZnw+CCf1RemqwccTGt9Bq0i9OA7+iilm2jGnInvTirG/j+NdL4N4Yl7jAmwEOEKPxab6wOj
ctAzgkcUROuoaOEntmOZ007gBGrmcx7fEAYPlBsGQJTXyDrxmWVSP/ukoGiI7j0nnqo1O4vo8dUY
/tgLPSDwKIo//Re00Re6WoyTxxoPb5YQY7fVc3K1lBsjx/xbf1w1MJTOI1EBx3uXpgf0+E3RZrgZ
iKRyKzUDchvg2zYS3WjiAMnLBdwR4qRL8SCaX3HcTc7d0oeHs6XAPPAT4uA/wGP0YlWLSvN0rifG
8QwxI0YLGK99Z0V6mQm8018wmDkxbq7tdYEjNMw6aC4KkGQACpx4Kk2s19HvoSBs971RrXUieFvh
N9ssIXSjapaJFmuDpZcnHdlbIJe5z57kXQBylzjVa4QC2g/n0DGussnI4mKlBebKKs0ncZDSMuhc
hQKDlGuA5Cdp68WRMJEG1JntbaESIJLV5yues2G9xi8X6ZIM0BVMcLjg1Hi+3Hwb/iayepCsSH0p
90zZ3LtswNMCrwwqkJM5ddyTP8tX1HHofuqahkVnAF9yOa4g2Icq1WeRo1O8sPsAe9UZC1CRFWjB
NxPqnb136iE9V7RGoYqoBS2KFH7wpIU92X/33zZEx3xDdFQW1xbIo/nvzq8q5d7+CxP5/V4ViZNX
sLP74y59lG+n/dNPC3L5SrOd49dvVoI7zQZw0UYUOye727chGeL5FjsVCItYn7kms8R/Kq0MlBKa
mBN4mETgUCXgs2J4nhWn5Bu0OUOVyFSy3kCgRBUvDw6cvdSe0wD+B6K9fP2H/zXZxTSXUSc4gUFI
cHTTrjUBEGPhY75t0Lg3cwyMrtfG9o74gx2H8xfobk4QELKs+7Ag1ZHlMUyR3D4/WkgpUPsR4rng
GxR4zFbuouriXsv/Lc6VAnNTU2Gx1CfmKVWtepnq0fUbRYYiq+AGkCGLxcorjDJeVR+okNG6a46V
iQYVCP+l1MByMfB7T4BJpyl2WX2B+85oFmPjjY7+/Wy6kinfx2h5hdYHoXXUBa42LdWn3EgmQc+h
dTxOToGUJ9Gfr8eDBefeCz8naORFNtCr37tQhKCnBjKzgDXi/vCQo5wfm6bPlA55kSCRCF7k6sx7
vhGLflgtiZUOpzj3mKwBZ50E7w3HcIjyA/PbWFR964ts+zEyngV3k6p8U3mo4YImb7ur+H8szf79
fg5QRHVWHSJbbpBYL4jeFEffO4d6fbljRsyIg2LavWaRSGAB1EODLqzY41zcbDagLUgZqpygVvru
hSEFePgRtTwKnFfS8xCXC61qzvJaYiBnWZ9aqnPQjjNyA42ByrQc5VEUOI3ye9XosO4MIbHibzyG
TxNP8VCXWkw0GtXhPfBMJHkHycfhJV2yJ16CPnRoNVqRYPX9F/u6GgKtoIBKrWT9HqLAa2jyxXZ7
9rZ1rUJGErK18m3BDE3LpbzjCg68UolzmBKVbt6JGf7NfjhMQ3et7elE16PqeR96AYZdbQphSL0l
naNDGp80imTJuq7ABwQTfis4S+v/2qxAuMKuz06SdblzuM7UWZOaEiI3I+2SjRfE8tI8tiKS6WrT
CECeI5pwAX9WPdkRNYWjhG2CGACZCnXoRR8kojYkzJboNny7nrquxM+5yBk0XJWHWE1tv6IR+ZgR
wgqxLjjul7gsX8OKLt5vN+SHnB86RBfU09gQ1xsT2rv5iPA1a4h2nmKi5DnunUTBuZRJEyK+6Lx3
ip/aQG+v2Cr/0En8gOydruluzBKM8IDuw9F+UnF/8JzSzKIbdOcmADjfKg1uaQjKtNfLZE/bzhJw
KO1Uk+kUaKFMTmXOwuZKmHQR0MkE3FHkWWJ4nHb9Z1fcu8yV+Tm9fRmqtKoZCdun9ZD5kIoli8IL
laEre4fAmPZaVCZ1F6dh5hLhK5RVCmpsBGnwuvdLy7VIe4Yq6CPWuBC1x1bX4yDnc5blUYw4xpOJ
wxvIrcF8KODFFw+tumruuXEHM/1sYAkiDEK6cpfKFwg0t0fbIXSnK7kc7NBVXbw/sTJmr3tB7Cc0
+AqzIrmdOR/iP5W87PBBti4NgOPhhzYy3+F3Nx1EU+grsm+fB31wHOkixdyRI5iOVX7xC8uZdHzU
DrW0BbnjY6ax4+2/aKyehrMWl46NX+6Cd7bzU6J+zsEv+qTc9z4irU0e6ZeCPOtSICvnRiqdD7pJ
2ipIrFlOFnY01T+ScBI6ITkgGEp0Aat47ACYocWABtPMJZvKSGJaS0UeKnAoXuSE0Yy0kbdyD1jR
HZ2AwDD/+fJwItRS/zX2ePX5CR+50gA1+BSrHu6n7gdZZVvhpIHMHQOWO4JpvOhlBvvibE7xMKT+
HMHThy18wBYhGLlieRucqiluvERYk5fBuAkK2a4DZzKKWe1FImB/NL1v5hZ30GCqye1Hy8iGueUY
xixb3aeh+hvKviqrxmcGVbVGctaoWrGN3pt2GOT6Fdc2JegzS2yljAlI2eP79XXrc7O8Bqpq8Lz8
xWB0YaFgyKX0GuS8MuPhtuiAqAaIR/gkWpRkR8VC/QffauDmjolhYPjwT9OxwuoZk8gH6eDm1o7y
JWjHxsQNqZanrAGhbmPpMIaAlrmHnJe8TEDz4ZYBiR9npKvXLm0FuCURQmCntM4jUAj5h6tY/rOZ
nwISnV3/zgSyT6IkVodE/YTY+8QEJWPlf4wXStswDmc0UyTTiQB1GeGhThv7+sWwDqhKwiS54QXb
aTT3mG5oKCEWjE2dOJDOHF5KZLx2StV2KCEDzxx8BLq3WbfK/wJ9XBP8NxP59pzJ7j3DR1pNFiun
05gtczbHdxc5Sa8iqArn7uT3DrRq2b6pilbeDHkTqA8Ent1/XjchdY49a2AEtAxq74Ds5z6nWs1F
S/cm2Sr9pV6M9Q8u6o45z3D5nEr0HUJQ3DloALvPBZ948Kg/OpJtqtei5frMWTTel0bRqIVF8F/k
ppa41mcEs2ItbClQfbywLTPu62mDxP1NLFdMRAEoPRhf3CZ2HBPdVwctc1HGZMxX0lHwarJM5qQt
Fqmk2bU7FAGTFmCEm1lXQoPlUXy0j8bMfcQxiKqQXT7PXe/QzgNQVtJf07s8jl1ETwomQFSdsSla
pB7EkuUUzOtmz8pKWPhbMO6LJf/dgLbPr0YknBE8Coa2kpJbe5Rxzy5PTcG18WOgFldc2+usoMJz
nlIQeP0w/dQawe9lzUbWzF/O6i+N6mypevupsiWuL+aWHgX81ZsJFm+JuFq2v5b4oZDcVl895O27
kbdUOCguudjVjEcUnx+RmkbbqNTxHUqj2/cPsPh3cYSD8Krc/Ab7xueENwxm4+5T1xSrwgZ4GEiy
Ucr0lljXpJhjGBSmVfhFDIidR2ate8aS0qS8+eOXRv7RDHYohLgMMXByDxJcukp9QB0NGlVvYV/j
KcSUmiZh5Wng3xySL1TwuhlvyWrNbzR5a4oGaKlTmLnwbaAwk+iS2Oi1X6IF+kjCadNJH10L2FH0
8WyjCsOBCQ/B3MMksLhSXx5o4YWKcwltCl/aLgLpSKfTvJSD0u362OVZEfIZYAVtXz5gzig5U7eV
8juub+xvVnANd0bRvAmo39uFRtGnpALqG7vziqy0UbTk2t8aHmAwQ3TQi8YJzzDa1FDnwHxjllcK
4JCXsChO+AwkJunKpj2wROhRcx9yw+EwrVcRtN/gVqZuzJAGB+0oQ43reizwjGY8vaiOPGKE/WfE
RzA8w01bU3KddEfeJdjv//yTk59dSB43nhEGrdVZ0oG37r+A/7NkQ+i4JWEBO3ptIDQXi63CQQjZ
vhGlh/lLWaaw1b8z1ckoJKngGZy06CY2gnZxpaVcUB0d2E1bsmRaI0pAxa+T4bTxj7WRNHBngYAA
pmmlgOQUkOosL28xB1s0izV1HJknSOWOoO45vCCJ/2IBxaW0S1BFAu8F8jOCTP76NBVnSuxTSxP6
q5Mkvp07ERKitM4u6qpHu3wcE08iXLsMEI4PMYA1CZkWHqIHpCnCh0d7oQf7ifvfBzJf+1Cq9v9D
KSxc6kmD/xY9o6rs7m5XF8UwX1Jw6YzOYb6qrrZRGI992qmMcOu6Z1A6ZM1JyHMtdjuYub7dvzp8
cT04QVU/0VLLdhe3GuArVsFtvD1d8YqWYPKnWQXhJDq914z18vd97PihCEh/MfCj29LVDwhFp59+
Jp+gix3pM6X2c5eUF6t4V0fkDu4Qwd1pVTATfxkUnINhf5htQl5W+vnSQKxKlXa9lBLHRXYHBIlY
6INM3Jr1SV23X/HojVLqd9uoYnM9FQEIsh80LXX5sXwvhL6uF3iNbgNmsBoAWPwFK9TpTItS3u3S
4tw0MnGon/SA1xcbOliiCT22LpFJ6y6arGFrhgb+6UtmHS8IYzN6gbtpZwB1asYsfeStHRHZYcam
eveKG+/vhYwEWmaSaH9bmGzPqjcRRc3sc47Kuc0OlfORBotcxDHGbO2hYN94S6q00xL6DHlt2Zy9
7Uy9S0yPzC7H2gO9qxQIROm35TThwoUFEihb14jdmNTJs+1ptIXsDbFDh4VwzSzJ6r3oMts1su6K
9E8nqr5/9GVJ7We0Yrdh2l+iv65AdvgKPHghBSrnULSlv6A3/grgWXmdmnfGf8o2NpRngB0XdyXA
xgOlhS51+6bDq4mCvaEAbCL9lkGIVAbWIi9Dr0/SsIlQ3ir794+o15WyRqhlQ+HfuJU00SZRonRf
qn2mskKUaWFe58qS4ZIFQ/5c0Ow4JGmMxXd9icEpz/AWANrgIldD0g+KjPQyoCN0BGYfoO7pgshh
ri15DJZ7GytGTXzV9MvsRcprbnrzN+NUszZI33/PF5GNMxtp58me1x0dV/seb84pJBLLtGgyV2ui
YxXG+bWmW7e9cCbFj3MCzGhasCMqjJqAuupNW5WNeJgAr2HAiU1ncp0/8U4KhnkKulag9wJAbfgg
kfLt6CCjO9a52VJp0tmIgI5t516pDGbwe3KR0sUAvmn6HunDsGib3Aj/+V9lRfftkPY4OK4h9vjD
VuvXfKmtT0OLRkXEI/wAxmI/VNCN34oI+wBJ/PgaFeupez4f1nfF2t3wVoiTHlkbzzkPmRXeHnYn
pVBdwaFvz66OSRkd//smSFzr5S/fKpntY1UFrpCStYyDbs3KhrJc83Muf+LzBTXSvK/CPXw381Ia
Ox+NygGKkmCnWXyik+n89kDDNrIKRAr6mQUdCOmdpLfPb9IfVGEUiYmDhjVBzP4NvZgomxHPJ2Mb
Y2uPR78Te+6BvJDHCn4jreKIDueiNYiSEd2lnY6MjiGEGaIlGMADu+KQiocXbsvB8pQ2Mgdv4TWv
Gg/EJA+YrtbKuGB8LwFRxEotGCTF8mI/dPzu1xI5bzemmeZBvqrcp8TUQ92++zrw5Pxdmk3sxXgH
xdisSSIM3WrM46A4PR5Cmwufvr0jrLtQvzLBaUEn/sX0pfWhGCt5WIeEzAzE3Os8wcgXjfRwY6KF
3v140xCMFNJBtw1YrxHl2qbP01vE3Q9+GEmWMC9O9G13GZoN+a+pCohFNf3im+R7ybe+dA3nQN7Q
gka57wsSTkESTYyE8iW2VgMaggE8XQ3W7tsD5zcopTww/vBGDmVf1Q1tTyb5fpC0I5kA4BURQXtC
zd4I9tML8Fk4vk+XZabk0kxKWmNgUcP+aphl0rfiovgwEAl7A2AwpyzjJTzmEYBfNuIH4Ya7Zxml
B9evzNrh7f8shjmIVbZfLSX5kNABRxmhHebvowFKyLbEERgt9FFYQrM1YfCLw8ozi59UZKyzXGEc
LXC0FLBHnhoFwGwqBIaR3pSLz0EXnxgthSwdJDkCK2+J2R2csIICsU+ZttedXB3z8m3FvgXPRewA
3nAp3rVnOWWjMgVV2N0Exvz8Fmu/y6npleAp3Gptu76N4Ze0y/Brmc5/ic74EdOv9kSQZo7g2RvI
kEVZwMC6StkJMDwAzBIpgN7FMHNpVrIJBZs/HpOvK/dWw/aEgDbo7awRAvfBBDUkK1LD32cKlLzr
rYoprvMIBBezV+X8uczMjSx7VI1C+5eA7jeu/ObzhkZBW+ggjgr5M8MeOsu72EI4V2XkXlj3sTwn
PwQOw8jESfnNst5taofkedRGPlbx98hOBewRDUAvt337mvFOmb5BeCXRW/1OxclhaJw98YfMJc1O
lC2WQ5u9EeLnPWxsqX8LL9GMZHbYwBDSbYNoO1TghxlCbpJq8xHaTrQC6Mscx53ciqMdn8l5L5mr
vIyatu/qPzC5L9HmmOTuIKgCHIDnn3Ms8athJgAWT9yT7Nv2+UYoekgG7/Aj1zrLAcP0pp0BoFMH
MZVIULKx43pS0qUbAk/duVBTk8KWzJlzwP2sxeqNzVOTl65pj34IhSPfFcoVTRToAhdtZUunBHit
nt/Dnrjf3T7zXDD6NU8XTQ5yKevYuARjztu/AeF3ZULJCLgTovr/NQzqSgqdqNn2WvsLsn+ArElO
dlYFYrj6NhkGvicDC1I3qrn526lupVH8+6rH5JHImRuHMCRP0mO+FjiHyyvGKWIXEmEmU9oyhwPO
D+kZCksEpMB1GreM6MR/bCUd+NbdSFQ8NVEuuT+S6ZMzbCgGsMw9suDAUVwQjPuondLteLt2d4xN
e43fnW9jS2neRIJ3Agfaue/+pMUiVL3PYTqdWSC0nNuLtr2ytv1BC2IsbesiuhGjOiM9teraEoSL
9FMopvt3wtjrx5H4pL6W3fSOWJn1g3yGqEHK1uk97nUnlxrLr2W5r1huKUOF8+8V8vt/k41J6hTD
9QxTiBFSPEIK73u/d2RbGv/6+scA2QrBhyH2iOwODsEtWTxsp9G2B+7im9AYMlhjshGn37pd31Yh
6CN3UXU8UahMwj8mCC2RceUbh7jA1xjn3ubxXy9HM3fVDf028DEaPcuyjX+B5emHqLgUopqW2wc5
DU8oK81NF4DdNBbedliP9G4aEbR4crr8iZfHFuykqqoT61yvBTp61kTZCblgrStvTxtrcy397vx5
pLRwJHiMxZvjtr9b/4fNc4HfBF6pNSGDBCy3RwB15G7nb3aJAYWwCHfjGhEmcReSVom47xWh0QUw
3BPSjQ6VdYFZPIgUH4gIQVjADTyO4T8j+hWDTn2YKfUj9/pIg3/xEgWjmI2/FdlwDtXX3TwCWMhG
VZ67owQ3fEp9kyak3LMwdndIfh6rVn7uc9tgdmR3G5OAtsJshBK7fQB4c+149mVieC43x5O6XDlW
wAiEb9OmZhvECSXx6PI/Jm5kICla48oWgUxvdQ0rdO1NA2Q2wVitKNYyrF1rZclXKtAGu0c+QPWh
6OtKsmuiomsl8oH2ROVcJzAykthC5CvBMzGgHTUwyG8W5wN+zGCPAmkCJ56KXqeZy/g4NP+B5dte
bEYRqK7YudOFq8cIlYPZPA8GVBoA58dZVVoMbOk0dOFQxnwC7liAFlL+9H9z6lBz8PWiW8OIMfEY
WwucHvaCDusRhuUizfQWi/HRlhHF/RLsde/tUx2JKuYIm5o0d4cE246n7JcyoVzgdqGW3dlPbgqX
mLjGUnYs8gORf3p83o2hacHpgjh0iW/0rzzv7m+0huDgqDOyRvr/SX4qu6ZfWuG20JIpugYgZ2y1
d2uyjmfGWKSy0sSIeauCkQbk3E0I7Nc28YHrhY9hYooibPYDu0aqLnW+Lx0VcbH5QvQeK/jUTvzM
gHfRRsi7dX0s1kk68xbGtnZjKO8S9O0wPKDW42MmXaZ+6c2h+6hLzRKLdlL9REzLHZlt2OH1pAY7
TZWUXibwEsi+J01TLRH+JAfeZPrKv9ko5glcCA4kLW2ldr3m1SVwjXUhyQHi2J418fWafB60DJYj
R1fADaVxhSIuwMYtOFrDMzbnwpybAISmh4mUZ3Hz7ekFvMmKR4PeFXPp57UpvAj+sAupsUiHP3Pa
O9ThJD2PrcQRALPfLkgWnhb5ppaHGkP5UZryeDx/LxNyh42NKyIvOo9LpJHChMTCeAuArg4xMp+t
wMgXCntqxpmFD0aL0pYaR2saANTSyIuFK5kpUHpO2JaW8Cai8e51hcxHvvQJP4qAAqBgcAx5JjSu
s4K5ZSRLVtgG/5tl4ZPM5PLZd8mL4094lllL0Ya5mAJTeEHPVoFgzM4r/OwXwD2Y5NeqkObiMINV
rnjTHkOcQELr8PIrOi0aaTtrV00hZTpTtgEfl6vRpo6Shuz+7afpGdCSdPQk3t5szaLuWse+n1Ow
eyI8PLAbuXNuCaRmNzLeBoyXGHxEnsLqWQIfohVdzXOR8eW527hMuKsaMQA+hPKRae6gKlSMWmJH
XIfY+88+ErHzCiK19W8S7Cac1HUbmqouG5zGUKgHzpnvaHIjdZ5QE0tWkMFqwMVjMuDylT+iGHID
Bnwmf/GQyGWLnzsUuzZa0cCSbylWvmuq8lsSc4YUzY4YuRL4lIbiFGRQ/bE8ToZslsx1NnXGKWjZ
2Ea3wXL4AOpL6KqUDu5lkdGdjC3Z5UGyMc+3RTte8uc2o8rlDz8RDOEc+oGuT/YIvtU+aoaPFTZb
SXsGhNR+AoWxM8pnoRD8Esls9+iaAeFgcxQb9KhHvKX4q9j6RK1D1uwfINrAaJvtxdhj+kRgGoBA
wEItLfavNsOcDmEY/QqN8y/nwga4s/wOM8FNbmTwsQn3Kd8ukk53rYLoDgi8p9ZuQtfOYSGKzKiD
gZ1u69lgbhQ5tq8cMX11i3L00wfJWcazaadBKVBa/870clQLn5DF5FdC+N8ARTmKi4wYRpcjYdrs
EtCHRnbbTyh69Ozc77BSEpmarFLNc9qe5s20NNnHg4wXS3akzr37OXz2qoIepMveCI0C9zHLlUHg
278Mm1NpjTsBHTf3W63HqtEQ18VINPgAOxhlVuHvWET9Y2IqE3SIcH8VErMbdx9xb06m+HeYCeJP
iGaAFlpSGgNN6miW2Q+W805VrNOXg8zWJs1ug1E2ZY4hmrOgjxVVWWj2WF7KKdbIhCvWoWK+TVH0
m34oHbGn7y7Ny6LBvzBHsXnmebEndvK7cQlShPMgWdyTUxqIuhR/N7TrBCX8X39NcsA8G/0Tqv+2
9jiqD7UnxjmXM3OF0Igqd4TGc9osyc0Yfzvh3UXlapz4ARAHjzIA5Co0emIXdoE/T2WlheV9t4VA
k8kbhyFis3EqQI7+1H/WIVovV7S2+H3p9sATX7ES4QwNpUrTD7C4WlASzGJpD9Bn+mFfdiFzvYAN
EmahfOkp2pEHs2okndwGdzPl0YtGfiSePgNvBmOnewEfww4zHgaec/+Lo7S1X3MyI77e3hIcNwq8
fhIzEYghE8aCmpYsPCd8DHIZSMRzP05U/MTSUzEMYtgPARk0oLEinQGO8FXKaNbEo7FWGcUfRtdh
dLDwFUNLrJaszwEuM8AySkWQiHYiH0L9UlvavuXzeqp9Tnc/oRPuwZjIkDCT4ZD3HadHkR7/SQJn
Ac0lJKKCkz8vokW8LSQrkRzLNcYNyBgpymeiTuTRnui/1Ot2+37yKLcX5gSO2tQ0yh4ENChk5Spv
AxVkUMBmew98oqRSLjx3DaoFJIZRYFmMaXJ/uZy7nJIlVA0FAlJpQjIIXdN36iCMzPXR4eDISn3E
x+cSbtg0yz8DL6SyhOM8uEi0qhLL0FU6l2xjesN5r/ZdSo8m7gRELysxl88z8dWShNwOJKQub4lu
XW2peEAR06mewjqL6VBLYGGd0x+ZCSHKD/5Sav08wBVPMO9LsZJyEy+IFEj5x6A83zQkQWV+MzLQ
I7hDI6oxVgfw267N5ucXga4VQC9u5pz4FIRAhBNv6qZVkSWGQUTDhECYIRCL1BhDIET2Mh6+ajWl
LP1ZCRCfZQNcvhNamesMhasbUuh02oJiixvtKP4sXl0oLdu5YXVqNGAD7RuRTd2jrbooTBYYjAI5
IoDBV5OBEjNfTo9rUzvoNtaPMNNDbgO/2GEhuyVRvgtVoeJzaeRfDQPsocBhCTriZaQIJhCDJgdy
1ikYszBCeTyQNuf2TvBGkMe94KylabYp32eyJV/Pie7EtwQL1f4MXqZB5YFzT/6aHOpSOELBTmWw
HrxKBcWcoafqVCu1NCxjLeCDMpqMub6hgnz9lCABmKdB8jIZ4keN4mwEX1/MCVrHRsJ+8eHYUhC5
Yb8seFpyfORbqd/Ge5dF0oKo991QaEW1Ws6lkKSxu/30POJh8Y3e93LmMoVKx2aRhXJW10TmTqNc
QRk3l+ouEy/1Q+SmHP/lVyp71TuCS84y8ngIOO8TnWLZBtq0xK3eoMZR50cUqqWxFDGD4EqTzp9V
B1caiK9QIt6MtTk93LfCs7EiVjYS2BJWaPMIUrSNotUNxoak49iPBr3rkej9Y0r2wJrhBT4CzSyT
30aQoRsDK/NICRtObE8utkjd+/16r1ao5eRCSGq9c2SFI+KFSDHgTyz1Zg+U6QQyfOhT+QuiC5Ec
0zsCwUDEFAiKNhI1kBm1A0JYskpquHT5jUgXhCAZmnZAxesAgk3cJLPqPlz2LdvxWx15Agv16Vsq
5sP7RwA0HlJktXQBdEtYJcwnWdYC8QSsv7P/Pn5QxENg1b9cxxi6mFnMi23dyA0stgMXJ1GP9eHz
k0XCXfjZd7RMj37iPPp1MxF4xYOQ/c5D4A6Bdz0ElB4/J+qZx7OOImvFSeVdANBlTSR+jAj6y9il
/+yCJVMTa0N+KfCLS+VPurvxXududIvZHSBjLfM2tK4+kKypn/pVoJYZyTHTCClzFJyhy9dwiXqD
+L/F05fB+1V+p8csT66M+ToFfy/ANCrb0/grbDPzP9nZcONMOK6hKzHfZHEHL1n7gfrgiMBopD+H
WSbPxBsdNIynAQW1jleTbotcpcK8vS9vpzGwwjugj26Z2bjdOo8JmW14omFJYOmlbz4JDyk/3F1p
oXB+13+kwNkIlZhhSREVCTLsQ5CCbUoKG9alhj7K+pEPW5ftjbAKNvLS0kogN37RfdzBYRmOa2WP
hCpJvpkyzFv+1C3X3J838Ncd1Q6O66a3T4diijDLx2Vuts6doWm2dryQKfbbFWZaiuqSnyG3duV2
0CkPVW9UESb0pepK+L+9j6/WtyYjJeb4n0CAiRT5oqcYTO/I0XpmhP+YH68qB10qEUg02JfooIul
HQv3WhKySchyIWS0M1/msnXcG6QOdoUD8kw+jxt6owTPBeGRpRrLZftGrvnI8HiPo9Wl33lgckRd
pHfLqZZs6VPD659C+MY8cXMXywhQXRIiIjJwoWTNupMwwfVANqYDgxdNnlGnScVmXBALQAgVaRKx
t4PUBM4uxb3mpwSHjFRsVTyneHgT9IQcgDSWgEZdyGDVqDAGUBbPUJGfbUIF+jm7diNpVQntTxY9
38vWjf6ilvSdWktv7OI+YWUSE68CWEe5Cke7VWGQJq4mzQASALsHST4nGloRxFQ4pQjbg4ctYh8m
2owl1HcFOLKAdMggdtYe7FNIgbygAwXn/qh7ed1BXRWEcPIcu4Q0yaeGbu2xcyJguvm6Wwk/kpef
fH9xgb2HDRM1IoZCfyDvOB/K3CFGUtMIvYaYf8Y4eyR+gVR2GSUxrC6A1ZBd2VPAsMivKp2fiupc
4qkktO0IgHgTOlqzrUfDBwwh065Cqe5ycO/Sqg1sKauj3yI2atcWrNuHVliSMY+dU+Xy7WiQa0ka
IrTEhowDPvNtqMnEDLZQJMWcZ8oAsRiKITGCC6B13PGz5qwzp9WZS/SKBhjYBXRU7XgO1nV9C2kt
+IF4l+E5NDH7lYg87RPSR/P9fpP+u4xbRHeanANIHYJ3ZKZzpPx8QggSYr26SK4BaqXyEvVGzUf/
VcYzbJcEqForNeSNpv2L3QwFD/TkWAYRok4dPVrnG4NXrwQlPsMFkMeaC15QlEOAY+PSUG6ihuzm
UNsM178B+7nZ2vHvhzuZlWbxOlJJwB+LCL37fyFFJ2XmlP0yBzWIbiLD+1s2BCITZsThkvSPk2cT
Ms0mB8oo0PZO/r3vIFcBGCvu1d6UtR/dmV8uFIvxSUqNRGTiGMF7tXoufM7saSawoYSk6GwjNRrH
G971J6x8TOfqf9Y4sU3h9DyaFUn7y6oVv8trCo03v3Lmsf9idbzr2PWCd2gjLepHIVJII2b9Cp+D
wtQM1qEh+L1d4luxoqzCpZkwGLueqCN0x0Td8IWM85HKvHViHtqTAX7lltXO2Wbw0QcKivxBw3NG
yuAdwuwmvkJmsd+Lqq246jXlyIKyboKyWEIf5bBBAI1A2ezrlJ+XQtS9QKAg3jhqayTp1lJufnIq
YvUsnm/NZlMXmQ3bichH8FXVwap6q4Kyz6FmSdMlWlKH9ouovQuuI4dCepdFxHwyN5GzUk40eG28
NdaihbddW4lVtdgxAImAJt6pMEEr350fHfny+OqvzoSRPchezKm5ttzAcbT/yga8jOhg4dRzkXyI
OQYDriRz19/eVhdDmf7TDCWKaa7zZgDzW+72SvcFukTqRckVQS3fHGTFmis+LoMPMTkaYRDpqim2
x6ZbrDl9fr+Jt5H5S3ICm0Ul9ZAXtLSbPBJNNJ9WKbxBhdZ2zo8iFYnVpk3pEE45cTg3q5thJ42R
NpKyVypG/6547GNq0lALPpckeDKGbr7rKlvICF0Lvv+Eo0HLcdRpP0XNR8k/xB4empObBQjPMwWU
rfMxRPx3QaK9jYrjSrw=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
