// Seed: 1399213275
module module_0 #(
    parameter id_2 = 32'd0,
    parameter id_3 = 32'd46
);
  assign id_1 = id_1 ? id_1 : 1;
  defparam id_2.id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4
);
  supply0 id_6, id_7;
  always @(posedge id_6 or posedge id_7(1'b0 | 1 > 1,
      1,
      1 - 1
  ))
  begin
    if (~id_2)
      assert (id_1) $display(id_6, id_2);
      else begin
        wait (id_7);
      end
  end
  module_0();
endmodule
