TimeQuest Timing Analyzer report for ArrayUltrasound
Fri Nov 06 11:46:43 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Timing Closure Recommendations
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'altera_reserved_tck'
 13. Hold: 'altera_reserved_tck'
 14. Recovery: 'altera_reserved_tck'
 15. Removal: 'altera_reserved_tck'
 16. Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Metastability Report
 24. Board Trace Model Assignments
 25. Input Transition Times
 26. Slow Corner Signal Integrity Metrics
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ArrayUltrasound                                                    ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C40F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Slow 1200mV 85C Model                                              ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Fmax Summary                                              ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 101.85 MHz ; 101.85 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Setup Summary                                ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.091 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Hold Summary                                ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Recovery Summary                             ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.979 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Removal Summary                             ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.319 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Minimum Pulse Width Summary                  ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.411 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.091 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.265     ; 4.665      ;
; 45.142 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.269     ; 4.610      ;
; 45.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 4.935      ;
; 45.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 4.837      ;
; 45.550 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.683      ;
; 45.605 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.638      ;
; 45.612 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.621      ;
; 45.630 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.271     ; 4.120      ;
; 45.631 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.603      ;
; 45.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 4.565      ;
; 45.688 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 4.556      ;
; 45.705 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 4.539      ;
; 45.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 4.510      ;
; 45.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.495      ;
; 45.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.457      ;
; 45.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.448      ;
; 45.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 4.409      ;
; 45.843 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 4.406      ;
; 45.932 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.301      ;
; 45.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 4.297      ;
; 45.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.249      ;
; 46.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.240      ;
; 46.047 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.203      ;
; 46.055 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.191      ;
; 46.060 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.174      ;
; 46.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.157      ;
; 46.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.136      ;
; 46.150 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 4.094      ;
; 46.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 4.017      ;
; 46.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.972      ;
; 46.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.969      ;
; 46.295 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.952      ;
; 46.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.925      ;
; 46.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.827      ;
; 46.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.794      ;
; 46.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.793      ;
; 46.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.789      ;
; 46.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.791      ;
; 46.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.777      ;
; 46.485 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.762      ;
; 46.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.732      ;
; 46.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.649      ;
; 46.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.631      ;
; 46.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.570      ;
; 46.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.562      ;
; 46.707 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.539      ;
; 46.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.513      ;
; 46.799 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.433      ;
; 46.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.428      ;
; 46.896 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.351      ;
; 46.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.333      ;
; 47.102 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.130      ;
; 47.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.939      ;
; 47.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.665      ;
; 47.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.282      ;
; 93.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.918      ;
; 93.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.837      ;
; 93.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.830      ;
; 93.264 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.645      ;
; 93.264 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.645      ;
; 93.265 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.644      ;
; 93.269 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.640      ;
; 93.272 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.637      ;
; 93.272 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.637      ;
; 93.278 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.631      ;
; 93.279 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.630      ;
; 93.310 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.604      ;
; 93.310 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.604      ;
; 93.312 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.602      ;
; 93.319 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.595      ;
; 93.320 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.594      ;
; 93.326 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.588      ;
; 93.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.559      ;
; 93.493 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.416      ;
; 93.493 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.416      ;
; 93.494 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.415      ;
; 93.498 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.411      ;
; 93.501 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.408      ;
; 93.501 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.408      ;
; 93.507 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.402      ;
; 93.508 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.401      ;
; 93.534 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_we_reg                                           ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.406     ; 6.081      ;
; 93.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.405      ;
; 93.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.397      ;
; 93.539 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.375      ;
; 93.539 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.375      ;
; 93.541 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.373      ;
; 93.542 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.367      ;
; 93.542 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.367      ;
; 93.543 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.366      ;
; 93.547 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.362      ;
; 93.548 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.366      ;
; 93.549 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.365      ;
; 93.550 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.359      ;
; 93.550 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.359      ;
; 93.555 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.359      ;
; 93.556 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.353      ;
; 93.557 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.588 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.326      ;
; 93.588 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[43]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.326      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                    ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                   ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                   ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                   ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                          ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                     ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                        ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                        ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                        ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                               ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                   ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                    ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                        ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                         ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.486 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[79]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a72~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.148      ;
; 0.486 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a18~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.148      ;
; 0.488 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                               ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a8~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.148      ;
; 0.489 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.151      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[7]                                ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a54~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.156      ;
; 0.497 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[54]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.155      ;
; 0.497 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                              ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|altsyncram_5ac2:altsyncram1|ram_block3a0~portb_datain_reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.158      ;
; 0.497 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a18~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.159      ;
; 0.498 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[90]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a72~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.160      ;
; 0.498 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[123]                                         ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.405      ; 1.157      ;
; 0.498 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[73]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a72~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.160      ;
; 0.498 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a54~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.160      ;
; 0.498 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a36~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.160      ;
; 0.498 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.160      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.158      ;
; 0.500 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a24~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.158      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                              ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a55~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.164      ;
; 0.500 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[56]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a54~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.162      ;
; 0.500 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a36~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.162      ;
; 0.500 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                   ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[108]                                         ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a108~portb_datain_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.405      ; 1.160      ;
; 0.501 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[76]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a72~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.163      ;
; 0.501 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.163      ;
; 0.501 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a12~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.405      ; 1.160      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[51]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.160      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                          ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a36~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.164      ;
; 0.502 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                   ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|altsyncram_enc2:altsyncram1|ram_block3a0~portb_datain_reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.164      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[98]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.408      ; 1.165      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                               ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a0~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.407      ; 1.164      ;
; 0.505 ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                          ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a24~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.404      ; 1.163      ;
; 0.505 ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 0.818      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.269      ;
; 95.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.058      ;
; 95.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.058      ;
; 95.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.058      ;
; 95.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.058      ;
; 96.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.615      ;
; 96.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.615      ;
; 96.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.615      ;
; 96.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.615      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 96.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.060      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.860      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.875      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.860      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.875      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.875      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.860      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.875      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.860      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.787      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.787      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.787      ;
; 97.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.787      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.760      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.741      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.739      ;
; 97.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.727      ;
; 97.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.727      ;
; 97.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.727      ;
; 97.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][4]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.727      ;
; 97.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.676      ;
; 97.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.676      ;
; 97.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.676      ;
; 97.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.676      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.616      ;
; 97.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.577      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.496      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.496      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.496      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.496      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.478      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][5]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.475      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[6]~reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.476      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.473      ;
; 97.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.468      ;
; 97.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.468      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.611      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.678      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.722      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.722      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.749      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                      ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.883      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.887      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.887      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.887      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.887      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][3]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.887      ;
; 1.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.907      ;
; 1.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.907      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                      ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.898      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                      ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.920      ;
; 1.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.943      ;
; 1.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]                      ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.933      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.979      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.968      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.979      ;
; 1.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.990      ;
; 1.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.990      ;
; 1.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.990      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.011      ;
; 1.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.011      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.052      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.065      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.065      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.065      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.065      ;
; 1.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.117      ;
; 1.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.117      ;
; 1.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.117      ;
; 1.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.117      ;
; 1.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                      ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.117      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.411 ; 49.646       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a0~portb_address_reg0                       ;
; 49.411 ; 49.646       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a0~portb_we_reg                             ;
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a5~portb_address_reg0                       ;
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a5~portb_we_reg                             ;
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a55~portb_address_reg0           ;
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a55~portb_we_reg                 ;
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|altsyncram_6ac2:altsyncram1|ram_block3a0~portb_we_reg                                       ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a0~portb_datain_reg0                        ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a0~portb_address_reg0            ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a0~portb_we_reg                  ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|altsyncram_5ac2:altsyncram1|ram_block3a0~portb_address_reg0                           ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|altsyncram_5ac2:altsyncram1|ram_block3a0~portb_we_reg                                 ;
; 49.414 ; 49.649       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|altsyncram_enc2:altsyncram1|ram_block3a0~portb_we_reg      ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a7~portb_address_reg0                       ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a7~portb_we_reg                             ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a12~portb_address_reg0           ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a12~portb_we_reg                 ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a16~portb_address_reg0           ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a16~portb_we_reg                 ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a51~portb_address_reg0           ;
; 49.415 ; 49.650       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a51~portb_we_reg                 ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a1~portb_address_reg0                       ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a1~portb_we_reg                             ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a4~portb_address_reg0                       ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a4~portb_we_reg                             ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a5~portb_datain_reg0                        ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a4~portb_address_reg0            ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a4~portb_we_reg                  ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a55~portb_datain_reg0            ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a59~portb_address_reg0           ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a59~portb_we_reg                 ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a8~portb_address_reg0            ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a8~portb_we_reg                  ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|altsyncram_6ac2:altsyncram1|ram_block3a0~portb_datain_reg0                                  ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a2~portb_address_reg0                       ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a2~portb_we_reg                             ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a6~portb_address_reg0                       ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a6~portb_we_reg                             ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a0~portb_datain_reg0             ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|altsyncram_5ac2:altsyncram1|ram_block3a0~portb_datain_reg0                            ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|altsyncram_enc2:altsyncram1|ram_block3a0~portb_datain_reg0 ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a7~portb_datain_reg0                        ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a12~portb_datain_reg0            ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a16~portb_datain_reg0            ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a28~portb_address_reg0           ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a28~portb_we_reg                 ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a37~portb_address_reg0           ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a37~portb_we_reg                 ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a51~portb_datain_reg0            ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a18~portb_address_reg0       ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a18~portb_we_reg             ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a12~portb_address_reg0       ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a12~portb_we_reg             ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a24~portb_address_reg0       ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a24~portb_we_reg             ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a1~portb_datain_reg0                        ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a4~portb_datain_reg0                        ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a24~portb_address_reg0           ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a24~portb_we_reg                 ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a32~portb_address_reg0           ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a32~portb_we_reg                 ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a4~portb_datain_reg0             ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a59~portb_datain_reg0            ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a8~portb_datain_reg0             ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_address_reg0        ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a0~portb_we_reg              ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a0~portb_address_reg0        ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a0~portb_we_reg              ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a2~portb_datain_reg0                        ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a3~portb_address_reg0                       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a3~portb_we_reg                             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1|ram_block3a6~portb_datain_reg0                        ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a20~portb_address_reg0           ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a20~portb_we_reg                 ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a36~portb_address_reg0           ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a36~portb_we_reg                 ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a40~portb_address_reg0           ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a40~portb_we_reg                 ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a44~portb_address_reg0           ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1|ram_block3a44~portb_we_reg                 ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a108~portb_address_reg0      ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a108~portb_we_reg            ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a126~portb_address_reg0      ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a126~portb_we_reg            ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a36~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a36~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a54~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a54~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a90~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1|ram_block3a90~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a36~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a36~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a48~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a60~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a60~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a72~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a72~portb_we_reg             ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a84~portb_address_reg0       ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1|ram_block3a84~portb_we_reg             ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.047 ; 5.546 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.824 ; 9.732 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.181 ; -0.424 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.478 ; -2.677 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.641 ; 16.770 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.270 ; 14.396 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sysclk     ; ADCLK       ; 5.556 ;    ;    ; 5.529 ;
; sysclk     ; SPI_CLK     ; 2.622 ;    ;    ; 2.497 ;
; sysclk     ; sclk        ; 2.610 ;    ;    ; 2.483 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sysclk     ; ADCLK       ; 5.474 ;    ;    ; 5.446 ;
; sysclk     ; SPI_CLK     ; 2.140 ;    ;    ; 2.021 ;
; sysclk     ; sclk        ; 2.128 ;    ;    ; 2.008 ;
+------------+-------------+-------+----+----+-------+


------------------------
; Metastability Report ;
------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; E_P[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[8]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[9]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[10]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[11]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[12]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[13]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[14]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_P[15]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[8]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[9]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[10]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[11]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[12]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[13]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[14]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E_N[15]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HV_SW_CLR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HV_SW_LE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HV_SW_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HV_SW_DOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HV_EN               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AX[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AX[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AX[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AX[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AY[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AY[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AY[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MT_CS               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MT_Strobe           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MT_Data             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_CS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STBY                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWDN                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdin                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CC3200_SPI_DIN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Data            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SPI_Data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sysclk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OUTH                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTG                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTF                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTE                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTD                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTC                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTB                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTA                    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Envelop                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CC3200_SPI_CS           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CC3200_SPI_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FCO                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CC3200_SPI_DOUT         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OUTH(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTG(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTF(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTE(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTD(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTC(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTB(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; OUTA(n)                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FCO(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; E_P[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[8]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_P[9]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[10]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[11]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_P[12]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_P[13]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_P[14]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_P[15]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_N[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.08 V              ; -0.00469 V          ; 0.309 V                              ; 0.24 V                               ; 5.8e-09 s                   ; 4.65e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.08 V             ; -0.00469 V         ; 0.309 V                             ; 0.24 V                              ; 5.8e-09 s                  ; 4.65e-09 s                 ; No                        ; Yes                       ;
; E_N[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[8]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.08 V              ; -0.00469 V          ; 0.309 V                              ; 0.24 V                               ; 5.8e-09 s                   ; 4.65e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.08 V             ; -0.00469 V         ; 0.309 V                             ; 0.24 V                              ; 5.8e-09 s                  ; 4.65e-09 s                 ; No                        ; Yes                       ;
; E_N[9]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; E_N[10]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_N[11]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_N[12]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.08 V              ; -0.00384 V          ; 0.283 V                              ; 0.244 V                              ; 6.17e-09 s                  ; 4.9e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.08 V             ; -0.00384 V         ; 0.283 V                             ; 0.244 V                             ; 6.17e-09 s                 ; 4.9e-09 s                  ; No                        ; Yes                       ;
; E_N[13]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.08 V              ; -0.00384 V          ; 0.283 V                              ; 0.244 V                              ; 6.17e-09 s                  ; 4.9e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.08 V             ; -0.00384 V         ; 0.283 V                             ; 0.244 V                             ; 6.17e-09 s                 ; 4.9e-09 s                  ; No                        ; Yes                       ;
; E_N[14]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; E_N[15]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.08 V              ; -0.00384 V          ; 0.283 V                              ; 0.244 V                              ; 6.17e-09 s                  ; 4.9e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.08 V             ; -0.00384 V         ; 0.283 V                             ; 0.244 V                             ; 6.17e-09 s                 ; 4.9e-09 s                  ; No                        ; Yes                       ;
; HV_SW_CLR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.08 V              ; -0.00469 V          ; 0.309 V                              ; 0.24 V                               ; 5.8e-09 s                   ; 4.65e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.08 V             ; -0.00469 V         ; 0.309 V                             ; 0.24 V                              ; 5.8e-09 s                  ; 4.65e-09 s                 ; No                        ; Yes                       ;
; HV_SW_LE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; HV_SW_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; HV_SW_DOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; HV_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; AX[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; AX[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; AX[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; AX[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.08 V              ; -0.00384 V          ; 0.283 V                              ; 0.244 V                              ; 6.17e-09 s                  ; 4.9e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.08 V             ; -0.00384 V         ; 0.283 V                             ; 0.244 V                             ; 6.17e-09 s                 ; 4.9e-09 s                  ; No                        ; Yes                       ;
; AY[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; AY[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; AY[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; MT_CS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; MT_Strobe           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; MT_Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ADCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.08 V              ; -0.00469 V          ; 0.309 V                              ; 0.24 V                               ; 5.8e-09 s                   ; 4.65e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.08 V             ; -0.00469 V         ; 0.309 V                             ; 0.24 V                              ; 5.8e-09 s                  ; 4.65e-09 s                 ; No                        ; Yes                       ;
; STBY                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; PWDN                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; sclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; sync                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; sdin                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; CC3200_SPI_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.19e-07 V                   ; 3.11 V              ; -0.0313 V           ; 0.287 V                              ; 0.284 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.19e-07 V                  ; 3.11 V             ; -0.0313 V          ; 0.287 V                             ; 0.284 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Data            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.73e-07 V                   ; 3.13 V              ; -0.0522 V           ; 0.298 V                              ; 0.208 V                              ; 6.96e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.73e-07 V                  ; 3.13 V             ; -0.0522 V          ; 0.298 V                             ; 0.208 V                             ; 6.96e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.28e-06 V                   ; 3.09 V              ; 2.28e-06 V          ; 0.091 V                              ; 0.125 V                              ; 1.33e-09 s                  ; 3.61e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.28e-06 V                  ; 3.09 V             ; 2.28e-06 V         ; 0.091 V                             ; 0.125 V                             ; 1.33e-09 s                 ; 3.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0396 V           ; 0.18 V                               ; 0.073 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0396 V          ; 0.18 V                              ; 0.073 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 15624    ; 0        ; 68       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 15624    ; 0        ; 68       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 259      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 259      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 11    ; 11   ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 291   ; 291  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov 06 11:46:37 2015
Info: Command: quartus_sta ArrayUltrasound -c ArrayUltrasound
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 319 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ArrayUltrasound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sysclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Pr_Gate was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: End_Gate was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RX_Gate was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: FCO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RX_Gate_Reg was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CC3200_SPI_CS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Envelop was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CC3200_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Transmit:Transmit_Inst|Pr_Gate_Reg1 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: PLL_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: LVDS_AD_inst_A|altlvds_rx_component|auto_generated|lvds_rx_pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: LVDS_AD_inst_A|altlvds_rx_component|auto_generated|lvds_rx_pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 45.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.091         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.979         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.319         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.411         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 665 megabytes
    Info: Processing ended: Fri Nov 06 11:46:43 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


