$date
	Tue Dec 15 19:15:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_mux16_tb $end
$var wire 16 ! Q [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 16 % A [15:0] $end
$var wire 16 & B [15:0] $end
$var wire 1 $ S $end
$var reg 16 ' Q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#1000
b1000000000000 !
b1000000000000 '
0$
b1 #
b1 &
b1000000000000 "
b1000000000000 %
#2000
b1 !
b1 '
1$
#3000
b1000100010000 !
b1000100010000 '
0$
b10001 #
b10001 &
b1000100010000 "
b1000100010000 %
#4000
b100010001 !
b100010001 '
1$
b100010001 #
b100010001 &
#5000
