<stg><name>conv1_p</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="92">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="6">
<condition id="104">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="94">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="3" to="2">
<condition id="102">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="5">
<condition id="95">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="4" to="3">
<condition id="100">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="4">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="7">
<condition id="106">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="6" to="31">
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="8">
<condition id="108">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="7" to="6">
<condition id="148">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="110">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="8" to="7">
<condition id="146">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="24">
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="10">
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="10" to="9">
<condition id="135">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="12">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="12" to="13">
<condition id="118">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="10">
<condition id="133">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="13" to="14">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="14" to="15">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="15" to="16">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="16" to="17">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="17" to="18">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="18" to="19">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="19" to="20">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="20" to="21">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="21" to="22">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="22" to="23">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="23" to="12">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="24" to="25">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="25" to="26">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="26" to="27">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="27" to="28">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="28" to="29">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="29" to="30">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="30" to="8">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="31" to="32">
<condition id="152">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="32" to="33">
<condition id="154">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="31">
<condition id="164">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="33" to="34">
<condition id="155">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="33" to="32">
<condition id="162">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="34" to="35">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="35" to="36">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="36" to="33">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_43, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond11 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_43 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_43"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond11, label %.preheader19.preheader, label %.preheader21.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader21.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader21.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
.preheader21.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader21.preheader:3  %tmp_438 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="6">
<![CDATA[
.preheader21.preheader:4  %p_shl1_cast = zext i6 %tmp_438 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader21.preheader:5  %tmp_439 = add i11 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:7  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader21:0  %h = phi i6 [ %h_43, %2 ], [ 1, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21:1  %exitcond10 = icmp eq i6 %h, -31

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:3  br i1 %exitcond10, label %.loopexit.loopexit, label %.preheader20.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="6">
<![CDATA[
.preheader20.preheader:0  %tmp_144_cast = zext i6 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader20.preheader:1  %tmp_445 = add i11 %tmp_144_cast, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader20.preheader:2  %p_shl2_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_445, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader20.preheader:3  %tmp_355 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_445, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="12">
<![CDATA[
.preheader20.preheader:4  %p_shl3_cast = zext i12 %tmp_355 to i16

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20.preheader:5  %tmp_446 = add i16 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:6  br label %.preheader20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader20:0  %w = phi i6 [ %w_42, %1 ], [ 1, %.preheader20.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader20:1  %exitcond9 = icmp eq i6 %w, -31

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:3  br i1 %exitcond9, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="6">
<![CDATA[
:1  %tmp_146_cast = zext i6 %w to i16

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_452 = add i16 %tmp_446, %tmp_146_cast

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %w_42 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_42"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_43 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_43"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
:3  %tmp_602_cast = zext i16 %tmp_452 to i64

]]></Node>
<StgValue><ssdm name="tmp_602_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr = getelementptr [27744 x float]* %output_r, i64 0, i64 %tmp_602_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:5  store float %bias_load, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader19:0  %co1 = phi i5 [ %co_44, %.preheader19.loopexit ], [ 0, %.preheader19.preheader ]

]]></Node>
<StgValue><ssdm name="co1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:1  %exitcond8 = icmp eq i5 %co1, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:3  %co_44 = add i5 %co1, 1

]]></Node>
<StgValue><ssdm name="co_44"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond8, label %.preheader13.preheader, label %.preheader18.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
.preheader18.preheader:0  %tmp_cast = zext i5 %co1 to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader18.preheader:1  %tmp_440 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="7">
<![CDATA[
.preheader18.preheader:2  %p_shl6_cast = zext i7 %tmp_440 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader18.preheader:3  %tmp_441 = sub i8 %p_shl6_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
.preheader18.preheader:4  %tmp_587_cast = sext i8 %tmp_441 to i9

]]></Node>
<StgValue><ssdm name="tmp_587_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18.preheader:5  %tmp_442 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="10">
<![CDATA[
.preheader18.preheader:6  %p_shl4_cast = zext i10 %tmp_442 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader18.preheader:7  %tmp_443 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="6">
<![CDATA[
.preheader18.preheader:8  %p_shl5_cast = zext i6 %tmp_443 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader18.preheader:9  %tmp_444 = add i11 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:10  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader18:0  %h2 = phi i6 [ %h_44, %5 ], [ 1, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader18:1  %exitcond7 = icmp eq i6 %h2, -31

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:3  br i1 %exitcond7, label %.preheader19.loopexit, label %.preheader17.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="6">
<![CDATA[
.preheader17.preheader:0  %tmp_145_cast = zext i6 %h2 to i11

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader17.preheader:1  %tmp_450 = add i11 %tmp_145_cast, %tmp_444

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader17.preheader:2  %p_shl7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_450, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader17.preheader:3  %tmp_356 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_450, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="12">
<![CDATA[
.preheader17.preheader:4  %p_shl8_cast = zext i12 %tmp_356 to i16

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader17.preheader:5  %tmp_451 = add i16 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:6  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.loopexit:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader17:0  %w3 = phi i6 [ %w_43, %4 ], [ 1, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="w3"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17:1  %exitcond6 = icmp eq i6 %w3, -31

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:3  br i1 %exitcond6, label %5, label %.preheader16.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_44 = add i6 %h2, 1

]]></Node>
<StgValue><ssdm name="h_44"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader16:0  %ci = phi i2 [ %ci_8, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16:1  %sum = phi float [ %sum_1, %.preheader16.loopexit ], [ 0.000000e+00, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:2  %exitcond5 = icmp eq i2 %ci, -1

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:4  %ci_8 = add i2 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_8"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:5  br i1 %exitcond5, label %4, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="2">
<![CDATA[
.preheader15.preheader:0  %tmp_151_cast = zext i2 %ci to i9

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader15.preheader:1  %tmp_457 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="7">
<![CDATA[
.preheader15.preheader:2  %p_shl10_cast = zext i7 %tmp_457 to i8

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader15.preheader:3  %tmp_458 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="3">
<![CDATA[
.preheader15.preheader:4  %p_shl11_cast = zext i3 %tmp_458 to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader15.preheader:5  %tmp_459 = add i8 %p_shl11_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader:6  %tmp_460 = add i9 %tmp_587_cast, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader15.preheader:7  %tmp_612_cast = sext i9 %tmp_460 to i64

]]></Node>
<StgValue><ssdm name="tmp_612_cast"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader15.preheader:8  %tmp_359 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_460, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="11">
<![CDATA[
.preheader15.preheader:9  %p_shl9 = sext i11 %tmp_359 to i64

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader15.preheader:10  %tmp_461 = sub i64 %p_shl9, %tmp_612_cast

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:11  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="6">
<![CDATA[
:0  %tmp_149_cast = zext i6 %w3 to i16

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_456 = add i16 %tmp_451, %tmp_149_cast

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_608_cast = zext i16 %tmp_456 to i64

]]></Node>
<StgValue><ssdm name="tmp_608_cast"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_16 = getelementptr [27744 x float]* %output_r, i64 0, i64 %tmp_608_cast

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="15">
<![CDATA[
:4  %output_load_5 = load float* %output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader15:0  %m = phi i2 [ 0, %.preheader15.preheader ], [ %m_7, %.preheader15.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15:1  %sum_1 = phi float [ %sum, %.preheader15.preheader ], [ %sum_2, %.preheader15.loopexit ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:2  %exitcond4 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:4  %m_7 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:5  br i1 %exitcond4, label %.preheader16.loopexit, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="2">
<![CDATA[
.preheader14.preheader:0  %tmp_152 = zext i2 %m to i64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader14.preheader:1  %tmp_462 = add i64 %tmp_461, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="64">
<![CDATA[
.preheader14.preheader:2  %tmp_360 = trunc i64 %tmp_462 to i11

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="64">
<![CDATA[
.preheader14.preheader:3  %tmp_361 = trunc i64 %tmp_462 to i9

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader14.preheader:4  %p_shl14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_361, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader14.preheader:5  %tmp_463 = sub i11 %p_shl14_cast, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14.preheader:6  %tmp1 = add i2 -1, %m

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="2">
<![CDATA[
.preheader14.preheader:7  %tmp1_cast = sext i2 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14.preheader:8  %tmp_153 = add i6 %h2, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
.preheader14.preheader:9  %tmp_154_cast = zext i6 %tmp_153 to i8

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14.preheader:10  %tmp_464 = add i8 %tmp_459, %tmp_154_cast

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.loopexit:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader14.preheader:11  %p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_464, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader14.preheader:12  %tmp_362 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_464, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="9">
<![CDATA[
.preheader14.preheader:13  %p_shl13_cast = zext i9 %tmp_362 to i13

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader14.preheader:14  %tmp_465 = add i13 %p_shl13_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:15  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14:0  %sum_2 = phi float [ %sum_15, %3 ], [ %sum_1, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader14:1  %n = phi i2 [ %n_7, %3 ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:2  %exitcond3 = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:3  %empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:4  %n_7 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_7"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:5  br i1 %exitcond3, label %.preheader15.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="2">
<![CDATA[
:0  %tmp_155_cast = zext i2 %n to i11

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_466 = add i11 %tmp_463, %tmp_155_cast

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="2">
<![CDATA[
:6  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_156 = add i6 %w3, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="6">
<![CDATA[
:8  %tmp_157_cast = zext i6 %tmp_156 to i13

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_467 = add i13 %tmp_465, %tmp_157_cast

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.loopexit:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_622_cast = zext i11 %tmp_466 to i64

]]></Node>
<StgValue><ssdm name="tmp_622_cast"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_addr = getelementptr [648 x float]* %weight, i64 0, i64 %tmp_622_cast

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:4  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
:10  %tmp_623_cast = zext i13 %tmp_467 to i64

]]></Node>
<StgValue><ssdm name="tmp_623_cast"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr = getelementptr [3468 x float]* %input_r, i64 0, i64 %tmp_623_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:4  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
:12  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_158 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_158 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_158 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="186" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_158 = fmul float %weight_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_15 = fadd float %sum_2, %tmp_158

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="188" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_15 = fadd float %sum_2, %tmp_158

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_15 = fadd float %sum_2, %tmp_158

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_15 = fadd float %sum_2, %tmp_158

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_15 = fadd float %sum_2, %tmp_158

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="193" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="15">
<![CDATA[
:4  %output_load_5 = load float* %output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_150 = fadd float %output_load_5, %sum

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_150 = fadd float %output_load_5, %sum

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %w_43 = add i6 %w3, 1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_150 = fadd float %output_load_5, %sum

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="198" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_150 = fadd float %output_load_5, %sum

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="199" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_150 = fadd float %output_load_5, %sum

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="200" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:6  store float %tmp_150, float* %output_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %co4 = phi i5 [ %co_45, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:1  %exitcond2 = icmp eq i5 %co4, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:3  %co_45 = add i5 %co4, 1

]]></Node>
<StgValue><ssdm name="co_45"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond2, label %9, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader12.preheader:0  %tmp_447 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="10">
<![CDATA[
.preheader12.preheader:1  %p_shl15_cast = zext i10 %tmp_447 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader12.preheader:2  %tmp_448 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="6">
<![CDATA[
.preheader12.preheader:3  %p_shl16_cast = zext i6 %tmp_448 to i11

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:4  %tmp_449 = add i11 %p_shl16_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:5  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader12:0  %h5 = phi i6 [ %h_45, %8 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:1  %exitcond1 = icmp eq i6 %h5, -31

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond1, label %.preheader13.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_147_cast = zext i6 %h5 to i11

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1  %tmp_453 = add i11 %tmp_147_cast, %tmp_449

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader.preheader:2  %p_shl17_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_453, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_357 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_453, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader:4  %p_shl18_cast = zext i12 %tmp_357 to i16

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5  %tmp_454 = add i16 %p_shl17_cast, %p_shl18_cast

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="226" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %w6 = phi i6 [ %w_44, %._crit_edge ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="227" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %w6, -31

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="228" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %8, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="6">
<![CDATA[
:0  %tmp_148_cast = zext i6 %w6 to i16

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="231" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_455 = add i16 %tmp_454, %tmp_148_cast

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_607_cast = zext i16 %tmp_455 to i64

]]></Node>
<StgValue><ssdm name="tmp_607_cast"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_15 = getelementptr [27744 x float]* %output_r, i64 0, i64 %tmp_607_cast

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="15">
<![CDATA[
:4  %output_load = load float* %output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_45 = add i6 %h5, 1

]]></Node>
<StgValue><ssdm name="h_45"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="237" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="15">
<![CDATA[
:4  %output_load = load float* %output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:5  %output_load_to_int = bitcast float %output_load to i32

]]></Node>
<StgValue><ssdm name="output_load_to_int"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_358 = trunc i32 %output_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs = icmp eq i23 %tmp_358, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_39 = fcmp olt float %output_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="244" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_38 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_40 = and i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_40, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:0  store float 0.000000e+00, float* %output_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:0  %w_44 = add i6 %w6, 1

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
