/* Copyright (c) HiSilicon (Shanghai) Technologies Co., Ltd. 2022-2022. All rights reserved. */
#define CONFIG_DEV_W33 1
#define CONFIG_W33_DEV_NUM 1
#define CONFIG_W33_UART 1
#define CONFIG_W33_WAKEUP_TYPE_UART 1
#define CONFIG_W33_TCXO_FREQ_40M 1
#define CONFIG_W33_CLKPLL_CLK_DIFF_INPUT 1
#define CONFIG_W33_TCXO_FREQ 40000000
#define CONFIG_W33_UART_BAUDRATE 2000000
#define CONFIG_W33_UART_WITH_FLOWCTRL 1
#define CONFIG_W33_CLKPLL_CLK_SEL 1
#define CONFIG_FILE_BY_ARRAY 1
#define CONFIG_OSAL_DEFINED 1
#define CONFIG_LIBBOUNDSCHECK_IMPLEMENTED 1
#define CONFIG_BOARD_DYNAMIC_ALLOC 1
#define CONFIG_FIRMWARE_CFG_HANDLE_PRIV 1
#define CONFIG_FIRMWARE_FILE_READ_BUF_LEN 1029
#define CONFIG_PM_WAKEUP_BY_UART 1
#define CONFIG_PM_MANAGE_LOWPOWER 1
#define CONFIG_XMIT_WITH_UART 1
#define CONFIG_UART_RX_MODE_BUFFED 1
#define CONFIG_XFER_PACKET_TIOT 1
#define CONFIG_XFER_DEFAULT_RX_BUFF 1
#define CONFIG_XFER_RX_BUFF_SIZE 16
