Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/iddr_intel.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/iddr_intel --family="Agilex 7" --part=AGFB014R24B2E2V
Info: iddr_intel.gpio_0: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/iddr_intel.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/iddr_intel --family="Agilex 7" --part=AGFB014R24B2E2V
Info: iddr_intel.gpio_0: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Info: iddr_intel: "Transforming system: iddr_intel"
Info: iddr_intel: "Naming system components in system: iddr_intel"
Info: iddr_intel: "Processing generation queue"
Info: iddr_intel: "Generating: iddr_intel"
Info: iddr_intel: "Generating: iddr_intel_altera_gpio_2210_id4velq"
Info: iddr_intel: "Generating: altera_gpio"
Info: iddr_intel: Done "iddr_intel" with 3 modules, 3 files
Info: Finished: Create HDL design files for synthesis
