// Seed: 3931558598
module module_0 #(
    parameter id_10 = 32'd72
) (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    output wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    output uwire id_7
);
  logic [7:0] id_9;
  defparam id_10 = id_9[1];
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    inout tri1 id_3,
    input supply1 id_4,
    input tri1 id_5
);
  wire id_7;
  assign id_3 = id_4;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
