
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
402default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
˜
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
™
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
•
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2°
›/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc2default:default2:
&MainDesign_i/processing_system7_0/inst2default:defaultZ20-848
º
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2°
›/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc2default:default2:
&MainDesign_i/processing_system7_0/inst2default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2 
‹/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc2default:default22
MainDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2 
‹/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc2default:default22
MainDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2ª
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-848
¬
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ª
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2¤
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-848
ù
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
MainDesign_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default22
MainDesign_i/proc_sys_reset/U02default:default2¦
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default2
552default:default8@Z12-1399
¦
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¤
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc2default:default22
MainDesign_i/proc_sys_reset/U02default:defaultZ20-847
–
$Parsing XDC File [%s] for cell '%s'
848*designutils2 
‹/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-848
Ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2 
‹/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2š
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-848
ä
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2/
MainDesign_i/clk_wiz_0/inst2default:default2'
[get_ports clk_in1]2default:default2/
MainDesign_i/clk_wiz_0/inst2default:default2œ
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2
552default:default8@Z12-1399
ä
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2/
MainDesign_i/clk_wiz_0/inst2default:default2'
[get_ports clk_in1]2default:default2/
MainDesign_i/clk_wiz_0/inst2default:default2œ
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2
562default:default8@Z12-1399
ù
%Done setting XDC timing constraints.
35*timing2œ
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2
562default:default8@Z38-35
ì
Deriving generated clocks
2*timing2œ
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2
562default:default8@Z38-2
™
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2š
…/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc2default:default2/
MainDesign_i/clk_wiz_0/inst2default:defaultZ20-847
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2œ
‡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
«
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2œ
‡/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
´
$Parsing XDC File [%s] for cell '%s'
848*designutils2ª
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
½
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ª
•/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
®
$Parsing XDC File [%s] for cell '%s'
848*designutils2¤
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
›
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:default2¦
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2
552default:default8@Z12-1399
·
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¤
/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc2default:default2C
/MainDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
»
Parsing XDC File [%s]
179*designutils2„
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-179

No pins matched '%s'.
508*	planAhead2A
-tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT02default:default2†
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1012default:default8@Z12-508
Ì
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2*
create_generated_clock2default:default2
objects2default:default2†
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1012default:default8@Z12-1387
û
No clocks matched '%s'.
627*	planAhead2
	hdmio_clk2default:default2†
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-627
¥
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2†
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-626
Ä
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2$
set_clock_groups2default:default2
group2default:default2†
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-1387
Ä
Finished Parsing XDC File [%s]
178*designutils2„
p/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-178
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
Ž/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
Ž/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc2default:default2?
+MainDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2±
œ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-848
³
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2.
[get_ports vid_io_out_clk]2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2³
œ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2
22default:default8@Z12-1399
©
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2$
[get_ports aclk]2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:default2³
œ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2
32default:default8@Z12-1399
É
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2±
œ/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2H
4MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-847
²
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
”/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-848
»
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
”/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-847
²
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
”/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-848
»
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
”/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2B
.MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2›
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-848
ø
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2#
[get_ports clk]2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2
22default:default8@Z12-1399
ÿ
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2*
[get_ports s_axi_aclk]2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:default2
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2
32default:default8@Z12-1399
¦
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2›
†/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc2default:default2;
'MainDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-847
Å
Parsing XDC File [%s]
179*designutils2Ž
z/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/impl_1/.Xil/Vivado-9471-agilehw-laptop/dcp/MainDesign_wrapper.xdc2default:defaultZ20-179
Î
Finished Parsing XDC File [%s]
178*designutils2Ž
z/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/impl_1/.Xil/Vivado-9471-agilehw-laptop/dcp/MainDesign_wrapper.xdc2default:defaultZ20-178
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
ï
!Unisim Transformation Summary:
%s111*project2²
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:522default:default2
00:00:562default:default2
872.4182default:default2
412.4882default:defaultZ17-268


End Record