{"sha": "25846b50895262d38e1271bb19def833f9a63182", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjU4NDZiNTA4OTUyNjJkMzhlMTI3MWJiMTlkZWY4MzNmOWE2MzE4Mg==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2018-06-27T14:33:16Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2018-06-27T14:33:16Z"}, "message": "[AArch64] Add support for Arm Cortex-A76\n\nThe Cortex-A76 is an Armv8.2-A processor with dotproduct and FP16 support.\nIt can be paired with the Cortex-A55 and hence the option\n-mcpu/-mtune=cortex-a76.cortex-a55 is also introduced.\n\nBootstrapped and tested on aarch64-none-linux-gnu. \n\n\t* config/aarch64/aarch64-cores.def (cortex-a76): New entry.\n\t(cortex-a76.cortex-a55): Likewise.\n\t* config/aarch64/aarch64-tune.md: Regenerate.\n\t* doc/invoke.texi (AArch64 Options): Document cortex-a76 and\n\tcortex-a76.cortex-a55.\n\nFrom-SVN: r262186", "tree": {"sha": "7ace1d5410a67565521135562eafb8b29762c007", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7ace1d5410a67565521135562eafb8b29762c007"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/25846b50895262d38e1271bb19def833f9a63182", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/25846b50895262d38e1271bb19def833f9a63182", "html_url": "https://github.com/Rust-GCC/gccrs/commit/25846b50895262d38e1271bb19def833f9a63182", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/25846b50895262d38e1271bb19def833f9a63182/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "979bcc9993e5ca82d453d74fa2f6269dc29d321f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/979bcc9993e5ca82d453d74fa2f6269dc29d321f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/979bcc9993e5ca82d453d74fa2f6269dc29d321f"}], "stats": {"total": 21, "additions": 16, "deletions": 5}, "files": [{"sha": "c6dc2da7e4ca6733dd3fbae85f27dd26a6d6fda8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/25846b50895262d38e1271bb19def833f9a63182/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/25846b50895262d38e1271bb19def833f9a63182/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=25846b50895262d38e1271bb19def833f9a63182", "patch": "@@ -1,3 +1,11 @@\n+2018-06-27  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\t* config/aarch64/aarch64-cores.def (cortex-a76): New entry.\n+\t(cortex-a76.cortex-a55): Likewise.\n+\t* config/aarch64/aarch64-tune.md: Regenerate.\n+\t* doc/invoke.texi (AArch64 Options): Document cortex-a76 and\n+\tcortex-a76.cortex-a55.\n+\n 2018-06-27  Jeff Law  <law@redhat.com>\n \n \t* config/v850/t-v850 (MULTILIB_OPTIONS): Remove 8byte-align."}, {"sha": "3d876b8049dfbc3187ee4f13c9c83598e4cbd83e", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=25846b50895262d38e1271bb19def833f9a63182", "patch": "@@ -85,6 +85,7 @@ AARCH64_CORE(\"thunderx2t99\",  thunderx2t99,  thunderx2t99, 8_1A,  AARCH64_FL_FOR\n /* ARM ('A') cores. */\n AARCH64_CORE(\"cortex-a55\",  cortexa55, cortexa53, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa53, 0x41, 0xd05, -1)\n AARCH64_CORE(\"cortex-a75\",  cortexa75, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa73, 0x41, 0xd0a, -1)\n+AARCH64_CORE(\"cortex-a76\",  cortexa76, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa72, 0x41, 0xd0b, -1)\n \n /* ARMv8.4-A Architecture Processors.  */\n \n@@ -101,5 +102,6 @@ AARCH64_CORE(\"cortex-a73.cortex-a53\",  cortexa73cortexa53, cortexa53, 8A,  AARCH\n /* ARM DynamIQ big.LITTLE configurations.  */\n \n AARCH64_CORE(\"cortex-a75.cortex-a55\",  cortexa75cortexa55, cortexa53, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa73, 0x41, AARCH64_BIG_LITTLE (0xd0a, 0xd05), -1)\n+AARCH64_CORE(\"cortex-a76.cortex-a55\",  cortexa76cortexa55, cortexa53, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa72, 0x41, AARCH64_BIG_LITTLE (0xd0b, 0xd05), -1)\n \n #undef AARCH64_CORE"}, {"sha": "f82222c8f6a82b325194e31d61c734e3f96e0196", "filename": "gcc/config/aarch64/aarch64-tune.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md?ref=25846b50895262d38e1271bb19def833f9a63182", "patch": "@@ -1,5 +1,5 @@\n ;; -*- buffer-read-only: t -*-\n ;; Generated automatically by gentune.sh from aarch64-cores.def\n (define_attr \"tune\"\n-\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,xgene1,falkor,qdf24xx,exynosm1,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55\"\n+\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,xgene1,falkor,qdf24xx,exynosm1,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55\"\n \t(const (symbol_ref \"((enum attr_tune) aarch64_tune)\")))"}, {"sha": "1014022d6bc72b4bf9c54f4385b6a7771b7f7e9d", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 5, "deletions": 4, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/25846b50895262d38e1271bb19def833f9a63182/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=25846b50895262d38e1271bb19def833f9a63182", "patch": "@@ -14665,18 +14665,19 @@ Specify the name of the target processor for which GCC should tune the\n performance of the code.  Permissible values for this option are:\n @samp{generic}, @samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a55},\n @samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75},\n-@samp{exynos-m1}, @samp{falkor}, @samp{qdf24xx}, @samp{saphira},\n-@samp{xgene1}, @samp{vulcan}, @samp{thunderx},\n+@samp{cortex-a76}, @samp{exynos-m1}, @samp{falkor}, @samp{qdf24xx},\n+@samp{saphira}, @samp{xgene1}, @samp{vulcan}, @samp{thunderx},\n @samp{thunderxt88}, @samp{thunderxt88p1}, @samp{thunderxt81},\n @samp{thunderxt83}, @samp{thunderx2t99}, @samp{cortex-a57.cortex-a53},\n @samp{cortex-a72.cortex-a53}, @samp{cortex-a73.cortex-a35},\n @samp{cortex-a73.cortex-a53}, @samp{cortex-a75.cortex-a55},\n+@samp{cortex-a76.cortex-a55}\n @samp{native}.\n \n The values @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53},\n @samp{cortex-a73.cortex-a35}, @samp{cortex-a73.cortex-a53},\n-@samp{cortex-a75.cortex-a55} specify that GCC should tune for a\n-big.LITTLE system.\n+@samp{cortex-a75.cortex-a55}, @samp{cortex-a76.cortex-a55} specify that GCC\n+should tune for a big.LITTLE system.\n \n Additionally on native AArch64 GNU/Linux systems the value\n @samp{native} tunes performance to the host system.  This option has no effect"}]}