{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 678, "design__instance__area": 6588.82, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0002676659496501088, "power__switching__total": 6.920963642187417e-05, "power__leakage__total": 5.271967751241391e-08, "power__total": 0.0003369282931089401, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2557492900956224, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25590150167660336, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8218383983744558, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.22057556405715, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.821838, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.354048, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2607709400003264, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26091371468533114, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.87321208291279, "timing__setup__ws__corner:nom_ss_100C_1v60": 13.075606745226791, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.873212, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.211107, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2543015037194138, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2544608207279533, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4463554097117206, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.40328286296328, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.446355, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.592398, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2539520055013773, "clock__skew__worst_setup": 0.25405508971212915, "timing__hold__ws": 0.4394559285300569, "timing__setup__ws": 12.895775479147291, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.439456, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.172338, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9638, "design__instance__area__stdcell": 17799.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0271499, "design__instance__utilization__stdcell": 0.0271499, "design__rows": 1278, "design__rows:unithd": 1278, "design__sites": 523980, "design__sites:unithd": 523980, "design__instance__count__class:inverter": 97, "design__instance__area__class:inverter": 369.104, "design__instance__count__class:sequential_cell": 84, "design__instance__area__class:sequential_cell": 2114.53, "design__instance__count__class:multi_input_combinational_cell": 257, "design__instance__area__class:multi_input_combinational_cell": 1861.79, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 187, "design__instance__area__class:timing_repair_buffer": 1826.75, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 19546.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 13, "design__instance__area__class:clock_buffer": 261.501, "design__instance__count__class:clock_inverter": 2, "design__instance__area__class:clock_inverter": 60.0576, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 169, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 38, "design__instance__area__class:antenna_cell": 95.0912, "antenna_diodes_count": 0, "route__net": 647, "route__net__special": 2, "route__drc_errors__iter:0": 83, "route__wirelength__iter:0": 20054, "route__drc_errors__iter:1": 13, "route__wirelength__iter:1": 19971, "route__drc_errors__iter:2": 14, "route__wirelength__iter:2": 19982, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 19994, "route__drc_errors": 0, "route__wirelength": 19994, "route__vias": 3637, "route__vias__singlecut": 3637, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1754.18, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2551839645154948, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2552916561519291, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8170601093636324, "timing__setup__ws__corner:min_tt_025C_1v80": 16.339889903620428, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.81706, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.370396, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25963973372854315, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25974120811586376, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8652684369469354, "timing__setup__ws__corner:min_ss_100C_1v60": 13.230407366374386, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.865268, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.240257, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2539520055013773, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25405508971212915, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4394559285300569, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.498632371728437, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.439456, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.610397, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.256330824932368, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2567038598791922, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8261452866756913, "timing__setup__ws__corner:max_tt_025C_1v80": 16.090889076615273, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.826145, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.333456, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2621196389687849, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.262473133989823, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8806750022953862, "timing__setup__ws__corner:max_ss_100C_1v60": 12.895775479147291, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.880675, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.172338, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25466870999519386, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25505590028598235, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4533981096676114, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.296458088691057, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.453398, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.573605, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 28, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79986, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000139403, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000121907, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 7.31917e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000121907, "design_powergrid__voltage__worst": 0.000121907, "design_powergrid__voltage__worst__net:vccd1": 1.79986, "design_powergrid__drop__worst": 0.000139403, "design_powergrid__drop__worst__net:vccd1": 0.000139403, "design_powergrid__voltage__worst__net:vssd1": 0.000121907, "design_powergrid__drop__worst__net:vssd1": 0.000121907, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.85e-07, "ir__drop__worst": 0.000139, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}