
State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_ctlr_state
Name g_reconfig_ip.adce_ctlr_state.ADCE_TRIG_DONE g_reconfig_ip.adce_ctlr_state.AVMM_PAUSE g_reconfig_ip.adce_ctlr_state.CTL_GO g_reconfig_ip.adce_ctlr_state.CHANNEL_ADDR_WRITE g_reconfig_ip.adce_ctlr_state.CTL_MODE_SELECT g_reconfig_ip.adce_ctlr_state.CTL_REG_ADDR_WRITE g_reconfig_ip.adce_ctlr_state.000 
g_reconfig_ip.adce_ctlr_state.000 0 0 0 0 0 0 0 
g_reconfig_ip.adce_ctlr_state.CTL_REG_ADDR_WRITE 0 0 0 0 0 1 1 
g_reconfig_ip.adce_ctlr_state.CTL_MODE_SELECT 0 0 0 0 1 0 1 
g_reconfig_ip.adce_ctlr_state.CHANNEL_ADDR_WRITE 0 0 0 1 0 0 1 
g_reconfig_ip.adce_ctlr_state.CTL_GO 0 0 1 0 0 0 1 
g_reconfig_ip.adce_ctlr_state.AVMM_PAUSE 0 1 0 0 0 0 1 
g_reconfig_ip.adce_ctlr_state.ADCE_TRIG_DONE 1 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_state
Name oc_state.OC_DONE oc_state.OC_WRITE oc_state.OC_MODIFY oc_state.OC_READ oc_state.OC_TURN_RX_BUFFER_ON oc_state.OC_RESTORE_PCIE_EQZ_MUX oc_state.OC_RESTORE_PCIE_ADCE_MUX oc_state.OC_PROCESS_HF oc_state.OC_PROCESS_LF oc_state.OC_WAIT oc_state.OC_WR_HF_REG oc_state.OC_WR_LF_REG oc_state.OC_SWEEP oc_state.OC_WR_ALL_REGS oc_state.OC_SETUP_LOCALS oc_state.OC_SETUP_TESTBUS oc_state.OC_SETUP_PCIE_ADCE_MUX oc_state.OC_SETUP_PCIE_EQZ_MUX oc_state.OC_TURN_RX_BUFFER_OFF oc_state.OC_IDLE 
oc_state.OC_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
oc_state.OC_TURN_RX_BUFFER_OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
oc_state.OC_SETUP_PCIE_EQZ_MUX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
oc_state.OC_SETUP_PCIE_ADCE_MUX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
oc_state.OC_SETUP_TESTBUS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
oc_state.OC_SETUP_LOCALS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
oc_state.OC_WR_ALL_REGS 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
oc_state.OC_SWEEP 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
oc_state.OC_WR_LF_REG 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
oc_state.OC_WR_HF_REG 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
oc_state.OC_WAIT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_PROCESS_LF 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_PROCESS_HF 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_RESTORE_PCIE_ADCE_MUX 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_RESTORE_PCIE_EQZ_MUX 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_TURN_RX_BUFFER_ON 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_READ 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_MODIFY 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_WRITE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
oc_state.OC_DONE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|oc_return_state
Name oc_return_state.OC_DONE oc_return_state.OC_TURN_RX_BUFFER_ON oc_return_state.OC_RESTORE_PCIE_EQZ_MUX oc_return_state.OC_WR_ALL_REGS oc_return_state.OC_SETUP_TESTBUS oc_return_state.OC_SETUP_PCIE_ADCE_MUX oc_return_state.OC_SETUP_PCIE_EQZ_MUX oc_return_state.OC_IDLE 
oc_return_state.OC_IDLE 0 0 0 0 0 0 0 0 
oc_return_state.OC_SETUP_PCIE_EQZ_MUX 0 0 0 0 0 0 1 1 
oc_return_state.OC_SETUP_PCIE_ADCE_MUX 0 0 0 0 0 1 0 1 
oc_return_state.OC_SETUP_TESTBUS 0 0 0 0 1 0 0 1 
oc_return_state.OC_WR_ALL_REGS 0 0 0 1 0 0 0 1 
oc_return_state.OC_RESTORE_PCIE_EQZ_MUX 0 0 1 0 0 0 0 1 
oc_return_state.OC_TURN_RX_BUFFER_ON 0 1 0 0 0 0 0 1 
oc_return_state.OC_DONE 1 0 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|changes_state
Name changes_state.CHANGES_DONE changes_state.CHANGES_WRITE changes_state.CHANGES_MODIFY changes_state.CHANGES_READ changes_state.CHANGES_SELECTION changes_state.CHANGES_IDLE 
changes_state.CHANGES_IDLE 0 0 0 0 0 0 
changes_state.CHANGES_SELECTION 0 0 0 0 1 1 
changes_state.CHANGES_READ 0 0 0 1 0 1 
changes_state.CHANGES_MODIFY 0 0 1 0 0 1 
changes_state.CHANGES_WRITE 0 1 0 0 0 1 
changes_state.CHANGES_DONE 1 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|g2g3_hold_ltssm.hold_state
Name g2g3_hold_ltssm.hold_state.INACT g2g3_hold_ltssm.hold_state.HOLD_AEQ g2g3_hold_ltssm.hold_state.HOLD 
g2g3_hold_ltssm.hold_state.INACT 0 0 0 
g2g3_hold_ltssm.hold_state.HOLD 1 0 1 
g2g3_hold_ltssm.hold_state.HOLD_AEQ 1 1 0 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_reconfig_driver:xcvrdrvgen3x4|g_reconfig_ip.adce_on_ctlr
Name g_reconfig_ip.adce_on_ctlr.00 g_reconfig_ip.adce_on_ctlr.CTLR_POWERDOWN g_reconfig_ip.adce_on_ctlr.CTLR_ON 
g_reconfig_ip.adce_on_ctlr.00 0 0 0 
g_reconfig_ip.adce_on_ctlr.CTLR_ON 1 0 1 
g_reconfig_ip.adce_on_ctlr.CTLR_POWERDOWN 1 1 0 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_analog_datactrl:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
Name state.STATE_GO_WRAGAIN state.STATE_LOCK_CHK state.STATE_RMW_WR state.STATE_RMW_GO2 state.STATE_RMW_WAIT state.STATE_RMW_RD state.STATE_RMW_GO state.STATE_READ state.STATE_GO state.STATE_IDLE 
state.STATE_IDLE 0 0 0 0 0 0 0 0 0 0 
state.STATE_GO 0 0 0 0 0 0 0 0 1 1 
state.STATE_READ 0 0 0 0 0 0 0 1 0 1 
state.STATE_RMW_GO 0 0 0 0 0 0 1 0 0 1 
state.STATE_RMW_RD 0 0 0 0 0 1 0 0 0 1 
state.STATE_RMW_WAIT 0 0 0 0 1 0 0 0 0 1 
state.STATE_RMW_GO2 0 0 0 1 0 0 0 0 0 1 
state.STATE_RMW_WR 0 0 1 0 0 0 0 0 0 1 
state.STATE_LOCK_CHK 0 1 0 0 0 0 0 0 0 1 
state.STATE_GO_WRAGAIN 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|chnl_tester:test_channels[0].chnl_tester_i|rState
Name rState.11 rState.10 rState.01 rState.00 
rState.00 0 0 0 0 
rState.01 0 0 1 1 
rState.10 0 1 0 1 
rState.11 1 0 0 1 

State Machine - |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState
Name rState~3 rState~2 
rState.00 0 0 
rState.01 0 1 
rState.10 1 0 
rState.11 1 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
Name state.ST_CLR_RECONFIG_BASIC_PADDR_MODE state.ST_RELEASE_REQ state.ST_START_AGAIN state.ST_CHECK_CTRLLOCK state.ST_READ_RECONFIG_BASIC_DATA state.ST_SET_RECONFIG_BASIC_READ state.ST_SET_RECONFIG_BASIC_WRITE state.ST_WRITE_DATA_TO_RECONFIG_BASIC state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK state.ST_SET_RECONFIG_BASIC_PADDR_MODE state.ST_CHECK_PHY_ADD_LEGAL state.ST_READ_PHY_ADDRESS state.ST_WRITE_RECONFIG_BASIC_LCH state.ST_REQ_MUTEX state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.ST_REQ_MUTEX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.ST_WRITE_RECONFIG_BASIC_LCH 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.ST_READ_PHY_ADDRESS 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.ST_CHECK_PHY_ADD_LEGAL 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_PADDR_MODE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.ST_WRITE_DATA_TO_RECONFIG_BASIC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_WRITE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_READ 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ST_READ_RECONFIG_BASIC_DATA 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CHECK_CTRLLOCK 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_START_AGAIN 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_RELEASE_REQ 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CLR_RECONFIG_BASIC_PADDR_MODE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes|serdes_rst_state
Name serdes_rst_state~5 serdes_rst_state~4 
serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT 0 0 
serdes_rst_state.IDLE_ST_CNT 0 1 
serdes_rst_state.STABLE_TX_PLL_ST_CNT 1 0 
serdes_rst_state.WAIT_STATE_ST_CNT 1 1 

State Machine - |DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rArbState
Name rArbState.S_TXARB_TRANSMIT_TXR 
rArbState.S_TXARB_TRANSMIT_TXC 0 
rArbState.S_TXARB_TRANSMIT_TXR 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xreconf_cif:adce_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
Name state.ST_CLR_RECONFIG_BASIC_PADDR_MODE state.ST_RELEASE_REQ state.ST_START_AGAIN state.ST_CHECK_CTRLLOCK state.ST_READ_RECONFIG_BASIC_DATA state.ST_SET_RECONFIG_BASIC_READ state.ST_SET_RECONFIG_BASIC_WRITE state.ST_WRITE_DATA_TO_RECONFIG_BASIC state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK state.ST_SET_RECONFIG_BASIC_PADDR_MODE state.ST_CHECK_PHY_ADD_LEGAL state.ST_READ_PHY_ADDRESS state.ST_WRITE_RECONFIG_BASIC_LCH state.ST_REQ_MUTEX state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.ST_REQ_MUTEX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.ST_WRITE_RECONFIG_BASIC_LCH 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.ST_READ_PHY_ADDRESS 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.ST_CHECK_PHY_ADD_LEGAL 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_PADDR_MODE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.ST_WRITE_DATA_TO_RECONFIG_BASIC 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_WRITE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.ST_SET_RECONFIG_BASIC_READ 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.ST_READ_RECONFIG_BASIC_DATA 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CHECK_CTRLLOCK 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_START_AGAIN 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_RELEASE_REQ 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.ST_CLR_RECONFIG_BASIC_PADDR_MODE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|wr_state
Name wr_state.WR_WRITING wr_state.WR_WAIT_FOR_WAITREQUEST wr_state.WR_OC_WRITE wr_state.WR_BB_WRITE wr_state.WR_ADCE_WRITE wr_state.WR_WRITE wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 0 0 0 
wr_state.WR_WRITE 0 0 0 0 0 1 1 
wr_state.WR_ADCE_WRITE 0 0 0 0 1 0 1 
wr_state.WR_BB_WRITE 0 0 0 1 0 0 1 
wr_state.WR_OC_WRITE 0 0 1 0 0 0 1 
wr_state.WR_WAIT_FOR_WAITREQUEST 0 1 0 0 0 0 1 
wr_state.WR_WRITING 1 0 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rd_state
Name rd_state.RD_READING rd_state.RD_WAIT_FOR_WAITREQUEST rd_state.RD_READ rd_state.RD_REQUEST_READ rd_state.RD_ADCE_READ rd_state.RD_IDLE 
rd_state.RD_IDLE 0 0 0 0 0 0 
rd_state.RD_ADCE_READ 0 0 0 0 1 1 
rd_state.RD_REQUEST_READ 0 0 0 1 0 1 
rd_state.RD_READ 0 0 1 0 0 1 
rd_state.RD_WAIT_FOR_WAITREQUEST 0 1 0 0 0 1 
rd_state.RD_READING 1 0 0 0 0 1 

State Machine - |DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl|rr_state
Name rr_state.RR_DONE rr_state.RR_CONVERT rr_state.RR_GET_ACTIVE_STAGE_SETTING rr_state.RR_GET_ACTIVE_STAGE rr_state.RR_IDLE 
rr_state.RR_IDLE 0 0 0 0 0 
rr_state.RR_GET_ACTIVE_STAGE 0 0 0 1 1 
rr_state.RR_GET_ACTIVE_STAGE_SETTING 0 0 1 0 1 
rr_state.RR_CONVERT 0 1 0 0 1 
rr_state.RR_DONE 1 0 0 0 1 

State Machine - |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState
Name rState.11 rState.10 rState.01 rState.00 
rState.00 0 0 0 0 
rState.01 0 0 1 1 
rState.10 0 1 0 1 
rState.11 1 0 0 1 

State Machine - |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr|rState
Name rState.11 rState.10 rState.01 rState.00 
rState.00 0 0 0 0 
rState.01 0 0 1 1 
rState.10 0 1 0 1 
rState.11 1 0 0 1 

State Machine - |DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState
Name rState.101 rState.100 rState.011 rState.010 rState.001 rState.000 
rState.000 0 0 0 0 0 0 
rState.001 0 0 0 0 1 1 
rState.010 0 0 0 1 0 1 
rState.011 0 0 1 0 0 1 
rState.100 0 1 0 0 0 1 
rState.101 1 0 0 0 0 1 
