Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Nov  1 14:22:34 2019
| Host         : DESKTOP-89AAFLI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PIC_LAY_timing_summary_routed.rpt -pb PIC_LAY_timing_summary_routed.pb -rpx PIC_LAY_timing_summary_routed.rpx -warn_on_violation
| Design       : PIC_LAY
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1630 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.919        0.000                      0                 1379        0.172        0.000                      0                 1379        3.000        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
CLOCK_100           {0.000 5.000}      10.000          100.000         
  clk_out1_PLL_108  {0.000 10.000}     20.000          50.000          
  clk_out2_PLL_108  {0.000 20.000}     40.000          25.000          
  clk_out3_PLL_108  {0.000 20.000}     40.000          25.000          
  clkfbout_PLL_108  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_PLL_108       17.455        0.000                      0                   25        0.209        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_PLL_108       33.209        0.000                      0                  150        0.201        0.000                      0                  150       19.500        0.000                       0                   100  
  clk_out3_PLL_108       31.434        0.000                      0                 1106        0.172        0.000                      0                 1106       19.500        0.000                       0                   150  
  clkfbout_PLL_108                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_PLL_108   clk_out2_PLL_108        14.919        0.000                      0                   98        0.255        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100
  To Clock:  CLOCK_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_108
  To Clock:  clk_out1_PLL_108

Setup :            0  Failing Endpoints,  Worst Slack       17.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.021%)  route 1.808ns (71.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.754    -0.858    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           0.862     0.460    btn_debounce/c_reg[22]
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124     0.584 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.947     1.531    btn_debounce/o_i_3_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I1_O)        0.124     1.655 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     1.655    btn_debounce/o_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.577    18.504    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.613    19.116    
                         clock uncertainty           -0.084    19.033    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.077    19.110    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -1.655    
  -------------------------------------------------------------------
                         slack                                 17.455    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.920ns (79.582%)  route 0.493ns (20.418%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.220 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.220    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.554 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.554    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.899ns (79.402%)  route 0.493ns (20.598%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.220 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.220    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.533 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.533    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.637ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.825ns (78.745%)  route 0.493ns (21.255%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.220 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.220    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.459 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.459    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 17.637    

Slack (MET) :             17.653ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.809ns (78.597%)  route 0.493ns (21.403%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.220 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.220    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.443 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.443    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 17.653    

Slack (MET) :             17.656ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.806ns (78.569%)  route 0.493ns (21.431%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.440 r  btn_debounce/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.440    btn_debounce/c_reg[16]_i_1_n_6
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[17]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[17]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 17.656    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.785ns (78.371%)  route 0.493ns (21.629%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.419 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.419    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.751ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 1.711ns (77.645%)  route 0.493ns (22.355%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.345 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.345    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 17.751    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.695ns (77.481%)  route 0.493ns (22.519%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.106 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.106    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.329 r  btn_debounce/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.329    btn_debounce/c_reg[16]_i_1_n_7
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[16]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[16]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.770ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_108 rise@20.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.692ns (77.451%)  route 0.493ns (22.549%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    -0.859    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.493     0.090    btn_debounce/c_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.764 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.764    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.326 r  btn_debounce/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.326    btn_debounce/c_reg[12]_i_1_n_6
    SLICE_X9Y47          FDRE                                         r  btn_debounce/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.926 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.578    18.505    btn_debounce/clk_out1
    SLICE_X9Y47          FDRE                                         r  btn_debounce/c_reg[13]/C
                         clock pessimism              0.613    19.117    
                         clock uncertainty           -0.084    19.034    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.062    19.096    btn_debounce/c_reg[13]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                 17.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.989%)  route 0.159ns (46.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btn_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.285    btn_debounce/c_reg[0]
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.240    btn_debounce/o_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.822    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.253    -0.569    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.120    -0.449    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.584    btn_debounce/clk_out1
    SLICE_X9Y47          FDRE                                         r  btn_debounce/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  btn_debounce/c_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.325    btn_debounce/c_reg[15]
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X9Y47          FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.864    -0.821    btn_debounce/clk_out1
    SLICE_X9Y47          FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism              0.237    -0.584    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105    -0.479    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.584    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  btn_debounce/c_reg[23]/Q
                         net (fo=2, routed)           0.117    -0.325    btn_debounce/c_reg[23]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.864    -0.821    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.237    -0.584    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.105    -0.479    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X9Y46          FDRE                                         r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.326    btn_debounce/c_reg[11]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X9Y46          FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.822    btn_debounce/clk_out1
    SLICE_X9Y46          FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.105    -0.480    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.251ns (68.155%)  route 0.117ns (31.845%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.584    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  btn_debounce/c_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.325    btn_debounce/c_reg[21]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.215 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.864    -0.821    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism              0.237    -0.584    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.105    -0.479    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.584    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  btn_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.322    btn_debounce/c_reg[19]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.864    -0.821    btn_debounce/clk_out1
    SLICE_X9Y48          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.237    -0.584    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.105    -0.479    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.323    btn_debounce/c_reg[3]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btn_debounce/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.215    btn_debounce/c_reg[0]_i_2_n_4
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.822    btn_debounce/clk_out1
    SLICE_X9Y44          FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.105    -0.480    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btn_debounce/c_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.323    btn_debounce/c_reg[7]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.822    btn_debounce/clk_out1
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.105    -0.480    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.584    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.326    btn_debounce/c_reg[20]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.211 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.211    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.864    -0.821    btn_debounce/clk_out1
    SLICE_X9Y49          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.237    -0.584    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.105    -0.479    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btn_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.327    btn_debounce/c_reg[4]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  btn_debounce/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.212    btn_debounce/c_reg[4]_i_1_n_7
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.863    -0.822    btn_debounce/clk_out1
    SLICE_X9Y45          FDRE                                         r  btn_debounce/c_reg[4]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.105    -0.480    btn_debounce/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_108
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u11/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    u11/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y44      btn_debounce/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y46      btn_debounce/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y46      btn_debounce/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y47      btn_debounce/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y47      btn_debounce/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y47      btn_debounce/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y47      btn_debounce/c_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y48      btn_debounce/c_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y44      btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y44      btn_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46      btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46      btn_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46      btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46      btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y47      btn_debounce/c_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      btn_debounce/c_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      btn_debounce/c_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      btn_debounce/c_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      btn_debounce/c_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y49      btn_debounce/c_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y49      btn_debounce/c_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_108
  To Clock:  clk_out2_PLL_108

Setup :            0  Failing Endpoints,  Worst Slack       33.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.262ns (18.940%)  route 5.401ns (81.060%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.833    -0.779    IIC/clk_out2
    SLICE_X4Y8           FDCE                                         r  IIC/LUT_INDEX_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.518    -0.261 r  IIC/LUT_INDEX_reg_rep[3]/Q
                         net (fo=53, routed)          2.259     1.998    IIC/u_I2C_OV7725_RGB565_Config/Q[3]
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.124     2.122 r  IIC/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_41/O
                         net (fo=1, routed)           0.680     2.802    IIC/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_41_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     2.926 r  IIC/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_16/O
                         net (fo=2, routed)           0.823     3.749    IIC/u_I2C_Controller/data15
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     3.873 r  IIC/u_I2C_Controller/I2C_BIT_i_34/O
                         net (fo=1, routed)           0.466     4.339    IIC/u_I2C_Controller/I2C_BIT_i_34_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  IIC/u_I2C_Controller/I2C_BIT_i_12/O
                         net (fo=1, routed)           0.689     5.152    IIC/u_I2C_Controller/I2C_BIT_i_12_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.124     5.276 r  IIC/u_I2C_Controller/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.485     5.760    IIC/u_I2C_Controller/I2C_BIT_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124     5.884 r  IIC/u_I2C_Controller/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     5.884    IIC/u_I2C_Controller/I2C_BIT_i_1_n_0
    SLICE_X3Y5           FDPE                                         r  IIC/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X3Y5           FDPE                                         r  IIC/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.577    39.159    
                         clock uncertainty           -0.095    39.065    
    SLICE_X3Y5           FDPE (Setup_fdpe_C_D)        0.029    39.094    IIC/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.094    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.334ns  (required time - arrival time)
  Source:                 IIC_2/LUT_INDEX_reg_rep[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.262ns (19.303%)  route 5.276ns (80.697%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.834    -0.778    IIC_2/clk_out2
    SLICE_X6Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDCE (Prop_fdce_C_Q)         0.518    -0.260 r  IIC_2/LUT_INDEX_reg_rep[4]/Q
                         net (fo=48, routed)          2.234     1.974    IIC_2/u_I2C_OV7725_RGB565_Config/Q[4]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.098 r  IIC_2/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_45/O
                         net (fo=1, routed)           0.466     2.564    IIC_2/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_45_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.124     2.688 r  IIC_2/u_I2C_OV7725_RGB565_Config/I2C_BIT_i_20/O
                         net (fo=2, routed)           0.691     3.379    IIC_2/u_I2C_Controller/LUT_INDEX_reg_rep[7]_10
    SLICE_X4Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.503 r  IIC_2/u_I2C_Controller/I2C_BIT_i_31__0/O
                         net (fo=1, routed)           0.738     4.240    IIC_2/u_I2C_Controller/I2C_BIT_i_31__0_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.364 r  IIC_2/u_I2C_Controller/I2C_BIT_i_14/O
                         net (fo=1, routed)           0.520     4.885    IIC_2/u_I2C_Controller/I2C_BIT_i_14_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.124     5.009 r  IIC_2/u_I2C_Controller/I2C_BIT_i_3__0/O
                         net (fo=1, routed)           0.627     5.636    IIC_2/u_I2C_Controller/I2C_BIT_i_3__0_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.124     5.760 r  IIC_2/u_I2C_Controller/I2C_BIT_i_1__0/O
                         net (fo=1, routed)           0.000     5.760    IIC_2/u_I2C_Controller/I2C_BIT_i_1__0_n_0
    SLICE_X1Y46          FDPE                                         r  IIC_2/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X1Y46          FDPE                                         r  IIC_2/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.577    39.159    
                         clock uncertainty           -0.095    39.065    
    SLICE_X1Y46          FDPE (Setup_fdpe_C_D)        0.029    39.094    IIC_2/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.094    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 33.334    

Slack (MET) :             34.466ns  (required time - arrival time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.014ns (18.630%)  route 4.429ns (81.370%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.835    -0.777    IIC/u_I2C_Controller/clk_out2
    SLICE_X0Y5           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.259 r  IIC/u_I2C_Controller/SD_COUNTER_reg[5]/Q
                         net (fo=32, routed)          1.961     1.702    IIC/u_I2C_Controller/SD_COUNTER_reg[5]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     1.826 f  IIC/u_I2C_Controller/SCLK_i_12/O
                         net (fo=1, routed)           0.954     2.780    IIC/u_I2C_Controller/SCLK_i_12_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.124     2.904 r  IIC/u_I2C_Controller/SCLK_i_11/O
                         net (fo=1, routed)           0.660     3.564    IIC/u_I2C_Controller/SCLK_i_11_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     3.688 r  IIC/u_I2C_Controller/SCLK_i_5/O
                         net (fo=1, routed)           0.854     4.542    IIC/u_I2C_Controller/SCLK_i_5_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.666 r  IIC/u_I2C_Controller/SCLK_i_1/O
                         net (fo=1, routed)           0.000     4.666    IIC/u_I2C_Controller/SCLK_i_1_n_0
    SLICE_X1Y7           FDPE                                         r  IIC/u_I2C_Controller/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC/u_I2C_Controller/clk_out2
    SLICE_X1Y7           FDPE                                         r  IIC/u_I2C_Controller/SCLK_reg/C
                         clock pessimism              0.616    39.197    
                         clock uncertainty           -0.095    39.103    
    SLICE_X1Y7           FDPE (Setup_fdpe_C_D)        0.029    39.132    IIC/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                         39.132    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                 34.466    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/u_I2C_Controller/SCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.202ns (27.418%)  route 3.182ns (72.582%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.834    -0.778    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X5Y43          FDCE                                         r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.322 r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=37, routed)          1.682     1.361    IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.150     1.511 f  IIC_2/u_I2C_Controller/SCLK_i_12__0/O
                         net (fo=1, routed)           0.549     2.060    IIC_2/u_I2C_Controller/SCLK_i_12__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.348     2.408 r  IIC_2/u_I2C_Controller/SCLK_i_11__0/O
                         net (fo=1, routed)           0.433     2.842    IIC_2/u_I2C_Controller/SCLK_i_11__0_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.966 r  IIC_2/u_I2C_Controller/SCLK_i_5__0/O
                         net (fo=1, routed)           0.517     3.482    IIC_2/u_I2C_Controller/SCLK_i_5__0_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.606 r  IIC_2/u_I2C_Controller/SCLK_i_1__0/O
                         net (fo=1, routed)           0.000     3.606    IIC_2/u_I2C_Controller/SCLK_i_1__0_n_0
    SLICE_X2Y42          FDPE                                         r  IIC_2/u_I2C_Controller/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X2Y42          FDPE                                         r  IIC_2/u_I2C_Controller/SCLK_reg/C
                         clock pessimism              0.577    39.158    
                         clock uncertainty           -0.095    39.064    
    SLICE_X2Y42          FDPE (Setup_fdpe_C_D)        0.079    39.143    IIC_2/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                         39.143    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.244ns (28.452%)  route 3.128ns (71.548%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.835    -0.777    IIC/u_I2C_Controller/clk_out2
    SLICE_X0Y5           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.259 f  IIC/u_I2C_Controller/SD_COUNTER_reg[5]/Q
                         net (fo=32, routed)          0.999     0.741    IIC/u_I2C_Controller/SD_COUNTER_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.152     0.893 f  IIC/u_I2C_Controller/ACKR2_i_5/O
                         net (fo=2, routed)           0.657     1.550    IIC/u_I2C_Controller/I2C_SCLK1612_in
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.326     1.876 r  IIC/u_I2C_Controller/ACKR2_i_3/O
                         net (fo=3, routed)           0.816     2.692    IIC/u_I2C_Controller/ACKR2_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.816 r  IIC/u_I2C_Controller/ACKR1_i_2/O
                         net (fo=1, routed)           0.656     3.472    IIC/u_I2C_Controller/ACKR13_out
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     3.596 r  IIC/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     3.596    IIC/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X1Y5           FDPE                                         r  IIC/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X1Y5           FDPE                                         r  IIC/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.619    39.201    
                         clock uncertainty           -0.095    39.107    
    SLICE_X1Y5           FDPE (Setup_fdpe_C_D)        0.029    39.136    IIC/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.554ns  (required time - arrival time)
  Source:                 IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.828ns (18.950%)  route 3.541ns (81.050%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.834    -0.778    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X5Y43          FDCE                                         r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.456    -0.322 r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=37, routed)          1.699     1.377    IIC_2/u_I2C_Controller/SD_COUNTER_reg[3]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124     1.501 f  IIC_2/u_I2C_Controller/ACKR2_i_4__0/O
                         net (fo=2, routed)           1.252     2.754    IIC_2/u_I2C_Controller/ACKR2_i_4__0_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.878 r  IIC_2/u_I2C_Controller/ACKW2_i_2__0/O
                         net (fo=1, routed)           0.590     3.468    IIC_2/u_I2C_Controller/ACKW22_out
    SLICE_X0Y43          LUT6 (Prop_lut6_I4_O)        0.124     3.592 r  IIC_2/u_I2C_Controller/ACKW2_i_1__0/O
                         net (fo=1, routed)           0.000     3.592    IIC_2/u_I2C_Controller/ACKW2_i_1__0_n_0
    SLICE_X0Y43          FDPE                                         r  IIC_2/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X0Y43          FDPE                                         r  IIC_2/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.577    39.159    
                         clock uncertainty           -0.095    39.065    
    SLICE_X0Y43          FDPE (Setup_fdpe_C_D)        0.081    39.146    IIC_2/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         39.146    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                 35.554    

Slack (MET) :             35.680ns  (required time - arrival time)
  Source:                 IIC_2/LUT_INDEX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/mI2C_WR_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.116ns (26.635%)  route 3.074ns (73.365%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.835    -0.777    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.259 r  IIC_2/LUT_INDEX_reg[4]/Q
                         net (fo=5, routed)           1.155     0.896    IIC_2/LUT_INDEX_reg[4]
    SLICE_X6Y46          LUT4 (Prop_lut4_I1_O)        0.146     1.042 r  IIC_2/mI2C_WR_i_3__0/O
                         net (fo=1, routed)           0.973     2.015    IIC_2/mI2C_WR_i_3__0_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I4_O)        0.328     2.343 r  IIC_2/mI2C_WR_i_2__0/O
                         net (fo=1, routed)           0.946     3.289    IIC_2/mI2C_WR_i_2__0_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     3.413 r  IIC_2/mI2C_WR_i_1__0/O
                         net (fo=1, routed)           0.000     3.413    IIC_2/mI2C_WR_i_1__0_n_0
    SLICE_X3Y45          FDCE                                         r  IIC_2/mI2C_WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC_2/clk_out2
    SLICE_X3Y45          FDCE                                         r  IIC_2/mI2C_WR_reg/C
                         clock pessimism              0.577    39.159    
                         clock uncertainty           -0.095    39.065    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.029    39.094    IIC_2/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                         39.094    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 35.680    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 IIC_2/LUT_INDEX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.890ns (22.275%)  route 3.106ns (77.725%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.835    -0.777    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.259 f  IIC_2/LUT_INDEX_reg[4]/Q
                         net (fo=5, routed)           0.845     0.587    IIC_2/LUT_INDEX_reg[4]
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     0.711 f  IIC_2/FSM_sequential_mSetup_ST[1]_i_5__0/O
                         net (fo=1, routed)           0.472     1.183    IIC_2/FSM_sequential_mSetup_ST[1]_i_5__0_n_0
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  IIC_2/FSM_sequential_mSetup_ST[1]_i_3__0/O
                         net (fo=6, routed)           0.833     2.141    IIC_2/FSM_sequential_mSetup_ST[1]_i_3__0_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.124     2.265 r  IIC_2/LUT_INDEX_rep[7]_i_1__0/O
                         net (fo=16, routed)          0.954     3.219    IIC_2/LUT_INDEX_rep[7]_i_1__0_n_0
    SLICE_X7Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC_2/clk_out2
    SLICE_X7Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[0]/C
                         clock pessimism              0.619    39.201    
                         clock uncertainty           -0.095    39.107    
    SLICE_X7Y47          FDCE (Setup_fdce_C_CE)      -0.205    38.902    IIC_2/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                 35.683    

Slack (MET) :             35.683ns  (required time - arrival time)
  Source:                 IIC_2/LUT_INDEX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.890ns (22.275%)  route 3.106ns (77.725%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.835    -0.777    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.259 f  IIC_2/LUT_INDEX_reg[4]/Q
                         net (fo=5, routed)           0.845     0.587    IIC_2/LUT_INDEX_reg[4]
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     0.711 f  IIC_2/FSM_sequential_mSetup_ST[1]_i_5__0/O
                         net (fo=1, routed)           0.472     1.183    IIC_2/FSM_sequential_mSetup_ST[1]_i_5__0_n_0
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  IIC_2/FSM_sequential_mSetup_ST[1]_i_3__0/O
                         net (fo=6, routed)           0.833     2.141    IIC_2/FSM_sequential_mSetup_ST[1]_i_3__0_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.124     2.265 r  IIC_2/LUT_INDEX_rep[7]_i_1__0/O
                         net (fo=16, routed)          0.954     3.219    IIC_2/LUT_INDEX_rep[7]_i_1__0_n_0
    SLICE_X7Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC_2/clk_out2
    SLICE_X7Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[1]/C
                         clock pessimism              0.619    39.201    
                         clock uncertainty           -0.095    39.107    
    SLICE_X7Y47          FDCE (Setup_fdce_C_CE)      -0.205    38.902    IIC_2/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                 35.683    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 IIC_2/u_I2C_Controller/SD_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/u_I2C_Controller/END_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.992ns (25.348%)  route 2.921ns (74.652%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.833    -0.779    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X5Y42          FDCE                                         r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419    -0.360 r  IIC_2/u_I2C_Controller/SD_COUNTER_reg[2]/Q
                         net (fo=35, routed)          1.404     1.045    IIC_2/u_I2C_Controller/SD_COUNTER_reg[2]
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.299     1.344 r  IIC_2/u_I2C_Controller/END_i_3__0/O
                         net (fo=1, routed)           0.452     1.796    IIC_2/u_I2C_Controller/END_i_3__0_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124     1.920 r  IIC_2/u_I2C_Controller/END_i_2__0/O
                         net (fo=1, routed)           0.493     2.413    IIC_2/u_I2C_Controller/END10_out
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.150     2.563 r  IIC_2/u_I2C_Controller/END_i_1__0/O
                         net (fo=1, routed)           0.572     3.135    IIC_2/u_I2C_Controller/END_i_1__0_n_0
    SLICE_X4Y43          FDCE                                         r  IIC_2/u_I2C_Controller/END_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X4Y43          FDCE                                         r  IIC_2/u_I2C_Controller/END_reg/C
                         clock pessimism              0.616    39.197    
                         clock uncertainty           -0.095    39.103    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)       -0.247    38.856    IIC_2/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.715%)  route 0.148ns (44.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC/u_I2C_Controller/clk_out2
    SLICE_X3Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=38, routed)          0.148    -0.267    IIC/u_I2C_Controller/SD_COUNTER_reg[3]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  IIC/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000    -0.222    IIC/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X2Y6           FDPE                                         r  IIC/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC/u_I2C_Controller/clk_out2
    SLICE_X2Y6           FDPE                                         r  IIC/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.249    -0.543    
    SLICE_X2Y6           FDPE (Hold_fdpe_C_D)         0.120    -0.423    IIC/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.978%)  route 0.152ns (45.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.621    -0.558    IIC/clk_out2
    SLICE_X1Y10          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  IIC/mI2C_CLK_DIV_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.264    IIC/mI2C_CLK_DIV[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.219 r  IIC/mI2C_CLK_DIV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    IIC/mI2C_CLK_DIV[4]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.891    -0.794    IIC/clk_out2
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[4]/C
                         clock pessimism              0.252    -0.542    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.121    -0.421    IIC/mI2C_CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 IIC/LUT_INDEX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.065%)  route 0.151ns (41.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.622    -0.557    IIC/clk_out2
    SLICE_X4Y8           FDCE                                         r  IIC/LUT_INDEX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  IIC/LUT_INDEX_reg[4]/Q
                         net (fo=5, routed)           0.151    -0.242    IIC/LUT_INDEX_reg[4]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  IIC/LUT_INDEX_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    IIC/LUT_INDEX_rep[5]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  IIC/LUT_INDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC/clk_out2
    SLICE_X3Y8           FDCE                                         r  IIC/LUT_INDEX_reg[5]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X3Y8           FDCE (Hold_fdce_C_D)         0.092    -0.428    IIC/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 IIC_2/mI2C_CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/mI2C_CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC_2/clk_out2
    SLICE_X6Y43          FDCE                                         r  IIC_2/mI2C_CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  IIC_2/mI2C_CLK_DIV_reg[7]/Q
                         net (fo=5, routed)           0.147    -0.245    IIC_2/mI2C_CLK_DIV_reg_n_0_[7]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045    -0.200 r  IIC_2/mI2C_CLK_DIV[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    IIC_2/mI2C_CLK_DIV[9]_i_1__0_n_0
    SLICE_X6Y43          FDCE                                         r  IIC_2/mI2C_CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X6Y43          FDCE                                         r  IIC_2/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.121    -0.435    IIC_2/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 IIC_2/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/i2c_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.667%)  route 0.189ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC_2/clk_out2
    SLICE_X3Y43          FDCE                                         r  IIC_2/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  IIC_2/i2c_en_r0_reg/Q
                         net (fo=12, routed)          0.189    -0.225    IIC_2/i2c_en_r0_reg_n_0
    SLICE_X4Y43          FDCE                                         r  IIC_2/i2c_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X4Y43          FDCE                                         r  IIC_2/i2c_en_r1_reg/C
                         clock pessimism              0.273    -0.520    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.059    -0.461    IIC_2/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.178%)  route 0.172ns (44.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.621    -0.558    IIC/clk_out2
    SLICE_X0Y10          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  IIC/mI2C_CLK_DIV_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.221    IIC/mI2C_CLK_DIV[6]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.048    -0.173 r  IIC/mI2C_CLK_DIV[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    IIC/mI2C_CLK_DIV[8]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.891    -0.794    IIC/clk_out2
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.252    -0.542    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.131    -0.411    IIC/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 IIC_2/LUT_INDEX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC_2/clk_out2
    SLICE_X7Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  IIC_2/LUT_INDEX_reg[5]/Q
                         net (fo=4, routed)           0.145    -0.269    IIC_2/LUT_INDEX_reg[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  IIC_2/LUT_INDEX_rep[5]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.224    IIC_2/LUT_INDEX_rep[5]_i_1__0_n_0
    SLICE_X7Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X7Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.092    -0.464    IIC_2/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 IIC_2/FSM_sequential_mSetup_ST_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC_2/FSM_sequential_mSetup_ST_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC_2/clk_out2
    SLICE_X1Y43          FDCE                                         r  IIC_2/FSM_sequential_mSetup_ST_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  IIC_2/FSM_sequential_mSetup_ST_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.246    IIC_2/u_I2C_Controller/out[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.042    -0.204 r  IIC_2/u_I2C_Controller/FSM_sequential_mSetup_ST[1]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.204    IIC_2/u_I2C_Controller_n_1
    SLICE_X1Y43          FDCE                                         r  IIC_2/FSM_sequential_mSetup_ST_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X1Y43          FDCE                                         r  IIC_2/FSM_sequential_mSetup_ST_reg[1]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.107    -0.449    IIC_2/FSM_sequential_mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 IIC/u_I2C_Controller/END_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.652%)  route 0.176ns (45.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.623    -0.556    IIC/u_I2C_Controller/clk_out2
    SLICE_X2Y5           FDCE                                         r  IIC/u_I2C_Controller/END_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.392 f  IIC/u_I2C_Controller/END_reg/Q
                         net (fo=9, routed)           0.176    -0.216    IIC/u_I2C_Controller/mI2C_END
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.048    -0.168 r  IIC/u_I2C_Controller/SD_COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    IIC/u_I2C_Controller/SD_COUNTER[2]_i_1_n_0
    SLICE_X5Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC/u_I2C_Controller/clk_out2
    SLICE_X5Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[2]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.107    -0.413    IIC/u_I2C_Controller/SD_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out2_PLL_108 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.825%)  route 0.172ns (45.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.621    -0.558    IIC/clk_out2
    SLICE_X0Y10          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  IIC/mI2C_CLK_DIV_reg[6]/Q
                         net (fo=6, routed)           0.172    -0.221    IIC/mI2C_CLK_DIV[6]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  IIC/mI2C_CLK_DIV[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    IIC/mI2C_CLK_DIV[7]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.891    -0.794    IIC/clk_out2
    SLICE_X0Y11          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[7]/C
                         clock pessimism              0.252    -0.542    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.120    -0.422    IIC/mI2C_CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_108
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u11/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u11/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y8       IIC/LUT_INDEX_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y8       IIC/LUT_INDEX_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y8       IIC/LUT_INDEX_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y8       IIC/LUT_INDEX_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y8       IIC/LUT_INDEX_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y8       IIC/LUT_INDEX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y8       IIC/LUT_INDEX_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y8       IIC/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       IIC/FSM_sequential_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y8       IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y8       IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       IIC/LUT_INDEX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_PLL_108
  To Clock:  clk_out3_PLL_108

Setup :            0  Failing Endpoints,  Worst Slack       31.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 3.238ns (39.091%)  route 5.045ns (60.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.768    -0.843    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.611 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.245     3.856    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_66_out[2]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.980 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.980    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_n_0
    SLICE_X24Y6          MUXF7 (Prop_muxf7_I0_O)      0.238     4.218 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.801     6.018    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.298     6.316 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           1.000     7.316    Inst_vga/bbstub_doutb[15][7]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.440 r  Inst_vga/vga_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.440    Inst_vga/vga_green[4]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  Inst_vga/vga_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.485    38.412    Inst_vga/CLK
    SLICE_X36Y33         FDRE                                         r  Inst_vga/vga_green_reg[4]/C
                         clock pessimism              0.476    38.888    
                         clock uncertainty           -0.095    38.793    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.081    38.874    Inst_vga/vga_green_reg[4]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.496ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        8.250ns  (logic 3.213ns (38.945%)  route 5.037ns (61.055%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.792    -0.819    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.635 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.823     3.458    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_70_out[5]
    SLICE_X24Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.582 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.582    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_6_n_0
    SLICE_X24Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     3.794 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3/O
                         net (fo=1, routed)           1.648     5.442    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_3_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.299     5.741 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           1.566     7.307    Inst_vga/bbstub_doutb[15][8]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.431 r  Inst_vga/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.431    Inst_vga/vga_red[1]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.489    38.416    Inst_vga/CLK
    SLICE_X37Y38         FDRE                                         r  Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.577    38.992    
                         clock uncertainty           -0.095    38.898    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.029    38.927    Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.927    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 31.496    

Slack (MET) :             31.566ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 3.238ns (39.730%)  route 4.912ns (60.270%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.768    -0.843    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.611 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.266     3.877    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_66_out[7]
    SLICE_X24Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.001 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.001    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_6_n_0
    SLICE_X24Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     4.239 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.366     5.605    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I4_O)        0.298     5.903 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           1.280     7.183    Inst_vga/bbstub_doutb[15][10]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     7.307 r  Inst_vga/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.307    Inst_vga/vga_red[3]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.488    38.415    Inst_vga/CLK
    SLICE_X36Y37         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.476    38.891    
                         clock uncertainty           -0.095    38.796    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.077    38.873    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.873    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 31.566    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 3.238ns (41.939%)  route 4.483ns (58.061%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.768    -0.843    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     1.611 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.749     3.360    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_66_out[8]
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.484    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_6_n_0
    SLICE_X24Y7          MUXF7 (Prop_muxf7_I0_O)      0.238     3.722 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.131     4.853    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_3_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.298     5.151 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=1, routed)           1.603     6.754    Inst_vga/bbstub_doutb[15][11]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  Inst_vga/vga_red[4]_i_1/O
                         net (fo=1, routed)           0.000     6.878    Inst_vga/vga_red[4]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  Inst_vga/vga_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.488    38.415    Inst_vga/CLK
    SLICE_X36Y37         FDRE                                         r  Inst_vga/vga_red_reg[4]/C
                         clock pessimism              0.476    38.891    
                         clock uncertainty           -0.095    38.796    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.081    38.877    Inst_vga/vga_red_reg[4]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 3.213ns (42.159%)  route 4.408ns (57.841%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.768    -0.843    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.611 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.746     3.357    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_66_out[0]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.481 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.481    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X24Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     3.693 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.420     5.113    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I4_O)        0.299     5.412 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.242     6.654    Inst_vga/bbstub_doutb[15][5]
    SLICE_X37Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.778 r  Inst_vga/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     6.778    Inst_vga/vga_green[2]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.487    38.414    Inst_vga/CLK
    SLICE_X37Y35         FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.476    38.890    
                         clock uncertainty           -0.095    38.795    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029    38.824    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.210ns  (required time - arrival time)
  Source:                 u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 3.213ns (42.495%)  route 4.348ns (57.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.697    -0.914    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.540 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.889     3.429    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_50_out[1]
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.553 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.553    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X54Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     3.767 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.761     5.527    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.297     5.824 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.699     6.523    Inst_vga/doutb[6]
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.647 r  Inst_vga/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     6.647    Inst_vga/vga_green[3]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.485    38.412    Inst_vga/CLK
    SLICE_X36Y33         FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.462    38.874    
                         clock uncertainty           -0.095    38.779    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.077    38.856    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                 32.210    

Slack (MET) :             32.271ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 3.213ns (42.733%)  route 4.306ns (57.267%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.796    -0.815    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.639 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.977     3.616    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_62_out[6]
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.740 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.740    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_6_n_0
    SLICE_X24Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     3.952 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3/O
                         net (fo=1, routed)           1.237     5.189    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_3_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.299     5.488 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.092     6.580    Inst_vga/bbstub_doutb[15][9]
    SLICE_X36Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.704 r  Inst_vga/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     6.704    Inst_vga/vga_red[2]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.489    38.416    Inst_vga/CLK
    SLICE_X36Y38         FDRE                                         r  Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.577    38.992    
                         clock uncertainty           -0.095    38.898    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)        0.077    38.975    Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 32.271    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 3.545ns (48.568%)  route 3.754ns (51.432%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.842    -0.769    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.103 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.168    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.593 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.674     5.268    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0[0]
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.392 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.014     6.406    Inst_vga/bbstub_doutb[15][1]
    SLICE_X54Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  Inst_vga/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.530    Inst_vga/vga_blue[2]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.540    38.467    Inst_vga/CLK
    SLICE_X54Y31         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.577    39.043    
                         clock uncertainty           -0.095    38.949    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.077    39.026    Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                 32.496    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.545ns (50.400%)  route 3.489ns (49.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.840    -0.771    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.101 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.166    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.591 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.342     4.933    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[0]
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.057 r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.082     6.139    Inst_vga/bbstub_doutb[15][0]
    SLICE_X54Y31         LUT4 (Prop_lut4_I2_O)        0.124     6.263 r  Inst_vga/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.263    Inst_vga/vga_blue[1]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  Inst_vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.540    38.467    Inst_vga/CLK
    SLICE_X54Y31         FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
                         clock pessimism              0.577    39.043    
                         clock uncertainty           -0.095    38.949    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.081    39.030    Inst_vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         39.030    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.817ns  (required time - arrival time)
  Source:                 u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_PLL_108 rise@40.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.545ns (50.526%)  route 3.471ns (49.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.694    -0.917    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.955 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.020    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.445 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.642     5.087    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_4[0]
    SLICE_X54Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.211 r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.764     5.975    Inst_vga/doutb[4]
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.099 r  Inst_vga/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.099    Inst_vga/vga_green[1]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         1.545    38.472    Inst_vga/CLK
    SLICE_X54Y35         FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.462    38.934    
                         clock uncertainty           -0.095    38.839    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)        0.077    38.916    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                 32.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.408%)  route 0.508ns (75.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.560    -0.619    Inst_vga/CLK
    SLICE_X46Y44         FDRE                                         r  Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_vga/address_reg[4]/Q
                         net (fo=34, routed)          0.508     0.053    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y12         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.881    -0.803    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y12         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.302    
    RAMB18_X3Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.119    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.521%)  route 0.505ns (75.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.560    -0.619    Inst_vga/CLK
    SLICE_X46Y45         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_vga/address_reg[10]/Q
                         net (fo=34, routed)          0.505     0.050    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.870    -0.814    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.507    -0.308    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.125    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.550    -0.629    Inst_vga/CLK
    SLICE_X47Y28         FDRE                                         r  Inst_vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Inst_vga/hCounter_reg[5]/Q
                         net (fo=8, routed)           0.124    -0.364    Inst_vga/hCounter[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_vga/hCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_vga/hCounter_0[8]
    SLICE_X46Y28         FDRE                                         r  Inst_vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.815    -0.870    Inst_vga/CLK
    SLICE_X46Y28         FDRE                                         r  Inst_vga/hCounter_reg[8]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.496    Inst_vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_vga/address_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.317%)  route 0.553ns (79.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.548    -0.631    Inst_vga/CLK
    SLICE_X44Y26         FDRE                                         r  Inst_vga/address_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Inst_vga/address_2_reg[12]/Q
                         net (fo=34, routed)          0.553     0.063    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X3Y9          RAMB18E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.878    -0.806    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y9          RAMB18E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.305    
    RAMB18_X3Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.122    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.164ns (23.464%)  route 0.535ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.560    -0.619    Inst_vga/CLK
    SLICE_X46Y43         FDRE                                         r  Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_vga/address_reg[2]/Q
                         net (fo=34, routed)          0.535     0.080    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.870    -0.814    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.507    -0.308    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.125    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.547    -0.632    Inst_vga/CLK
    SLICE_X43Y24         FDRE                                         r  Inst_vga/vCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  Inst_vga/vCounter_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.334    Inst_vga/vCounter[2]
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.289 r  Inst_vga/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    Inst_vga/vCounter[5]_i_1_n_0
    SLICE_X42Y24         FDRE                                         r  Inst_vga/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.811    -0.874    Inst_vga/CLK
    SLICE_X42Y24         FDRE                                         r  Inst_vga/vCounter_reg[5]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.121    -0.498    Inst_vga/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.104%)  route 0.546ns (76.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.560    -0.619    Inst_vga/CLK
    SLICE_X46Y44         FDRE                                         r  Inst_vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_vga/address_reg[5]/Q
                         net (fo=34, routed)          0.546     0.091    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y12         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.881    -0.803    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y12         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.302    
    RAMB18_X3Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.119    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_vga/address_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.212%)  route 0.593ns (80.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.548    -0.631    Inst_vga/CLK
    SLICE_X44Y23         FDRE                                         r  Inst_vga/address_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Inst_vga/address_2_reg[1]/Q
                         net (fo=34, routed)          0.593     0.103    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y2          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.888    -0.796    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.502    -0.295    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.112    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.164ns (22.702%)  route 0.558ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.560    -0.619    Inst_vga/CLK
    SLICE_X46Y46         FDRE                                         r  Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_vga/address_reg[12]/Q
                         net (fo=34, routed)          0.558     0.104    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X3Y14         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.885    -0.799    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y14         RAMB18E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.298    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.115    u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_vga/address_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_PLL_108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_108 rise@0.000ns - clk_out3_PLL_108 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.096%)  route 0.597ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.548    -0.631    Inst_vga/CLK
    SLICE_X44Y23         FDRE                                         r  Inst_vga/address_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  Inst_vga/address_2_reg[2]/Q
                         net (fo=34, routed)          0.597     0.108    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y2          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out3_PLL_108
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout3_buf/O
                         net (fo=149, routed)         0.888    -0.796    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.502    -0.295    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.112    u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_PLL_108
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u11/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y8      u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y5      u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y6      u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y1      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y0      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y2      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y36     u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y16     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y5      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y5      u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     Inst_vga/address_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y25     Inst_vga/address_2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y25     Inst_vga/address_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y26     Inst_vga/address_2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y36     u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/u_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y16     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y16     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y21     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y21     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y21     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y21     u_frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     Inst_vga/address_2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_108
  To Clock:  clkfbout_PLL_108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_108
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u11/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    u11/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u11/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_108
  To Clock:  clk_out2_PLL_108

Setup :            0  Failing Endpoints,  Worst Slack       14.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.919ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/I2C_BIT_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.237ns  (logic 0.518ns (12.225%)  route 3.719ns (87.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.719    23.379    IIC/u_I2C_Controller/resend
    SLICE_X3Y5           FDPE                                         f  IIC/u_I2C_Controller/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X3Y5           FDPE                                         r  IIC/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X3Y5           FDPE (Recov_fdpe_C_PRE)     -0.359    38.297    IIC/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                         -23.379    
  -------------------------------------------------------------------
                         slack                                 14.919    

Slack (MET) :             14.959ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/END_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.237ns  (logic 0.518ns (12.225%)  route 3.719ns (87.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.719    23.379    IIC/u_I2C_Controller/resend
    SLICE_X2Y5           FDCE                                         f  IIC/u_I2C_Controller/END_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X2Y5           FDCE                                         r  IIC/u_I2C_Controller/END_reg/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.319    38.337    IIC/u_I2C_Controller/END_reg
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                         -23.379    
  -------------------------------------------------------------------
                         slack                                 14.959    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.218ns  (logic 0.518ns (12.282%)  route 3.700ns (87.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.700    23.359    IIC/u_I2C_Controller/resend
    SLICE_X0Y4           FDCE                                         f  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X0Y4           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.319    38.337    IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                         -23.359    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.518ns (12.783%)  route 3.534ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.534    23.194    IIC/u_I2C_Controller/resend
    SLICE_X3Y6           FDCE                                         f  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X3Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X3Y6           FDCE (Recov_fdce_C_CLR)     -0.405    38.251    IIC/u_I2C_Controller/SD_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.076ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.033ns  (logic 0.518ns (12.844%)  route 3.515ns (87.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.515    23.175    IIC/u_I2C_Controller/resend
    SLICE_X5Y6           FDCE                                         f  IIC/u_I2C_Controller/SD_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC/u_I2C_Controller/clk_out2
    SLICE_X5Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[1]/C
                         clock pessimism              0.288    38.870    
                         clock uncertainty           -0.215    38.655    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    38.250    IIC/u_I2C_Controller/SD_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -23.175    
  -------------------------------------------------------------------
                         slack                                 15.076    

Slack (MET) :             15.076ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/SD_COUNTER_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.033ns  (logic 0.518ns (12.844%)  route 3.515ns (87.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.515    23.175    IIC/u_I2C_Controller/resend
    SLICE_X5Y6           FDCE                                         f  IIC/u_I2C_Controller/SD_COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC/u_I2C_Controller/clk_out2
    SLICE_X5Y6           FDCE                                         r  IIC/u_I2C_Controller/SD_COUNTER_reg[2]/C
                         clock pessimism              0.288    38.870    
                         clock uncertainty           -0.215    38.655    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    38.250    IIC/u_I2C_Controller/SD_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -23.175    
  -------------------------------------------------------------------
                         slack                                 15.076    

Slack (MET) :             15.102ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/ACKW1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.518ns (12.783%)  route 3.534ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.534    23.194    IIC/u_I2C_Controller/resend
    SLICE_X2Y6           FDPE                                         f  IIC/u_I2C_Controller/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X2Y6           FDPE                                         r  IIC/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    38.295    IIC/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                 15.102    

Slack (MET) :             15.102ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/u_I2C_Controller/ACKW2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.052ns  (logic 0.518ns (12.783%)  route 3.534ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.534    23.194    IIC/u_I2C_Controller/resend
    SLICE_X2Y6           FDPE                                         f  IIC/u_I2C_Controller/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.656    38.583    IIC/u_I2C_Controller/clk_out2
    SLICE_X2Y6           FDPE                                         r  IIC/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.288    38.871    
                         clock uncertainty           -0.215    38.656    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.361    38.295    IIC/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                 15.102    

Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_GO_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.042ns  (logic 0.518ns (12.817%)  route 3.524ns (87.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.524    23.183    IIC/resend
    SLICE_X4Y7           FDCE                                         f  IIC/mI2C_GO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.654    38.581    IIC/clk_out2
    SLICE_X4Y7           FDCE                                         r  IIC/mI2C_GO_reg/C
                         clock pessimism              0.288    38.869    
                         clock uncertainty           -0.215    38.654    
    SLICE_X4Y7           FDCE (Recov_fdce_C_CLR)     -0.319    38.335    IIC/mI2C_GO_reg
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -23.183    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.162ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_108 rise@40.000ns - clk_out1_PLL_108 rise@20.000ns)
  Data Path Delay:        4.033ns  (logic 0.518ns (12.844%)  route 3.515ns (87.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    20.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    17.388 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          1.753    19.141    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    19.659 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          3.515    23.175    IIC/resend
    SLICE_X4Y6           FDCE                                         f  IIC/LUT_INDEX_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    40.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         1.655    38.582    IIC/clk_out2
    SLICE_X4Y6           FDCE                                         r  IIC/LUT_INDEX_reg_rep[4]/C
                         clock pessimism              0.288    38.870    
                         clock uncertainty           -0.215    38.655    
    SLICE_X4Y6           FDCE (Recov_fdce_C_CLR)     -0.319    38.336    IIC/LUT_INDEX_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                         -23.175    
  -------------------------------------------------------------------
                         slack                                 15.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.826%)  route 0.587ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.587     0.167    IIC_2/resend
    SLICE_X6Y47          FDCE                                         f  IIC_2/LUT_INDEX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[2]/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    IIC_2/LUT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.826%)  route 0.587ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.587     0.167    IIC_2/resend
    SLICE_X6Y47          FDCE                                         f  IIC_2/LUT_INDEX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[4]/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    IIC_2/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg_rep[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.826%)  route 0.587ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.587     0.167    IIC_2/resend
    SLICE_X6Y47          FDCE                                         f  IIC_2/LUT_INDEX_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg_rep[0]/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    IIC_2/LUT_INDEX_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg_rep[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.826%)  route 0.587ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.587     0.167    IIC_2/resend
    SLICE_X6Y47          FDCE                                         f  IIC_2/LUT_INDEX_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X6Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg_rep[1]/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    IIC_2/LUT_INDEX_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/u_I2C_Controller/I2C_BIT_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.164ns (22.491%)  route 0.565ns (77.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.565     0.145    IIC_2/u_I2C_Controller/resend
    SLICE_X1Y46          FDPE                                         f  IIC_2/u_I2C_Controller/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/u_I2C_Controller/clk_out2
    SLICE_X1Y46          FDPE                                         r  IIC_2/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X1Y46          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.117    IIC_2/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.202%)  route 0.610ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.610     0.189    IIC_2/resend
    SLICE_X4Y46          FDCE                                         f  IIC_2/LUT_INDEX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X4Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC_2/LUT_INDEX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.202%)  route 0.610ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.610     0.189    IIC_2/resend
    SLICE_X4Y46          FDCE                                         f  IIC_2/LUT_INDEX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X4Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg[7]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC_2/LUT_INDEX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg_rep[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.202%)  route 0.610ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.610     0.189    IIC_2/resend
    SLICE_X4Y46          FDCE                                         f  IIC_2/LUT_INDEX_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X4Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg_rep[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC_2/LUT_INDEX_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg_rep[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.202%)  route 0.610ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.610     0.189    IIC_2/resend
    SLICE_X4Y46          FDCE                                         f  IIC_2/LUT_INDEX_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.892    -0.793    IIC_2/clk_out2
    SLICE_X4Y46          FDCE                                         r  IIC_2/LUT_INDEX_reg_rep[7]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    IIC_2/LUT_INDEX_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_108  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_2/LUT_INDEX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_108  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_108 rise@0.000ns - clk_out1_PLL_108 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.826%)  route 0.587ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u11/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u11/inst/clk_out1_PLL_108
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u11/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.585    btn_debounce/clk_out1
    SLICE_X8Y46          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  btn_debounce/o_reg/Q
                         net (fo=98, routed)          0.587     0.167    IIC_2/resend
    SLICE_X7Y47          FDCE                                         f  IIC_2/LUT_INDEX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_108 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    u11/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u11/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u11/inst/clk_in1_PLL_108
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  u11/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    u11/inst/clk_out2_PLL_108
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u11/inst/clkout2_buf/O
                         net (fo=100, routed)         0.893    -0.792    IIC_2/clk_out2
    SLICE_X7Y47          FDCE                                         r  IIC_2/LUT_INDEX_reg[0]/C
                         clock pessimism              0.556    -0.236    
                         clock uncertainty            0.215    -0.022    
    SLICE_X7Y47          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    IIC_2/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.280    





