 
****************************************
Report : qor
Design : eth_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 13:25:31 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:         21.88
  Critical Path Slack:         -12.15
  Critical Path Clk Period:     10.00
  Total Negative Slack:     -99399.13
  No. of Violating Paths:     9857.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -2.73
  No. of Hold Violations:       75.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         77
  Hierarchical Port Count:       3374
  Leaf Cell Count:              42421
  Buf/Inv Cell Count:           12206
  Buf Cell Count:                1449
  Inv Cell Count:               10757
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     31877
  Sequential Cell Count:        10544
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    79601.204524
  Noncombinational Area: 70414.663678
  Buf/Inv Area:          25970.975540
  Total Buffer Area:          4795.70
  Total Inverter Area:       21175.28
  Macro/Black Box Area:      0.000000
  Net Area:              53109.452645
  -----------------------------------
  Cell Area:            150015.868201
  Design Area:          203125.320847


  Design Rules
  -----------------------------------
  Total Number of Nets:         43697
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   38.00
  Logic Optimization:                320.16
  Mapping Optimization:              903.53
  -----------------------------------------
  Overall Compile Time:             1292.46
  Overall Compile Wall Clock Time:  1471.57

  --------------------------------------------------------------------

  Design  WNS: 12.15  TNS: 99399.13  Number of Violating Paths: 9857


  Design (Hold)  WNS: 0.05  TNS: 2.73  Number of Violating Paths: 75

  --------------------------------------------------------------------


1
