# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
# Date created = 10:12:40  November 24, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		seven_seg_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY seven_seg
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:12:40  NOVEMBER 24, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.2 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VHDL_FILE seven_seg.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH seven_seg_tb -section_id eda_simulation
set_global_assignment -name VHDL_FILE seven_seg_tb.vhd
set_global_assignment -name EDA_TEST_BENCH_NAME seven_seg_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id seven_seg_tb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "400 ns" -section_id seven_seg_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME seven_seg_tb -section_id seven_seg_tb
set_global_assignment -name EDA_TEST_BENCH_FILE seven_seg_tb.vhd -section_id seven_seg_tb
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_0
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_0
set_instance_assignment -name SLEW_RATE 2 -to seg_0_0
set_location_assignment PIN_C14 -to seg_0_0
set_global_assignment -name NUM_PARALLEL_PROCESSORS 4
set_location_assignment PIN_E15 -to seg_0_1
set_location_assignment PIN_C15 -to seg_0_2
set_location_assignment PIN_C16 -to seg_0_3
set_location_assignment PIN_E16 -to seg_0_4
set_location_assignment PIN_D17 -to seg_0_5
set_location_assignment PIN_C17 -to seg_0_6
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_3
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_4
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_5
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to seg_0_6
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_1
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_2
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_3
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_4
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_5
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to seg_0_6
set_instance_assignment -name SLEW_RATE 2 -to seg_0_1
set_instance_assignment -name SLEW_RATE 2 -to seg_0_2
set_instance_assignment -name SLEW_RATE 2 -to seg_0_3
set_instance_assignment -name SLEW_RATE 2 -to seg_0_4
set_instance_assignment -name SLEW_RATE 2 -to seg_0_5
set_instance_assignment -name SLEW_RATE 2 -to seg_0_6
set_location_assignment PIN_P11 -to max10_clk1_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to max10_clk1_50
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to max10_clk1_50
set_location_assignment PIN_B8 -to key[0]
set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to key[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to key[0]
set_location_assignment PIN_M9 -to RefClk
set_location_assignment PIN_L22 -to Reset
set_global_assignment -name QIP_FILE clock_10.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top