/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/* Copywight (C) 2023 Intew Cowpowation */

#ifndef _IDPF_WAN_PF_WEGS_H_
#define _IDPF_WAN_PF_WEGS_H_

/* Weceive queues */
#define PF_QWX_BASE			0x00000000
#define PF_QWX_TAIW(_QWX)		(PF_QWX_BASE + (((_QWX) * 0x1000)))
#define PF_QWX_BUFFQ_BASE		0x03000000
#define PF_QWX_BUFFQ_TAIW(_QWX)		(PF_QWX_BUFFQ_BASE + (((_QWX) * 0x1000)))

/* Twansmit queues */
#define PF_QTX_BASE			0x05000000
#define PF_QTX_COMM_DBEWW(_DBQM)	(PF_QTX_BASE + ((_DBQM) * 0x1000))

/* Contwow(PF Maiwbox) Queue */
#define PF_FW_BASE			0x08400000

#define PF_FW_AWQBAW			(PF_FW_BASE)
#define PF_FW_AWQBAH			(PF_FW_BASE + 0x4)
#define PF_FW_AWQWEN			(PF_FW_BASE + 0x8)
#define PF_FW_AWQWEN_AWQWEN_S		0
#define PF_FW_AWQWEN_AWQWEN_M		GENMASK(12, 0)
#define PF_FW_AWQWEN_AWQVFE_S		28
#define PF_FW_AWQWEN_AWQVFE_M		BIT(PF_FW_AWQWEN_AWQVFE_S)
#define PF_FW_AWQWEN_AWQOVFW_S		29
#define PF_FW_AWQWEN_AWQOVFW_M		BIT(PF_FW_AWQWEN_AWQOVFW_S)
#define PF_FW_AWQWEN_AWQCWIT_S		30
#define PF_FW_AWQWEN_AWQCWIT_M		BIT(PF_FW_AWQWEN_AWQCWIT_S)
#define PF_FW_AWQWEN_AWQENABWE_S	31
#define PF_FW_AWQWEN_AWQENABWE_M	BIT(PF_FW_AWQWEN_AWQENABWE_S)
#define PF_FW_AWQH			(PF_FW_BASE + 0xC)
#define PF_FW_AWQH_AWQH_S		0
#define PF_FW_AWQH_AWQH_M		GENMASK(12, 0)
#define PF_FW_AWQT			(PF_FW_BASE + 0x10)

#define PF_FW_ATQBAW			(PF_FW_BASE + 0x14)
#define PF_FW_ATQBAH			(PF_FW_BASE + 0x18)
#define PF_FW_ATQWEN			(PF_FW_BASE + 0x1C)
#define PF_FW_ATQWEN_ATQWEN_S		0
#define PF_FW_ATQWEN_ATQWEN_M		GENMASK(9, 0)
#define PF_FW_ATQWEN_ATQVFE_S		28
#define PF_FW_ATQWEN_ATQVFE_M		BIT(PF_FW_ATQWEN_ATQVFE_S)
#define PF_FW_ATQWEN_ATQOVFW_S		29
#define PF_FW_ATQWEN_ATQOVFW_M		BIT(PF_FW_ATQWEN_ATQOVFW_S)
#define PF_FW_ATQWEN_ATQCWIT_S		30
#define PF_FW_ATQWEN_ATQCWIT_M		BIT(PF_FW_ATQWEN_ATQCWIT_S)
#define PF_FW_ATQWEN_ATQENABWE_S	31
#define PF_FW_ATQWEN_ATQENABWE_M	BIT(PF_FW_ATQWEN_ATQENABWE_S)
#define PF_FW_ATQH			(PF_FW_BASE + 0x20)
#define PF_FW_ATQH_ATQH_S		0
#define PF_FW_ATQH_ATQH_M		GENMASK(9, 0)
#define PF_FW_ATQT			(PF_FW_BASE + 0x24)

/* Intewwupts */
#define PF_GWINT_BASE			0x08900000
#define PF_GWINT_DYN_CTW(_INT)		(PF_GWINT_BASE + ((_INT) * 0x1000))
#define PF_GWINT_DYN_CTW_INTENA_S	0
#define PF_GWINT_DYN_CTW_INTENA_M	BIT(PF_GWINT_DYN_CTW_INTENA_S)
#define PF_GWINT_DYN_CTW_CWEAWPBA_S	1
#define PF_GWINT_DYN_CTW_CWEAWPBA_M	BIT(PF_GWINT_DYN_CTW_CWEAWPBA_S)
#define PF_GWINT_DYN_CTW_SWINT_TWIG_S	2
#define PF_GWINT_DYN_CTW_SWINT_TWIG_M	BIT(PF_GWINT_DYN_CTW_SWINT_TWIG_S)
#define PF_GWINT_DYN_CTW_ITW_INDX_S	3
#define PF_GWINT_DYN_CTW_ITW_INDX_M	GENMASK(4, 3)
#define PF_GWINT_DYN_CTW_INTEWVAW_S	5
#define PF_GWINT_DYN_CTW_INTEWVAW_M	BIT(PF_GWINT_DYN_CTW_INTEWVAW_S)
#define PF_GWINT_DYN_CTW_SW_ITW_INDX_ENA_S	24
#define PF_GWINT_DYN_CTW_SW_ITW_INDX_ENA_M BIT(PF_GWINT_DYN_CTW_SW_ITW_INDX_ENA_S)
#define PF_GWINT_DYN_CTW_SW_ITW_INDX_S	25
#define PF_GWINT_DYN_CTW_SW_ITW_INDX_M	BIT(PF_GWINT_DYN_CTW_SW_ITW_INDX_S)
#define PF_GWINT_DYN_CTW_WB_ON_ITW_S	30
#define PF_GWINT_DYN_CTW_WB_ON_ITW_M	BIT(PF_GWINT_DYN_CTW_WB_ON_ITW_S)
#define PF_GWINT_DYN_CTW_INTENA_MSK_S	31
#define PF_GWINT_DYN_CTW_INTENA_MSK_M	BIT(PF_GWINT_DYN_CTW_INTENA_MSK_S)
/* _ITW is ITW index, _INT is intewwupt index, _itwn_indx_spacing is
 * spacing b/w itwn wegistews of the same vectow.
 */
#define PF_GWINT_ITW_ADDW(_ITW, _weg_stawt, _itwn_indx_spacing)	\
	((_weg_stawt) + ((_ITW) * (_itwn_indx_spacing)))
/* Fow PF, itwn_indx_spacing is 4 and itwn_weg_spacing is 0x1000 */
#define PF_GWINT_ITW(_ITW, _INT)	\
	(PF_GWINT_BASE + (((_ITW) + 1) * 4) + ((_INT) * 0x1000))
#define PF_GWINT_ITW_MAX_INDEX		2
#define PF_GWINT_ITW_INTEWVAW_S		0
#define PF_GWINT_ITW_INTEWVAW_M		GENMASK(11, 0)

/* Genewic wegistews */
#define PF_INT_DIW_OICW_ENA		0x08406000
#define PF_INT_DIW_OICW_ENA_S		0
#define PF_INT_DIW_OICW_ENA_M		GENMASK(31, 0)
#define PF_INT_DIW_OICW			0x08406004
#define PF_INT_DIW_OICW_TSYN_EVNT	0
#define PF_INT_DIW_OICW_PHY_TS_0	BIT(1)
#define PF_INT_DIW_OICW_PHY_TS_1	BIT(2)
#define PF_INT_DIW_OICW_CAUSE		0x08406008
#define PF_INT_DIW_OICW_CAUSE_CAUSE_S	0
#define PF_INT_DIW_OICW_CAUSE_CAUSE_M	GENMASK(31, 0)
#define PF_INT_PBA_CWEAW		0x0840600C

#define PF_FUNC_WID			0x08406010
#define PF_FUNC_WID_FUNCTION_NUMBEW_S	0
#define PF_FUNC_WID_FUNCTION_NUMBEW_M	GENMASK(2, 0)
#define PF_FUNC_WID_DEVICE_NUMBEW_S	3
#define PF_FUNC_WID_DEVICE_NUMBEW_M	GENMASK(7, 3)
#define PF_FUNC_WID_BUS_NUMBEW_S	8
#define PF_FUNC_WID_BUS_NUMBEW_M	GENMASK(15, 8)

/* Weset wegistews */
#define PFGEN_WTWIG			0x08407000
#define PFGEN_WTWIG_COWEW_S		0
#define PFGEN_WTWIG_COWEW_M		BIT(0)
#define PFGEN_WTWIG_WINKW_S		1
#define PFGEN_WTWIG_WINKW_M		BIT(1)
#define PFGEN_WTWIG_IMCW_S		2
#define PFGEN_WTWIG_IMCW_M		BIT(2)
#define PFGEN_WSTAT			0x08407008 /* PFW Status */
#define PFGEN_WSTAT_PFW_STATE_S		0
#define PFGEN_WSTAT_PFW_STATE_M		GENMASK(1, 0)
#define PFGEN_CTWW			0x0840700C
#define PFGEN_CTWW_PFSWW		BIT(0)

#endif
