PPA Report for start_delay_clk.v (Module: start_delay_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 18
FF Count: 24
IO Count: 13
Cell Count: 93

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 297.38 MHz
Reg-to-Reg Critical Path Delay: 3.156 ns

POWER METRICS:
-------------
Total Power Consumption: 1.038 W
