INFO: [VRFC 10-2263] Analyzing Verilog file "H:/hub_repo/cs_riscv_exp/exp3/booth/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/hub_repo/cs_riscv_exp/exp3/booth/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3380] identifier 'test_cnt2_end' is used before its declaration [H:/hub_repo/cs_riscv_exp/exp3/booth/testbench.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/hub_repo/cs_riscv_exp/exp3/booth/Booth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
