# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/MUL/dsgn_modules/MUL_SHIFT.v" \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/SUM/dsgn_modules/SUM.v" \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/TOP/dsgn_modules/modulator.v" \
"../../../../../fa20_sp_fifo/fa20_sp_fifo.srcs/sources_1/new/ram_model_1w1r.v" \

sv xil_defaultlib  \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/OSC/dsgn_modules/OSC.v" \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/LPF/dsgn_modules/low_pass_fir_new_new.sv" \
"../../../../../fa20_sp_fifo/fa20_sp_fifo.srcs/sources_1/new/sp_fifo.v" \

verilog xil_defaultlib  \
"../../../../../../../../GitHub/fa20_elc470_proj/proj3_am_mod/TOP/tb/modulator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
