<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart1_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad285b4117cba43b601bb3a6f5acb6847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#ad285b4117cba43b601bb3a6f5acb6847">REG_USART1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020200U)</td></tr>
<tr class="memdesc:ad285b4117cba43b601bb3a6f5acb6847"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Control Register  <a href="#ad285b4117cba43b601bb3a6f5acb6847">More...</a><br /></td></tr>
<tr class="separator:ad285b4117cba43b601bb3a6f5acb6847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a11cf3c4d9367e3dbc4527eb24e0d2627">REG_USART1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020204U)</td></tr>
<tr class="memdesc:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Mode Register  <a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">More...</a><br /></td></tr>
<tr class="separator:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce9e0fff7bec58a6574fb559b9b7995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#adce9e0fff7bec58a6574fb559b9b7995">REG_USART1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020208U)</td></tr>
<tr class="memdesc:adce9e0fff7bec58a6574fb559b9b7995"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Interrupt Enable Register  <a href="#adce9e0fff7bec58a6574fb559b9b7995">More...</a><br /></td></tr>
<tr class="separator:adce9e0fff7bec58a6574fb559b9b7995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f162611f7b590c6ff4f6b96f61a044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a19f162611f7b590c6ff4f6b96f61a044">REG_USART1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002020CU)</td></tr>
<tr class="memdesc:a19f162611f7b590c6ff4f6b96f61a044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Interrupt Disable Register  <a href="#a19f162611f7b590c6ff4f6b96f61a044">More...</a><br /></td></tr>
<tr class="separator:a19f162611f7b590c6ff4f6b96f61a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#af2f0c27f08424d32da7023c9d0ce3a32">REG_USART1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020210U)</td></tr>
<tr class="memdesc:af2f0c27f08424d32da7023c9d0ce3a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Interrupt Mask Register  <a href="#af2f0c27f08424d32da7023c9d0ce3a32">More...</a><br /></td></tr>
<tr class="separator:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5346076f114b8cc662433fef7874ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a5346076f114b8cc662433fef7874ed02">REG_USART1_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020214U)</td></tr>
<tr class="memdesc:a5346076f114b8cc662433fef7874ed02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Channel Status Register  <a href="#a5346076f114b8cc662433fef7874ed02">More...</a><br /></td></tr>
<tr class="separator:a5346076f114b8cc662433fef7874ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2995d1f65294acdeffa4f009c435c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#abe2995d1f65294acdeffa4f009c435c9">REG_USART1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020218U)</td></tr>
<tr class="memdesc:abe2995d1f65294acdeffa4f009c435c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Receive Holding Register  <a href="#abe2995d1f65294acdeffa4f009c435c9">More...</a><br /></td></tr>
<tr class="separator:abe2995d1f65294acdeffa4f009c435c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a1b062b199991247602ad2677abdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a84a1b062b199991247602ad2677abdd4">REG_USART1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002021CU)</td></tr>
<tr class="memdesc:a84a1b062b199991247602ad2677abdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Transmit Holding Register  <a href="#a84a1b062b199991247602ad2677abdd4">More...</a><br /></td></tr>
<tr class="separator:a84a1b062b199991247602ad2677abdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a0885aca4709a3a630bbd5a88c45ace6f">REG_USART1_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020220U)</td></tr>
<tr class="memdesc:a0885aca4709a3a630bbd5a88c45ace6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Baud Rate Generator Register  <a href="#a0885aca4709a3a630bbd5a88c45ace6f">More...</a><br /></td></tr>
<tr class="separator:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a355bac1d7f9ccc64cc91eeb5045b3068">REG_USART1_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020224U)</td></tr>
<tr class="memdesc:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Receiver Time-out Register  <a href="#a355bac1d7f9ccc64cc91eeb5045b3068">More...</a><br /></td></tr>
<tr class="separator:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fe05f4dc068815edf64f8486254694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a58fe05f4dc068815edf64f8486254694">REG_USART1_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020228U)</td></tr>
<tr class="memdesc:a58fe05f4dc068815edf64f8486254694"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Transmitter Timeguard Register  <a href="#a58fe05f4dc068815edf64f8486254694">More...</a><br /></td></tr>
<tr class="separator:a58fe05f4dc068815edf64f8486254694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">REG_USART1_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020240U)</td></tr>
<tr class="memdesc:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART FI DI Ratio Register  <a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">More...</a><br /></td></tr>
<tr class="separator:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a65cc0273800916de6e7139b04ae66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#ac1a65cc0273800916de6e7139b04ae66">REG_USART1_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020244U)</td></tr>
<tr class="memdesc:ac1a65cc0273800916de6e7139b04ae66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Number of Errors Register  <a href="#ac1a65cc0273800916de6e7139b04ae66">More...</a><br /></td></tr>
<tr class="separator:ac1a65cc0273800916de6e7139b04ae66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5326578be5d8cd63ed55432f18dd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a5d5326578be5d8cd63ed55432f18dd77">REG_USART1_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020254U)</td></tr>
<tr class="memdesc:a5d5326578be5d8cd63ed55432f18dd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART LIN Mode Register  <a href="#a5d5326578be5d8cd63ed55432f18dd77">More...</a><br /></td></tr>
<tr class="separator:a5d5326578be5d8cd63ed55432f18dd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f7e5fbb0c957cae754fda44d935acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a59f7e5fbb0c957cae754fda44d935acf">REG_USART1_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020258U)</td></tr>
<tr class="memdesc:a59f7e5fbb0c957cae754fda44d935acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART LIN Identifier Register  <a href="#a59f7e5fbb0c957cae754fda44d935acf">More...</a><br /></td></tr>
<tr class="separator:a59f7e5fbb0c957cae754fda44d935acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#ae7e031762b99ee7bdefe7039ab0d20e3">REG_USART1_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002025CU)</td></tr>
<tr class="memdesc:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART LIN Baud Rate Register  <a href="#ae7e031762b99ee7bdefe7039ab0d20e3">More...</a><br /></td></tr>
<tr class="separator:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74d3e8318bc5bd70d5580363252b0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#aa74d3e8318bc5bd70d5580363252b0cf">REG_USART1_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020290U)</td></tr>
<tr class="memdesc:aa74d3e8318bc5bd70d5580363252b0cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Comparison Register  <a href="#aa74d3e8318bc5bd70d5580363252b0cf">More...</a><br /></td></tr>
<tr class="separator:aa74d3e8318bc5bd70d5580363252b0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#addb1c5dd3dc1cdfefd14aa585964e216">REG_USART1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400202E4U)</td></tr>
<tr class="memdesc:addb1c5dd3dc1cdfefd14aa585964e216"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Write Protection Mode Register  <a href="#addb1c5dd3dc1cdfefd14aa585964e216">More...</a><br /></td></tr>
<tr class="separator:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a2e11ef8628ae303ba8a8157c0b614b1b">REG_USART1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400202E8U)</td></tr>
<tr class="memdesc:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) USART Write Protection Status Register  <a href="#a2e11ef8628ae303ba8a8157c0b614b1b">More...</a><br /></td></tr>
<tr class="separator:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a39c191a9ef9c20f9fa3d945f9d26c1ac">REG_USART1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020300U)</td></tr>
<tr class="memdesc:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Pointer Register  <a href="#a39c191a9ef9c20f9fa3d945f9d26c1ac">More...</a><br /></td></tr>
<tr class="separator:a39c191a9ef9c20f9fa3d945f9d26c1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53a638a33465971132ed1c841ced738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#ab53a638a33465971132ed1c841ced738">REG_USART1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020304U)</td></tr>
<tr class="memdesc:ab53a638a33465971132ed1c841ced738"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Counter Register  <a href="#ab53a638a33465971132ed1c841ced738">More...</a><br /></td></tr>
<tr class="separator:ab53a638a33465971132ed1c841ced738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96aa25cc7130cb6903271fda138b9698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a96aa25cc7130cb6903271fda138b9698">REG_USART1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020308U)</td></tr>
<tr class="memdesc:a96aa25cc7130cb6903271fda138b9698"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Pointer Register  <a href="#a96aa25cc7130cb6903271fda138b9698">More...</a><br /></td></tr>
<tr class="separator:a96aa25cc7130cb6903271fda138b9698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#afb6a706292e9bfcd45a53a72f2a0fa43">REG_USART1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002030CU)</td></tr>
<tr class="memdesc:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Counter Register  <a href="#afb6a706292e9bfcd45a53a72f2a0fa43">More...</a><br /></td></tr>
<tr class="separator:afb6a706292e9bfcd45a53a72f2a0fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a130565d1f7d88cce5073fb1a970a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a27a130565d1f7d88cce5073fb1a970a7">REG_USART1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020310U)</td></tr>
<tr class="memdesc:a27a130565d1f7d88cce5073fb1a970a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Next Pointer Register  <a href="#a27a130565d1f7d88cce5073fb1a970a7">More...</a><br /></td></tr>
<tr class="separator:a27a130565d1f7d88cce5073fb1a970a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5594cf2f75c997919c87f0ada81d169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#ad5594cf2f75c997919c87f0ada81d169">REG_USART1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020314U)</td></tr>
<tr class="memdesc:ad5594cf2f75c997919c87f0ada81d169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Next Counter Register  <a href="#ad5594cf2f75c997919c87f0ada81d169">More...</a><br /></td></tr>
<tr class="separator:ad5594cf2f75c997919c87f0ada81d169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378528d672e36ad1933c25669a3d554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a378528d672e36ad1933c25669a3d554f">REG_USART1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020318U)</td></tr>
<tr class="memdesc:a378528d672e36ad1933c25669a3d554f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Next Pointer Register  <a href="#a378528d672e36ad1933c25669a3d554f">More...</a><br /></td></tr>
<tr class="separator:a378528d672e36ad1933c25669a3d554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793d82b2d2295d0801201d638d34a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a793d82b2d2295d0801201d638d34a40a">REG_USART1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002031CU)</td></tr>
<tr class="memdesc:a793d82b2d2295d0801201d638d34a40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Next Counter Register  <a href="#a793d82b2d2295d0801201d638d34a40a">More...</a><br /></td></tr>
<tr class="separator:a793d82b2d2295d0801201d638d34a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#a2fda6ff34043ddafd6120cd0f5aa625a">REG_USART1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020320U)</td></tr>
<tr class="memdesc:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transfer Control Register  <a href="#a2fda6ff34043ddafd6120cd0f5aa625a">More...</a><br /></td></tr>
<tr class="separator:a2fda6ff34043ddafd6120cd0f5aa625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa205db943400a7adbba901e044b8d283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart1_8h.xhtml#aa205db943400a7adbba901e044b8d283">REG_USART1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020324U)</td></tr>
<tr class="memdesc:aa205db943400a7adbba901e044b8d283"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transfer Status Register  <a href="#aa205db943400a7adbba901e044b8d283">More...</a><br /></td></tr>
<tr class="separator:aa205db943400a7adbba901e044b8d283"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0885aca4709a3a630bbd5a88c45ace6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0885aca4709a3a630bbd5a88c45ace6f">&sect;&nbsp;</a></span>REG_USART1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="aa74d3e8318bc5bd70d5580363252b0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74d3e8318bc5bd70d5580363252b0cf">&sect;&nbsp;</a></span>REG_USART1_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Comparison Register </p>

</div>
</div>
<a id="ad285b4117cba43b601bb3a6f5acb6847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad285b4117cba43b601bb3a6f5acb6847">&sect;&nbsp;</a></span>REG_USART1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Control Register </p>

</div>
</div>
<a id="a5346076f114b8cc662433fef7874ed02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5346076f114b8cc662433fef7874ed02">&sect;&nbsp;</a></span>REG_USART1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Channel Status Register </p>

</div>
</div>
<a id="a5dbd2aef30d4bcd9d3093ff8d4e3bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">&sect;&nbsp;</a></span>REG_USART1_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a19f162611f7b590c6ff4f6b96f61a044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f162611f7b590c6ff4f6b96f61a044">&sect;&nbsp;</a></span>REG_USART1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002020CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Interrupt Disable Register </p>

</div>
</div>
<a id="adce9e0fff7bec58a6574fb559b9b7995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce9e0fff7bec58a6574fb559b9b7995">&sect;&nbsp;</a></span>REG_USART1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Interrupt Enable Register </p>

</div>
</div>
<a id="af2f0c27f08424d32da7023c9d0ce3a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f0c27f08424d32da7023c9d0ce3a32">&sect;&nbsp;</a></span>REG_USART1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Interrupt Mask Register </p>

</div>
</div>
<a id="ae7e031762b99ee7bdefe7039ab0d20e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e031762b99ee7bdefe7039ab0d20e3">&sect;&nbsp;</a></span>REG_USART1_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002025CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a59f7e5fbb0c957cae754fda44d935acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f7e5fbb0c957cae754fda44d935acf">&sect;&nbsp;</a></span>REG_USART1_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART LIN Identifier Register </p>

</div>
</div>
<a id="a5d5326578be5d8cd63ed55432f18dd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5326578be5d8cd63ed55432f18dd77">&sect;&nbsp;</a></span>REG_USART1_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART LIN Mode Register </p>

</div>
</div>
<a id="a11cf3c4d9367e3dbc4527eb24e0d2627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">&sect;&nbsp;</a></span>REG_USART1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Mode Register </p>

</div>
</div>
<a id="ac1a65cc0273800916de6e7139b04ae66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a65cc0273800916de6e7139b04ae66">&sect;&nbsp;</a></span>REG_USART1_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Number of Errors Register </p>

</div>
</div>
<a id="a2fda6ff34043ddafd6120cd0f5aa625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fda6ff34043ddafd6120cd0f5aa625a">&sect;&nbsp;</a></span>REG_USART1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transfer Control Register </p>

</div>
</div>
<a id="aa205db943400a7adbba901e044b8d283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa205db943400a7adbba901e044b8d283">&sect;&nbsp;</a></span>REG_USART1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transfer Status Register </p>

</div>
</div>
<a id="ab53a638a33465971132ed1c841ced738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53a638a33465971132ed1c841ced738">&sect;&nbsp;</a></span>REG_USART1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Counter Register </p>

</div>
</div>
<a id="abe2995d1f65294acdeffa4f009c435c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2995d1f65294acdeffa4f009c435c9">&sect;&nbsp;</a></span>REG_USART1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Receive Holding Register </p>

</div>
</div>
<a id="ad5594cf2f75c997919c87f0ada81d169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5594cf2f75c997919c87f0ada81d169">&sect;&nbsp;</a></span>REG_USART1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Next Counter Register </p>

</div>
</div>
<a id="a27a130565d1f7d88cce5073fb1a970a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a130565d1f7d88cce5073fb1a970a7">&sect;&nbsp;</a></span>REG_USART1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Next Pointer Register </p>

</div>
</div>
<a id="a39c191a9ef9c20f9fa3d945f9d26c1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c191a9ef9c20f9fa3d945f9d26c1ac">&sect;&nbsp;</a></span>REG_USART1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Pointer Register </p>

</div>
</div>
<a id="a355bac1d7f9ccc64cc91eeb5045b3068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355bac1d7f9ccc64cc91eeb5045b3068">&sect;&nbsp;</a></span>REG_USART1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Receiver Time-out Register </p>

</div>
</div>
<a id="afb6a706292e9bfcd45a53a72f2a0fa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6a706292e9bfcd45a53a72f2a0fa43">&sect;&nbsp;</a></span>REG_USART1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002030CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Counter Register </p>

</div>
</div>
<a id="a84a1b062b199991247602ad2677abdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a1b062b199991247602ad2677abdd4">&sect;&nbsp;</a></span>REG_USART1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002021CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Transmit Holding Register </p>

</div>
</div>
<a id="a793d82b2d2295d0801201d638d34a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793d82b2d2295d0801201d638d34a40a">&sect;&nbsp;</a></span>REG_USART1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002031CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Next Counter Register </p>

</div>
</div>
<a id="a378528d672e36ad1933c25669a3d554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378528d672e36ad1933c25669a3d554f">&sect;&nbsp;</a></span>REG_USART1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a96aa25cc7130cb6903271fda138b9698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96aa25cc7130cb6903271fda138b9698">&sect;&nbsp;</a></span>REG_USART1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Pointer Register </p>

</div>
</div>
<a id="a58fe05f4dc068815edf64f8486254694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fe05f4dc068815edf64f8486254694">&sect;&nbsp;</a></span>REG_USART1_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="addb1c5dd3dc1cdfefd14aa585964e216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb1c5dd3dc1cdfefd14aa585964e216">&sect;&nbsp;</a></span>REG_USART1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400202E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Write Protection Mode Register </p>

</div>
</div>
<a id="a2e11ef8628ae303ba8a8157c0b614b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e11ef8628ae303ba8a8157c0b614b1b">&sect;&nbsp;</a></span>REG_USART1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400202E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
