{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 11:04:21 2006 " "Info: Processing started: Thu Mar 16 11:04:21 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "50MHz " "Info: Assuming node \"50MHz\" is an undefined clock" {  } { { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "50MHz register pulse_generator:inst\|counter\[18\] register pulse_generator:inst\|counter\[16\] 189.5 MHz 5.277 ns Internal " "Info: Clock \"50MHz\" has Internal fmax of 189.5 MHz between source register \"pulse_generator:inst\|counter\[18\]\" and destination register \"pulse_generator:inst\|counter\[16\]\" (period= 5.277 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.046 ns + Longest register register " "Info: + Longest register to register delay is 5.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_generator:inst\|counter\[18\] 1 REG LC_X38_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y16_N1; Fanout = 3; REG Node = 'pulse_generator:inst\|counter\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { pulse_generator:inst|counter[18] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.522 ns) 1.649 ns rtl~283 2 COMB LC_X38_Y15_N1 1 " "Info: 2: + IC(1.127 ns) + CELL(0.522 ns) = 1.649 ns; Loc. = LC_X38_Y15_N1; Fanout = 1; COMB Node = 'rtl~283'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.649 ns" { pulse_generator:inst|counter[18] rtl~283 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.522 ns) 2.552 ns rtl~285 3 COMB LC_X38_Y15_N7 4 " "Info: 3: + IC(0.381 ns) + CELL(0.522 ns) = 2.552 ns; Loc. = LC_X38_Y15_N7; Fanout = 4; COMB Node = 'rtl~285'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "0.903 ns" { rtl~283 rtl~285 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.258 ns) 3.206 ns rtl~2 4 COMB LC_X38_Y15_N8 10 " "Info: 4: + IC(0.396 ns) + CELL(0.258 ns) = 3.206 ns; Loc. = LC_X38_Y15_N8; Fanout = 10; COMB Node = 'rtl~2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "0.654 ns" { rtl~285 rtl~2 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.653 ns) 5.046 ns pulse_generator:inst\|counter\[16\] 5 REG LC_X38_Y16_N5 4 " "Info: 5: + IC(1.187 ns) + CELL(0.653 ns) = 5.046 ns; Loc. = LC_X38_Y16_N5; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[16\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.840 ns" { rtl~2 pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 38.74 % ) " "Info: Total cell delay = 1.955 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.091 ns ( 61.26 % ) " "Info: Total interconnect delay = 3.091 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "5.046 ns" { pulse_generator:inst|counter[18] rtl~283 rtl~285 rtl~2 pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.046 ns" { pulse_generator:inst|counter[18] rtl~283 rtl~285 rtl~2 pulse_generator:inst|counter[16] } { 0.000ns 1.127ns 0.381ns 0.396ns 1.187ns } { 0.000ns 0.522ns 0.522ns 0.258ns 0.653ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"50MHz\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 37 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 37; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns pulse_generator:inst\|counter\[16\] 2 REG LC_X38_Y16_N5 4 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X38_Y16_N5; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[16\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.517 ns" { 50MHz pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[16] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.816 ns - Longest register " "Info: - Longest clock path from clock \"50MHz\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 37 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 37; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns pulse_generator:inst\|counter\[18\] 2 REG LC_X38_Y16_N1 3 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X38_Y16_N1; Fanout = 3; REG Node = 'pulse_generator:inst\|counter\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.517 ns" { 50MHz pulse_generator:inst|counter[18] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[18] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[16] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[18] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "5.046 ns" { pulse_generator:inst|counter[18] rtl~283 rtl~285 rtl~2 pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.046 ns" { pulse_generator:inst|counter[18] rtl~283 rtl~285 rtl~2 pulse_generator:inst|counter[16] } { 0.000ns 1.127ns 0.381ns 0.396ns 1.187ns } { 0.000ns 0.522ns 0.522ns 0.258ns 0.653ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[16] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[16] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.816 ns" { 50MHz pulse_generator:inst|counter[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { 50MHz 50MHz~out0 pulse_generator:inst|counter[18] } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "50MHz LED7 shift_reg:inst2\|TEMP_OUT\[6\] 7.161 ns register " "Info: tco from clock \"50MHz\" to destination pin \"LED7\" through register \"shift_reg:inst2\|TEMP_OUT\[6\]\" is 7.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "50MHz source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"50MHz\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns 50MHz 1 CLK PIN_G16 37 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G16; Fanout = 37; CLK Node = '50MHz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { 50MHz } "NODE_NAME" } "" } } { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.629 ns) 2.749 ns shift_reg:inst2\|TEMP_OUT\[6\] 2 REG LC_X46_Y1_N6 2 " "Info: 2: + IC(0.821 ns) + CELL(0.629 ns) = 2.749 ns; Loc. = LC_X46_Y1_N6; Fanout = 2; REG Node = 'shift_reg:inst2\|TEMP_OUT\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.450 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.13 % ) " "Info: Total cell delay = 1.928 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.821 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[6] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.214 ns + Longest register pin " "Info: + Longest register to pin delay is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg:inst2\|TEMP_OUT\[6\] 1 REG LC_X46_Y1_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y1_N6; Fanout = 2; REG Node = 'shift_reg:inst2\|TEMP_OUT\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "shift_reg.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/shift_reg.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(1.865 ns) 4.214 ns LED7 2 PIN PIN_T11 0 " "Info: 2: + IC(2.349 ns) + CELL(1.865 ns) = 4.214 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "4.214 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 232 592 768 248 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 44.26 % ) " "Info: Total cell delay = 1.865 ns ( 44.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 55.74 % ) " "Info: Total interconnect delay = 2.349 ns ( 55.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "4.214 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.214 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } { 0.000ns 2.349ns } { 0.000ns 1.865ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "2.749 ns" { 50MHz shift_reg:inst2|TEMP_OUT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.749 ns" { 50MHz 50MHz~out0 shift_reg:inst2|TEMP_OUT[6] } { 0.000ns 0.000ns 0.821ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "4.214 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.214 ns" { shift_reg:inst2|TEMP_OUT[6] LED7 } { 0.000ns 2.349ns } { 0.000ns 1.865ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 11:04:21 2006 " "Info: Processing ended: Thu Mar 16 11:04:21 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
