Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Nov 20 21:47:10 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3967 |       |     23040 | 17.22 |
|   SLR1 -> SLR2                   |  2093 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1874 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 10019 |       |     23040 | 43.49 |
|   SLR0 -> SLR1                   |  3553 |       |           | 15.42 |
|     Using TX_REG only            |    73 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   367 |    55 |           |       |
|   SLR1 -> SLR0                   |  6466 |       |           | 28.06 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13986 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1718 |  156 |
| SLR1      | 1959 |    0 | 6310 |
| SLR0      |  134 | 3419 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  37386 |  21293 |  7761 |  68.02 |  39.43 |  14.37 |
|   CLBL                     |  19529 |  11310 |  4051 |  66.70 |  38.63 |  13.84 |
|   CLBM                     |  17857 |   9983 |  3710 |  69.54 |  40.38 |  15.01 |
| CLB LUTs                   | 171112 | 121320 | 35296 |  38.92 |  28.08 |   8.17 |
|   LUT as Logic             | 139087 | 109894 | 32288 |  31.63 |  25.44 |   7.47 |
|     using O5 output only   |   1912 |    413 |  1004 |   0.43 |   0.10 |   0.23 |
|     using O6 output only   |  93315 |  79764 | 19478 |  21.22 |  18.46 |   4.51 |
|     using O5 and O6        |  43860 |  29717 | 11806 |   9.98 |   6.88 |   2.73 |
|   LUT as Memory            |  32025 |  11426 |  3008 |  15.59 |   5.78 |   1.52 |
|     LUT as Distributed RAM |  18840 |   3837 |  1660 |   9.17 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  18760 |   3622 |  1576 |   9.13 |   1.83 |   0.80 |
|     LUT as Shift Register  |  13185 |   7589 |  1348 |   6.42 |   3.84 |   0.68 |
|       using O5 output only |      5 |      0 |     0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |   8723 |   5195 |  1218 |   4.25 |   2.63 |   0.62 |
|       using O5 and O6      |   4457 |   2394 |   130 |   2.17 |   1.21 |   0.07 |
| CLB Registers              | 273824 | 155297 | 60724 |  31.14 |  17.97 |   7.03 |
| CARRY8                     |  10061 |   6759 |   313 |  18.31 |  12.52 |   0.58 |
| F7 Muxes                   |   2604 |   2063 |  1054 |   1.18 |   0.96 |   0.49 |
| F8 Muxes                   |    712 |    605 |    47 |   0.65 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  191.5 |  188.5 |    94 |  28.50 |  28.05 |  13.99 |
|   RAMB36/FIFO              |    190 |    188 |    92 |  28.27 |  27.98 |  13.69 |
|     RAMB36E2 only          |    190 |    188 |    92 |  28.27 |  27.98 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     12 |      8 |     4 |   0.42 |   0.26 |   0.13 |
| Unique Control Sets        |   4637 |   2563 |  2719 |   4.22 |   2.37 |   2.52 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


