// Seed: 1892021979
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = 1'b0;
  always begin
    id_3 = 1;
  end
endmodule : id_4
