Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  2 14:38:26 2024
| Host         : DESKTOP-VCH1095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CricketGame_TopModule_timing_summary_routed.rpt -pb CricketGame_TopModule_timing_summary_routed.pb -rpx CricketGame_TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : CricketGame_TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CG1/CG1_3/Game_Over_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CG1/CG1_4/CG1_4_1/CG1_4_1_1/clk_10Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CG2/CG2_2/clk_1kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.116        0.000                      0                  231        0.186        0.000                      0                  231        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.116        0.000                      0                  231        0.186        0.000                      0                  231        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 CG1/CG1_1/shift_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team1_Score_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.054ns (21.741%)  route 3.794ns (78.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  CG1/CG1_1/shift_reg[3]/Q
                         net (fo=14, routed)          1.268     6.875    CG1/CG1_1/LFSR_Out[3]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146     7.021 r  CG1/CG1_1/Team2_Score[11]_i_7/O
                         net (fo=34, routed)          1.732     8.753    CG1/CG1_2/Team1_Score_reg[3]_2
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.328     9.081 r  CG1/CG1_2/Team1_Score[8]_i_2/O
                         net (fo=1, routed)           0.794     9.875    CG1/CG1_2/Team1_Score[8]_i_2_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.999 r  CG1/CG1_2/Team1_Score[8]_i_1/O
                         net (fo=1, routed)           0.000     9.999    CG1/CG1_2/Team1_Score_0[8]
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.505    14.846    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[8]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)        0.031    15.115    CG1/CG1_2/Team1_Score_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 CG1/CG1_2/Team1_Score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team1_Score_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.751ns (38.492%)  route 2.798ns (61.508%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.623     5.144    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  CG1/CG1_2/Team1_Score_reg[6]/Q
                         net (fo=11, routed)          1.016     6.616    CG1/CG1_2/p_1_in[2]
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.740 r  CG1/CG1_2/Team1_Score[8]_i_5/O
                         net (fo=1, routed)           0.000     6.740    CG1/CG1_2/Team1_Score[8]_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.273 r  CG1/CG1_2/Team1_Score_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.273    CG1/CG1_2/Team1_Score_reg[8]_i_3_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.492 r  CG1/CG1_2/Team1_Score_reg[11]_i_9/O[0]
                         net (fo=1, routed)           1.052     8.544    CG1/CG1_2/Team1_Score_reg[11]_i_9_n_7
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.295     8.839 r  CG1/CG1_2/Team1_Score[9]_i_2/O
                         net (fo=1, routed)           0.730     9.569    CG1/CG1_2/Team1_Score[9]_i_2_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  CG1/CG1_2/Team1_Score[9]_i_1/O
                         net (fo=1, routed)           0.000     9.693    CG1/CG1_2/Team1_Score_0[9]
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.505    14.846    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[9]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)        0.031    15.115    CG1/CG1_2/Team1_Score_reg[9]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 CG1/CG1_1/shift_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team1_Score_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.054ns (23.294%)  route 3.471ns (76.706%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  CG1/CG1_1/shift_reg[3]/Q
                         net (fo=14, routed)          1.268     6.875    CG1/CG1_1/LFSR_Out[3]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146     7.021 r  CG1/CG1_1/Team2_Score[11]_i_7/O
                         net (fo=34, routed)          1.510     8.531    CG1/CG1_2/Team1_Score_reg[3]_2
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.328     8.859 r  CG1/CG1_2/Team1_Score[10]_i_3/O
                         net (fo=1, routed)           0.693     9.552    CG1/CG1_2/Team1_Score[10]_i_3_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.676 r  CG1/CG1_2/Team1_Score[10]_i_1/O
                         net (fo=1, routed)           0.000     9.676    CG1/CG1_2/Team1_Score_0[10]
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.505    14.846    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[10]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)        0.032    15.116    CG1/CG1_2/Team1_Score_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 CG1/CG1_2/Team2_Score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.742ns (39.663%)  route 2.650ns (60.337%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  CG1/CG1_2/Team2_Score_reg[8]/Q
                         net (fo=9, routed)           1.239     6.847    CG1/CG1_2/p_0_in[4]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.372 r  CG1/CG1_2/Team2_Score_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.372    CG1/CG1_2/Team2_Score_reg[8]_i_4_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  CG1/CG1_2/Team2_Score_reg[11]_i_14/O[1]
                         net (fo=1, routed)           0.971     8.677    CG1/CG1_2/data5[10]
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.303     8.980 r  CG1/CG1_2/Team2_Score[10]_i_3/O
                         net (fo=1, routed)           0.440     9.419    CG1/CG1_2/Team2_Score[10]_i_3_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.543 r  CG1/CG1_2/Team2_Score[10]_i_1/O
                         net (fo=1, routed)           0.000     9.543    CG1/CG1_2/Team2_Score[10]
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.511    14.852    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.031    15.122    CG1/CG1_2/Team2_Score_reg[10]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 CG0/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.890ns (21.546%)  route 3.241ns (78.454%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG0/d1/clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CG0/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  CG0/d1/Q_reg/Q
                         net (fo=25, routed)          1.165     6.834    CG0/d1/Q_reg_0
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.958 r  CG0/d1/Wickets[3]_i_3/O
                         net (fo=2, routed)           0.677     7.635    CG1/CG1_1/Team2_Score_reg[11]_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  CG1/CG1_1/Team2_Score[11]_i_3/O
                         net (fo=1, routed)           0.433     8.192    CG1/CG1_1/Team2_Score[11]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  CG1/CG1_1/Team2_Score[11]_i_1/O
                         net (fo=12, routed)          0.966     9.282    CG1/CG1_2/E[0]
    SLICE_X1Y16          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.512    14.853    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_CE)      -0.205    14.887    CG1/CG1_2/Team2_Score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 CG1/CG1_1/shift_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.054ns (24.394%)  route 3.267ns (75.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  CG1/CG1_1/shift_reg[3]/Q
                         net (fo=14, routed)          1.268     6.875    CG1/CG1_1/LFSR_Out[3]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146     7.021 r  CG1/CG1_1/Team2_Score[11]_i_7/O
                         net (fo=34, routed)          1.551     8.572    CG1/CG1_2/Team1_Score_reg[3]_2
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.328     8.900 r  CG1/CG1_2/Team2_Score[9]_i_2/O
                         net (fo=1, routed)           0.448     9.348    CG1/CG1_2/Team2_Score[9]_i_2_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.472 r  CG1/CG1_2/Team2_Score[9]_i_1/O
                         net (fo=1, routed)           0.000     9.472    CG1/CG1_2/Team2_Score[9]
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.511    14.852    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[9]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.031    15.108    CG1/CG1_2/Team2_Score_reg[9]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 CG0/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.184%)  route 3.122ns (77.816%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG0/d1/clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CG0/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  CG0/d1/Q_reg/Q
                         net (fo=25, routed)          1.165     6.834    CG0/d1/Q_reg_0
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.958 r  CG0/d1/Wickets[3]_i_3/O
                         net (fo=2, routed)           0.677     7.635    CG1/CG1_1/Team2_Score_reg[11]_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  CG1/CG1_1/Team2_Score[11]_i_3/O
                         net (fo=1, routed)           0.433     8.192    CG1/CG1_1/Team2_Score[11]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  CG1/CG1_1/Team2_Score[11]_i_1/O
                         net (fo=12, routed)          0.847     9.163    CG1/CG1_2/E[0]
    SLICE_X4Y18          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.507    14.848    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[11]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.868    CG1/CG1_2/Team2_Score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 CG1/CG1_1/shift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team1_Score_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.999ns (23.644%)  route 3.226ns (76.356%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.631     5.152    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X6Y12          FDSE                                         r  CG1/CG1_1/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDSE (Prop_fdse_C_Q)         0.518     5.670 r  CG1/CG1_1/shift_reg[1]/Q
                         net (fo=15, routed)          0.880     6.550    CG1/CG1_1/LFSR_Out[1]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.154     6.704 r  CG1/CG1_1/Team2_Score[11]_i_9/O
                         net (fo=18, routed)          2.346     9.050    CG1/CG1_2/Team1_Score_reg[3]_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I3_O)        0.327     9.377 r  CG1/CG1_2/Team1_Score[6]_i_1/O
                         net (fo=1, routed)           0.000     9.377    CG1/CG1_2/Team1_Score_0[6]
    SLICE_X5Y19          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.506    14.847    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[6]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDCE (Setup_fdce_C_D)        0.031    15.116    CG1/CG1_2/Team1_Score_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 CG0/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.307%)  route 3.100ns (77.693%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG0/d1/clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CG0/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  CG0/d1/Q_reg/Q
                         net (fo=25, routed)          1.165     6.834    CG0/d1/Q_reg_0
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.958 r  CG0/d1/Wickets[3]_i_3/O
                         net (fo=2, routed)           0.677     7.635    CG1/CG1_1/Team2_Score_reg[11]_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  CG1/CG1_1/Team2_Score[11]_i_3/O
                         net (fo=1, routed)           0.433     8.192    CG1/CG1_1/Team2_Score[11]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  CG1/CG1_1/Team2_Score[11]_i_1/O
                         net (fo=12, routed)          0.825     9.141    CG1/CG1_2/E[0]
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.511    14.852    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    CG1/CG1_2/Team2_Score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 CG0/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.307%)  route 3.100ns (77.693%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.630     5.151    CG0/d1/clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CG0/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  CG0/d1/Q_reg/Q
                         net (fo=25, routed)          1.165     6.834    CG0/d1/Q_reg_0
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.958 r  CG0/d1/Wickets[3]_i_3/O
                         net (fo=2, routed)           0.677     7.635    CG1/CG1_1/Team2_Score_reg[11]_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  CG1/CG1_1/Team2_Score[11]_i_3/O
                         net (fo=1, routed)           0.433     8.192    CG1/CG1_1/Team2_Score[11]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  CG1/CG1_1/Team2_Score[11]_i_1/O
                         net (fo=12, routed)          0.825     9.141    CG1/CG1_2/E[0]
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.511    14.852    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    CG1/CG1_2/Team2_Score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CG1/CG1_1/shift_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.978%)  route 0.105ns (36.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.472    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  CG1/CG1_1/shift_reg[2]/Q
                         net (fo=14, routed)          0.105     1.718    CG1/CG1_1/LFSR_Out[2]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  CG1/CG1_1/Team2_Score[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    CG1/CG1_2/Team2_Score_reg[4]_1[1]
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     1.986    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.092     1.577    CG1/CG1_2/Team2_Score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CG1/CG1_2/Team2_Score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Runs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.717%)  route 0.136ns (42.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.591     1.474    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  CG1/CG1_2/Team2_Score_reg[6]/Q
                         net (fo=11, routed)          0.136     1.751    CG1/CG1_2/p_0_in[2]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  CG1/CG1_2/Runs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    CG1/CG1_2/Runs[2]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  CG1/CG1_2/Runs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     1.985    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  CG1/CG1_2/Runs_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.091     1.598    CG1/CG1_2/Runs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CG1/CG1_4/Team1_Ball_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_4/Team1_Ball_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  CG1/CG1_4/Team1_Ball_Count_reg[1]/Q
                         net (fo=8, routed)           0.105     1.746    CG1/CG1_4/Team1_Ball_Count[1]
    SLICE_X3Y9           LUT4 (Prop_lut4_I2_O)        0.048     1.794 r  CG1/CG1_4/Team1_Ball_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    CG1/CG1_4/Team1_Ball_Count[3]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.105     1.595    CG1/CG1_4/Team1_Ball_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CG1/CG1_2/Team2_Score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Wickets_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.527%)  route 0.121ns (39.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.472    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  CG1/CG1_2/Team2_Score_reg[1]/Q
                         net (fo=4, routed)           0.121     1.734    CG1/CG1_2/Q[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  CG1/CG1_2/Wickets[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    CG1/CG1_2/Wickets[1]_i_1_n_0
    SLICE_X7Y13          FDCE                                         r  CG1/CG1_2/Wickets_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     1.986    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  CG1/CG1_2/Wickets_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y13          FDCE (Hold_fdce_C_D)         0.092     1.579    CG1/CG1_2/Wickets_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CG1/CG1_4/Team1_Ball_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_4/Team1_Ball_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  CG1/CG1_4/Team1_Ball_Count_reg[1]/Q
                         net (fo=8, routed)           0.106     1.747    CG1/CG1_4/Team1_Ball_Count[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.049     1.796 r  CG1/CG1_4/Team1_Ball_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    CG1/CG1_4/Team1_Ball_Count[4]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  CG1/CG1_4/Team1_Ball_Count_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.104     1.594    CG1/CG1_4/Team1_Ball_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CG1/CG1_2/Team1_Score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team1_Score_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.590     1.473    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  CG1/CG1_2/Team1_Score_reg[2]/Q
                         net (fo=4, routed)           0.124     1.738    CG1/CG1_1/Q[2]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  CG1/CG1_1/Team1_Score[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    CG1/CG1_2/D[2]
    SLICE_X7Y12          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     1.987    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  CG1/CG1_2/Team1_Score_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.091     1.564    CG1/CG1_2/Team1_Score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CG1/CG1_4/Team2_Ball_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_4/Team2_Ball_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.166%)  route 0.154ns (44.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.591     1.474    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  CG1/CG1_4/Team2_Ball_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  CG1/CG1_4/Team2_Ball_Count_reg[0]/Q
                         net (fo=8, routed)           0.154     1.770    CG1/CG1_4/Team2_Ball_Count[0]
    SLICE_X4Y10          LUT3 (Prop_lut3_I1_O)        0.049     1.819 r  CG1/CG1_4/Team2_Ball_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    CG1/CG1_4/Team2_Ball_Count[2]_i_1_n_0
    SLICE_X4Y10          FDCE                                         r  CG1/CG1_4/Team2_Ball_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     1.989    CG1/CG1_4/clk_fpga_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  CG1/CG1_4/Team2_Ball_Count_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.107     1.594    CG1/CG1_4/Team2_Ball_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CG1/CG1_1/shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.472    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  CG1/CG1_1/shift_reg[0]/Q
                         net (fo=13, routed)          0.143     1.756    CG1/CG1_1/LFSR_Out[0]
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.045     1.801 r  CG1/CG1_1/Team2_Score[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    CG1/CG1_2/Team2_Score_reg[4]_1[0]
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     1.986    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.091     1.576    CG1/CG1_2/Team2_Score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CG1/CG1_1/shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_2/Team2_Score_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.472    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  CG1/CG1_1/shift_reg[0]/Q
                         net (fo=13, routed)          0.144     1.757    CG1/CG1_1/LFSR_Out[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  CG1/CG1_1/Team2_Score[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    CG1/CG1_2/Team2_Score_reg[4]_1[2]
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     1.986    CG1/CG1_2/clk_fpga_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  CG1/CG1_2/Team2_Score_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.092     1.577    CG1/CG1_2/Team2_Score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 CG1/CG1_1/shift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG1/CG1_1/shift_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.519%)  route 0.176ns (55.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.588     1.471    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDSE                                         r  CG1/CG1_1/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  CG1/CG1_1/shift_reg[4]/Q
                         net (fo=2, routed)           0.176     1.788    CG1/CG1_1/shift[4]
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     1.986    CG1/CG1_1/clk_fpga_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  CG1/CG1_1/shift_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y13          FDSE (Hold_fdse_C_D)         0.070     1.557    CG1/CG1_1/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_fpga_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    CG0/d1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    CG0/d2/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    CG1/CG1_2/Team1_Score_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    CG1/CG1_2/Team1_Score_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CG0/d1/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    CG1/CG1_2/Team1_Score_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    CG1/CG1_2/Team1_Score_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    CG1/CG1_2/Team1_Score_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y21    CG1/CG1_2/Team1_Score_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y21    CG1/CG1_2/Team1_Score_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CG0/d1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CG0/d1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    CG0/d2/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    CG1/CG1_2/Team1_Score_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    CG1/CG1_2/Team2_Score_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    CG1/CG1_2/Team2_Score_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    CG1/CG1_2/Team2_Score_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    CG1/CG1_2/Team2_Score_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    CG1/CG1_2/Team2_Score_reg[5]/C



