-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 14;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of resonator_dds is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.953000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.953000,HLS_SYN_LAT=29,HLS_SYN_TPT=1,HLS_SYN_MEM=37,HLS_SYN_DSP=40,HLS_SYN_FF=24845,HLS_SYN_LUT=17463,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal toneinc_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal phase0_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal group_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal grp_fetch_tones_fu_215_res_in_TDATA_blk_n : STD_LOGIC;
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_downconvert_fu_115_res_out_TDATA_blk_n : STD_LOGIC;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal t_V_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal regslice_both_res_out_data_iq_U_apdone_blk : STD_LOGIC;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal t_V_reg_666_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_666_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal resdat_last_V_reg_674 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_8_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_1_reg_684 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_2_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_3_reg_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_4_reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_5_reg_704 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_6_reg_709 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_08_7_reg_714 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_9_reg_719 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_1_reg_724 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_2_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_3_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_4_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_5_reg_744 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_6_reg_749 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_19_7_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_reg_759 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_1_reg_764 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_2_reg_769 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_3_reg_774 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_4_reg_779 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_5_reg_784 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_6_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_7_reg_794 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_reg_799 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_reg_804 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_reg_809 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_reg_814 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_reg_819 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_5_reg_824 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_6_reg_829 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_7_reg_834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal grp_aphase_to_sincos_fu_82_ap_start : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_82_ap_done : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_82_ap_idle : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_82_ap_ready : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_82_ap_ce : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_82_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_82_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call77 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call77 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call77 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call77 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call77 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call77 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call77 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call77 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call77 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call77 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call77 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call77 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call77 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call77 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call77 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call77 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call77 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call77 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call77 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call77 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call77 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call77 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call77 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call77 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call77 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call77 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call77 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call77 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call77 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call77 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp97 : BOOLEAN;
    signal grp_downconvert_fu_115_ap_start : STD_LOGIC;
    signal grp_downconvert_fu_115_ap_done : STD_LOGIC;
    signal grp_downconvert_fu_115_ap_idle : STD_LOGIC;
    signal grp_downconvert_fu_115_ap_ready : STD_LOGIC;
    signal grp_downconvert_fu_115_res_out_TREADY : STD_LOGIC;
    signal grp_downconvert_fu_115_ap_ce : STD_LOGIC;
    signal grp_downconvert_fu_115_res_out_TDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_downconvert_fu_115_res_out_TVALID : STD_LOGIC;
    signal grp_downconvert_fu_115_res_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_downconvert_fu_115_res_out_TUSER : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call111 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call111 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call111 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call111 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call111 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call111 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call111 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call111 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call111 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call111 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call111 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call111 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call111 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call111 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call111 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call111 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call111 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call111 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call111 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call111 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call111 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call111 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call111 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call111 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call111 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call111 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call111 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call111 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call111 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call111 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp144 : BOOLEAN;
    signal grp_increment_phases_fu_159_ap_start : STD_LOGIC;
    signal grp_increment_phases_fu_159_ap_done : STD_LOGIC;
    signal grp_increment_phases_fu_159_ap_idle : STD_LOGIC;
    signal grp_increment_phases_fu_159_ap_ready : STD_LOGIC;
    signal grp_increment_phases_fu_159_ap_ce : STD_LOGIC;
    signal grp_increment_phases_fu_159_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_increment_phases_fu_159_ap_return_1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_4 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_5 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_6 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_7 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_8 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_159_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_increment_phases_fu_159_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call51 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call51 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call51 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call51 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call51 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call51 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call51 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call51 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call51 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call51 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call51 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call51 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call51 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call51 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call51 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call51 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call51 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call51 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call51 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call51 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call51 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call51 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call51 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call51 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call51 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call51 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call51 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call51 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call51 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call51 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp69 : BOOLEAN;
    signal grp_fetch_tones_fu_215_ap_start : STD_LOGIC;
    signal grp_fetch_tones_fu_215_ap_done : STD_LOGIC;
    signal grp_fetch_tones_fu_215_ap_idle : STD_LOGIC;
    signal grp_fetch_tones_fu_215_ap_ready : STD_LOGIC;
    signal grp_fetch_tones_fu_215_ap_ce : STD_LOGIC;
    signal grp_fetch_tones_fu_215_res_in_TREADY : STD_LOGIC;
    signal grp_fetch_tones_fu_215_toneinc_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fetch_tones_fu_215_toneinc_V_ce0 : STD_LOGIC;
    signal grp_fetch_tones_fu_215_phase0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fetch_tones_fu_215_phase0_V_ce0 : STD_LOGIC;
    signal grp_fetch_tones_fu_215_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_215_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call17 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call17 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call17 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call17 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call17 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call17 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call17 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call17 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call17 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call17 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call17 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call17 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call17 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call17 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call17 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call17 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call17 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call17 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call17 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call17 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call17 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call17 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call17 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call17 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call17 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call17 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call17 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp32 : BOOLEAN;
    signal grp_aphase_to_sincos_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal grp_downconvert_fu_115_ap_start_reg : STD_LOGIC := '0';
    signal grp_increment_phases_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal grp_fetch_tones_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal add_ln700_fu_365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_t_V : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_ack_in : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_res_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_ack_in : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_both_res_out_data_iq_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_user_V_U_vld_out : STD_LOGIC;

    component aphase_to_sincos IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (15 downto 0);
        dummyout_last_V_writ : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component downconvert IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_out_TREADY : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        resdat_last_V : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        res_out_TVALID : OUT STD_LOGIC;
        res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
        group_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        res_out_TDATA_blk_n : OUT STD_LOGIC );
    end component;


    component increment_phases IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        group_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (15 downto 0);
        dummyout_last_V_writ : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fetch_tones IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_in_TVALID : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        res_in_TREADY : OUT STD_LOGIC;
        res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        toneinc_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        toneinc_V_ce0 : OUT STD_LOGIC;
        toneinc_V_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        phase0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        phase0_V_ce0 : OUT STD_LOGIC;
        phase0_V_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        p_group_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_in_TDATA_blk_n : OUT STD_LOGIC );
    end component;


    component resonator_dds_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        toneinc_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        toneinc_V_ce0 : IN STD_LOGIC;
        toneinc_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        phase0_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        phase0_V_ce0 : IN STD_LOGIC;
        phase0_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    resonator_dds_control_s_axi_U : component resonator_dds_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        toneinc_V_address0 => grp_fetch_tones_fu_215_toneinc_V_address0,
        toneinc_V_ce0 => grp_fetch_tones_fu_215_toneinc_V_ce0,
        toneinc_V_q0 => toneinc_V_q0,
        phase0_V_address0 => grp_fetch_tones_fu_215_phase0_V_address0,
        phase0_V_ce0 => grp_fetch_tones_fu_215_phase0_V_ce0,
        phase0_V_q0 => phase0_V_q0);

    grp_aphase_to_sincos_fu_82 : component aphase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_aphase_to_sincos_fu_82_ap_start,
        ap_done => grp_aphase_to_sincos_fu_82_ap_done,
        ap_idle => grp_aphase_to_sincos_fu_82_ap_idle,
        ap_ready => grp_aphase_to_sincos_fu_82_ap_ready,
        ap_ce => grp_aphase_to_sincos_fu_82_ap_ce,
        p_read => grp_increment_phases_fu_159_ap_return_1,
        p_read1 => grp_increment_phases_fu_159_ap_return_2,
        p_read2 => grp_increment_phases_fu_159_ap_return_3,
        p_read3 => grp_increment_phases_fu_159_ap_return_4,
        p_read4 => grp_increment_phases_fu_159_ap_return_5,
        p_read5 => grp_increment_phases_fu_159_ap_return_6,
        p_read6 => grp_increment_phases_fu_159_ap_return_7,
        p_read7 => grp_increment_phases_fu_159_ap_return_8,
        p_read54 => grp_increment_phases_fu_159_ap_return_9,
        p_read55 => grp_increment_phases_fu_159_ap_return_10,
        p_read56 => grp_increment_phases_fu_159_ap_return_11,
        p_read57 => grp_increment_phases_fu_159_ap_return_12,
        p_read58 => grp_increment_phases_fu_159_ap_return_13,
        p_read59 => grp_increment_phases_fu_159_ap_return_14,
        p_read60 => grp_increment_phases_fu_159_ap_return_15,
        p_read61 => grp_increment_phases_fu_159_ap_return_16,
        p_read62 => grp_increment_phases_fu_159_ap_return_17,
        p_read63 => grp_increment_phases_fu_159_ap_return_18,
        p_read64 => grp_increment_phases_fu_159_ap_return_19,
        p_read65 => grp_increment_phases_fu_159_ap_return_20,
        p_read66 => grp_increment_phases_fu_159_ap_return_21,
        p_read67 => grp_increment_phases_fu_159_ap_return_22,
        p_read68 => grp_increment_phases_fu_159_ap_return_23,
        p_read69 => grp_increment_phases_fu_159_ap_return_24,
        dummyout_last_V_writ => grp_increment_phases_fu_159_ap_return_0,
        ap_return_0 => grp_aphase_to_sincos_fu_82_ap_return_0,
        ap_return_1 => grp_aphase_to_sincos_fu_82_ap_return_1,
        ap_return_2 => grp_aphase_to_sincos_fu_82_ap_return_2,
        ap_return_3 => grp_aphase_to_sincos_fu_82_ap_return_3,
        ap_return_4 => grp_aphase_to_sincos_fu_82_ap_return_4,
        ap_return_5 => grp_aphase_to_sincos_fu_82_ap_return_5,
        ap_return_6 => grp_aphase_to_sincos_fu_82_ap_return_6,
        ap_return_7 => grp_aphase_to_sincos_fu_82_ap_return_7,
        ap_return_8 => grp_aphase_to_sincos_fu_82_ap_return_8,
        ap_return_9 => grp_aphase_to_sincos_fu_82_ap_return_9,
        ap_return_10 => grp_aphase_to_sincos_fu_82_ap_return_10,
        ap_return_11 => grp_aphase_to_sincos_fu_82_ap_return_11,
        ap_return_12 => grp_aphase_to_sincos_fu_82_ap_return_12,
        ap_return_13 => grp_aphase_to_sincos_fu_82_ap_return_13,
        ap_return_14 => grp_aphase_to_sincos_fu_82_ap_return_14,
        ap_return_15 => grp_aphase_to_sincos_fu_82_ap_return_15,
        ap_return_16 => grp_aphase_to_sincos_fu_82_ap_return_16,
        ap_return_17 => grp_aphase_to_sincos_fu_82_ap_return_17,
        ap_return_18 => grp_aphase_to_sincos_fu_82_ap_return_18,
        ap_return_19 => grp_aphase_to_sincos_fu_82_ap_return_19,
        ap_return_20 => grp_aphase_to_sincos_fu_82_ap_return_20,
        ap_return_21 => grp_aphase_to_sincos_fu_82_ap_return_21,
        ap_return_22 => grp_aphase_to_sincos_fu_82_ap_return_22,
        ap_return_23 => grp_aphase_to_sincos_fu_82_ap_return_23,
        ap_return_24 => grp_aphase_to_sincos_fu_82_ap_return_24,
        ap_return_25 => grp_aphase_to_sincos_fu_82_ap_return_25,
        ap_return_26 => grp_aphase_to_sincos_fu_82_ap_return_26,
        ap_return_27 => grp_aphase_to_sincos_fu_82_ap_return_27,
        ap_return_28 => grp_aphase_to_sincos_fu_82_ap_return_28,
        ap_return_29 => grp_aphase_to_sincos_fu_82_ap_return_29,
        ap_return_30 => grp_aphase_to_sincos_fu_82_ap_return_30,
        ap_return_31 => grp_aphase_to_sincos_fu_82_ap_return_31,
        ap_return_32 => grp_aphase_to_sincos_fu_82_ap_return_32);

    grp_downconvert_fu_115 : component downconvert
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_downconvert_fu_115_ap_start,
        ap_done => grp_downconvert_fu_115_ap_done,
        ap_idle => grp_downconvert_fu_115_ap_idle,
        ap_ready => grp_downconvert_fu_115_ap_ready,
        res_out_TREADY => grp_downconvert_fu_115_res_out_TREADY,
        ap_ce => grp_downconvert_fu_115_ap_ce,
        p_read => grp_aphase_to_sincos_fu_82_ap_return_17,
        p_read1 => grp_aphase_to_sincos_fu_82_ap_return_18,
        p_read2 => grp_aphase_to_sincos_fu_82_ap_return_19,
        p_read3 => grp_aphase_to_sincos_fu_82_ap_return_20,
        p_read4 => grp_aphase_to_sincos_fu_82_ap_return_21,
        p_read5 => grp_aphase_to_sincos_fu_82_ap_return_22,
        p_read6 => grp_aphase_to_sincos_fu_82_ap_return_23,
        p_read7 => grp_aphase_to_sincos_fu_82_ap_return_24,
        p_read8 => grp_aphase_to_sincos_fu_82_ap_return_25,
        p_read9 => grp_aphase_to_sincos_fu_82_ap_return_26,
        p_read10 => grp_aphase_to_sincos_fu_82_ap_return_27,
        p_read11 => grp_aphase_to_sincos_fu_82_ap_return_28,
        p_read12 => grp_aphase_to_sincos_fu_82_ap_return_29,
        p_read13 => grp_aphase_to_sincos_fu_82_ap_return_30,
        p_read14 => grp_aphase_to_sincos_fu_82_ap_return_31,
        p_read15 => grp_aphase_to_sincos_fu_82_ap_return_32,
        resdat_last_V => grp_aphase_to_sincos_fu_82_ap_return_0,
        p_read16 => grp_aphase_to_sincos_fu_82_ap_return_1,
        p_read17 => grp_aphase_to_sincos_fu_82_ap_return_2,
        p_read18 => grp_aphase_to_sincos_fu_82_ap_return_3,
        p_read19 => grp_aphase_to_sincos_fu_82_ap_return_4,
        p_read20 => grp_aphase_to_sincos_fu_82_ap_return_5,
        p_read21 => grp_aphase_to_sincos_fu_82_ap_return_6,
        p_read22 => grp_aphase_to_sincos_fu_82_ap_return_7,
        p_read23 => grp_aphase_to_sincos_fu_82_ap_return_8,
        p_read24 => grp_aphase_to_sincos_fu_82_ap_return_9,
        p_read25 => grp_aphase_to_sincos_fu_82_ap_return_10,
        p_read26 => grp_aphase_to_sincos_fu_82_ap_return_11,
        p_read27 => grp_aphase_to_sincos_fu_82_ap_return_12,
        p_read28 => grp_aphase_to_sincos_fu_82_ap_return_13,
        p_read29 => grp_aphase_to_sincos_fu_82_ap_return_14,
        p_read30 => grp_aphase_to_sincos_fu_82_ap_return_15,
        p_read31 => grp_aphase_to_sincos_fu_82_ap_return_16,
        res_out_TDATA => grp_downconvert_fu_115_res_out_TDATA,
        res_out_TVALID => grp_downconvert_fu_115_res_out_TVALID,
        res_out_TLAST => grp_downconvert_fu_115_res_out_TLAST,
        res_out_TUSER => grp_downconvert_fu_115_res_out_TUSER,
        group_V_4 => t_V_reg_666_pp0_iter17_reg,
        res_out_TDATA_blk_n => grp_downconvert_fu_115_res_out_TDATA_blk_n);

    grp_increment_phases_fu_159 : component increment_phases
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_increment_phases_fu_159_ap_start,
        ap_done => grp_increment_phases_fu_159_ap_done,
        ap_idle => grp_increment_phases_fu_159_ap_idle,
        ap_ready => grp_increment_phases_fu_159_ap_ready,
        ap_ce => grp_increment_phases_fu_159_ap_ce,
        group_V_2 => t_V_reg_666_pp0_iter2_reg,
        p_read => p_8_reg_679,
        p_read1 => p_08_1_reg_684,
        p_read2 => p_08_2_reg_689,
        p_read3 => p_08_3_reg_694,
        p_read4 => p_08_4_reg_699,
        p_read5 => p_08_5_reg_704,
        p_read6 => p_08_6_reg_709,
        p_read7 => p_08_7_reg_714,
        p_read8 => p_9_reg_719,
        p_read9 => p_19_1_reg_724,
        p_read10 => p_19_2_reg_729,
        p_read11 => p_19_3_reg_734,
        p_read12 => p_19_4_reg_739,
        p_read13 => p_19_5_reg_744,
        p_read14 => p_19_6_reg_749,
        p_read15 => p_19_7_reg_754,
        p_read38 => p_0_reg_759,
        p_read39 => p_0_0_1_reg_764,
        p_read40 => p_0_0_2_reg_769,
        p_read41 => p_0_0_3_reg_774,
        p_read42 => p_0_0_4_reg_779,
        p_read43 => p_0_0_5_reg_784,
        p_read44 => p_0_0_6_reg_789,
        p_read45 => p_0_0_7_reg_794,
        p_read46 => p_0_1_reg_799,
        p_read47 => p_0_1_1_reg_804,
        p_read48 => p_0_1_2_reg_809,
        p_read49 => p_0_1_3_reg_814,
        p_read50 => p_0_1_4_reg_819,
        p_read51 => p_0_1_5_reg_824,
        p_read52 => p_0_1_6_reg_829,
        p_read53 => p_0_1_7_reg_834,
        dummyout_last_V_writ => resdat_last_V_reg_674,
        ap_return_0 => grp_increment_phases_fu_159_ap_return_0,
        ap_return_1 => grp_increment_phases_fu_159_ap_return_1,
        ap_return_2 => grp_increment_phases_fu_159_ap_return_2,
        ap_return_3 => grp_increment_phases_fu_159_ap_return_3,
        ap_return_4 => grp_increment_phases_fu_159_ap_return_4,
        ap_return_5 => grp_increment_phases_fu_159_ap_return_5,
        ap_return_6 => grp_increment_phases_fu_159_ap_return_6,
        ap_return_7 => grp_increment_phases_fu_159_ap_return_7,
        ap_return_8 => grp_increment_phases_fu_159_ap_return_8,
        ap_return_9 => grp_increment_phases_fu_159_ap_return_9,
        ap_return_10 => grp_increment_phases_fu_159_ap_return_10,
        ap_return_11 => grp_increment_phases_fu_159_ap_return_11,
        ap_return_12 => grp_increment_phases_fu_159_ap_return_12,
        ap_return_13 => grp_increment_phases_fu_159_ap_return_13,
        ap_return_14 => grp_increment_phases_fu_159_ap_return_14,
        ap_return_15 => grp_increment_phases_fu_159_ap_return_15,
        ap_return_16 => grp_increment_phases_fu_159_ap_return_16,
        ap_return_17 => grp_increment_phases_fu_159_ap_return_17,
        ap_return_18 => grp_increment_phases_fu_159_ap_return_18,
        ap_return_19 => grp_increment_phases_fu_159_ap_return_19,
        ap_return_20 => grp_increment_phases_fu_159_ap_return_20,
        ap_return_21 => grp_increment_phases_fu_159_ap_return_21,
        ap_return_22 => grp_increment_phases_fu_159_ap_return_22,
        ap_return_23 => grp_increment_phases_fu_159_ap_return_23,
        ap_return_24 => grp_increment_phases_fu_159_ap_return_24);

    grp_fetch_tones_fu_215 : component fetch_tones
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fetch_tones_fu_215_ap_start,
        ap_done => grp_fetch_tones_fu_215_ap_done,
        ap_idle => grp_fetch_tones_fu_215_ap_idle,
        ap_ready => grp_fetch_tones_fu_215_ap_ready,
        res_in_TVALID => res_in_TVALID_int,
        ap_ce => grp_fetch_tones_fu_215_ap_ce,
        res_in_TDATA => res_in_TDATA_int,
        res_in_TREADY => grp_fetch_tones_fu_215_res_in_TREADY,
        res_in_TLAST => res_in_TLAST_int,
        toneinc_V_address0 => grp_fetch_tones_fu_215_toneinc_V_address0,
        toneinc_V_ce0 => grp_fetch_tones_fu_215_toneinc_V_ce0,
        toneinc_V_q0 => toneinc_V_q0,
        phase0_V_address0 => grp_fetch_tones_fu_215_phase0_V_address0,
        phase0_V_ce0 => grp_fetch_tones_fu_215_phase0_V_ce0,
        phase0_V_q0 => phase0_V_q0,
        p_group_V => ap_sig_allocacmp_t_V,
        ap_return_0 => grp_fetch_tones_fu_215_ap_return_0,
        ap_return_1 => grp_fetch_tones_fu_215_ap_return_1,
        ap_return_2 => grp_fetch_tones_fu_215_ap_return_2,
        ap_return_3 => grp_fetch_tones_fu_215_ap_return_3,
        ap_return_4 => grp_fetch_tones_fu_215_ap_return_4,
        ap_return_5 => grp_fetch_tones_fu_215_ap_return_5,
        ap_return_6 => grp_fetch_tones_fu_215_ap_return_6,
        ap_return_7 => grp_fetch_tones_fu_215_ap_return_7,
        ap_return_8 => grp_fetch_tones_fu_215_ap_return_8,
        ap_return_9 => grp_fetch_tones_fu_215_ap_return_9,
        ap_return_10 => grp_fetch_tones_fu_215_ap_return_10,
        ap_return_11 => grp_fetch_tones_fu_215_ap_return_11,
        ap_return_12 => grp_fetch_tones_fu_215_ap_return_12,
        ap_return_13 => grp_fetch_tones_fu_215_ap_return_13,
        ap_return_14 => grp_fetch_tones_fu_215_ap_return_14,
        ap_return_15 => grp_fetch_tones_fu_215_ap_return_15,
        ap_return_16 => grp_fetch_tones_fu_215_ap_return_16,
        ap_return_17 => grp_fetch_tones_fu_215_ap_return_17,
        ap_return_18 => grp_fetch_tones_fu_215_ap_return_18,
        ap_return_19 => grp_fetch_tones_fu_215_ap_return_19,
        ap_return_20 => grp_fetch_tones_fu_215_ap_return_20,
        ap_return_21 => grp_fetch_tones_fu_215_ap_return_21,
        ap_return_22 => grp_fetch_tones_fu_215_ap_return_22,
        ap_return_23 => grp_fetch_tones_fu_215_ap_return_23,
        ap_return_24 => grp_fetch_tones_fu_215_ap_return_24,
        ap_return_25 => grp_fetch_tones_fu_215_ap_return_25,
        ap_return_26 => grp_fetch_tones_fu_215_ap_return_26,
        ap_return_27 => grp_fetch_tones_fu_215_ap_return_27,
        ap_return_28 => grp_fetch_tones_fu_215_ap_return_28,
        ap_return_29 => grp_fetch_tones_fu_215_ap_return_29,
        ap_return_30 => grp_fetch_tones_fu_215_ap_return_30,
        ap_return_31 => grp_fetch_tones_fu_215_ap_return_31,
        ap_return_32 => grp_fetch_tones_fu_215_ap_return_32,
        res_in_TDATA_blk_n => grp_fetch_tones_fu_215_res_in_TDATA_blk_n);

    regslice_both_res_in_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_data_iq_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_data_iq_U_apdone_blk);

    regslice_both_res_in_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TLAST,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_last_V_U_ack_in,
        data_out => res_in_TLAST_int,
        vld_out => regslice_both_res_in_last_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_last_V_U_apdone_blk);

    regslice_both_res_out_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_downconvert_fu_115_res_out_TDATA,
        vld_in => grp_downconvert_fu_115_res_out_TVALID,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_both_res_out_data_iq_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_data_iq_U_apdone_blk);

    regslice_both_res_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_downconvert_fu_115_res_out_TLAST,
        vld_in => grp_downconvert_fu_115_res_out_TVALID,
        ack_in => regslice_both_res_out_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_both_res_out_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_last_V_U_apdone_blk);

    regslice_both_res_out_user_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_downconvert_fu_115_res_out_TUSER,
        vld_in => grp_downconvert_fu_115_res_out_TVALID,
        ack_in => regslice_both_res_out_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_both_res_out_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_user_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_aphase_to_sincos_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_aphase_to_sincos_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_aphase_to_sincos_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aphase_to_sincos_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_aphase_to_sincos_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_downconvert_fu_115_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_downconvert_fu_115_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_downconvert_fu_115_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_downconvert_fu_115_ap_ready = ap_const_logic_1)) then 
                    grp_downconvert_fu_115_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fetch_tones_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fetch_tones_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_fetch_tones_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fetch_tones_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_fetch_tones_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_increment_phases_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_increment_phases_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_increment_phases_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_increment_phases_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_increment_phases_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                group_V <= add_ln700_fu_365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                p_08_1_reg_684 <= grp_fetch_tones_fu_215_ap_return_2;
                p_08_2_reg_689 <= grp_fetch_tones_fu_215_ap_return_3;
                p_08_3_reg_694 <= grp_fetch_tones_fu_215_ap_return_4;
                p_08_4_reg_699 <= grp_fetch_tones_fu_215_ap_return_5;
                p_08_5_reg_704 <= grp_fetch_tones_fu_215_ap_return_6;
                p_08_6_reg_709 <= grp_fetch_tones_fu_215_ap_return_7;
                p_08_7_reg_714 <= grp_fetch_tones_fu_215_ap_return_8;
                p_0_0_1_reg_764 <= grp_fetch_tones_fu_215_ap_return_18;
                p_0_0_2_reg_769 <= grp_fetch_tones_fu_215_ap_return_19;
                p_0_0_3_reg_774 <= grp_fetch_tones_fu_215_ap_return_20;
                p_0_0_4_reg_779 <= grp_fetch_tones_fu_215_ap_return_21;
                p_0_0_5_reg_784 <= grp_fetch_tones_fu_215_ap_return_22;
                p_0_0_6_reg_789 <= grp_fetch_tones_fu_215_ap_return_23;
                p_0_0_7_reg_794 <= grp_fetch_tones_fu_215_ap_return_24;
                p_0_1_1_reg_804 <= grp_fetch_tones_fu_215_ap_return_26;
                p_0_1_2_reg_809 <= grp_fetch_tones_fu_215_ap_return_27;
                p_0_1_3_reg_814 <= grp_fetch_tones_fu_215_ap_return_28;
                p_0_1_4_reg_819 <= grp_fetch_tones_fu_215_ap_return_29;
                p_0_1_5_reg_824 <= grp_fetch_tones_fu_215_ap_return_30;
                p_0_1_6_reg_829 <= grp_fetch_tones_fu_215_ap_return_31;
                p_0_1_7_reg_834 <= grp_fetch_tones_fu_215_ap_return_32;
                p_0_1_reg_799 <= grp_fetch_tones_fu_215_ap_return_25;
                p_0_reg_759 <= grp_fetch_tones_fu_215_ap_return_17;
                p_19_1_reg_724 <= grp_fetch_tones_fu_215_ap_return_10;
                p_19_2_reg_729 <= grp_fetch_tones_fu_215_ap_return_11;
                p_19_3_reg_734 <= grp_fetch_tones_fu_215_ap_return_12;
                p_19_4_reg_739 <= grp_fetch_tones_fu_215_ap_return_13;
                p_19_5_reg_744 <= grp_fetch_tones_fu_215_ap_return_14;
                p_19_6_reg_749 <= grp_fetch_tones_fu_215_ap_return_15;
                p_19_7_reg_754 <= grp_fetch_tones_fu_215_ap_return_16;
                p_8_reg_679 <= grp_fetch_tones_fu_215_ap_return_1;
                p_9_reg_719 <= grp_fetch_tones_fu_215_ap_return_9;
                resdat_last_V_reg_674 <= grp_fetch_tones_fu_215_ap_return_0;
                t_V_reg_666_pp0_iter10_reg <= t_V_reg_666_pp0_iter9_reg;
                t_V_reg_666_pp0_iter11_reg <= t_V_reg_666_pp0_iter10_reg;
                t_V_reg_666_pp0_iter12_reg <= t_V_reg_666_pp0_iter11_reg;
                t_V_reg_666_pp0_iter13_reg <= t_V_reg_666_pp0_iter12_reg;
                t_V_reg_666_pp0_iter14_reg <= t_V_reg_666_pp0_iter13_reg;
                t_V_reg_666_pp0_iter15_reg <= t_V_reg_666_pp0_iter14_reg;
                t_V_reg_666_pp0_iter16_reg <= t_V_reg_666_pp0_iter15_reg;
                t_V_reg_666_pp0_iter17_reg <= t_V_reg_666_pp0_iter16_reg;
                t_V_reg_666_pp0_iter2_reg <= t_V_reg_666;
                t_V_reg_666_pp0_iter3_reg <= t_V_reg_666_pp0_iter2_reg;
                t_V_reg_666_pp0_iter4_reg <= t_V_reg_666_pp0_iter3_reg;
                t_V_reg_666_pp0_iter5_reg <= t_V_reg_666_pp0_iter4_reg;
                t_V_reg_666_pp0_iter6_reg <= t_V_reg_666_pp0_iter5_reg;
                t_V_reg_666_pp0_iter7_reg <= t_V_reg_666_pp0_iter6_reg;
                t_V_reg_666_pp0_iter8_reg <= t_V_reg_666_pp0_iter7_reg;
                t_V_reg_666_pp0_iter9_reg <= t_V_reg_666_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_reg_666 <= ap_sig_allocacmp_t_V;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_fu_365_p2 <= std_logic_vector(unsigned(t_V_reg_666) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_11001 <= (((grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp144_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp144 <= (((grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp32_assign_proc : process(grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp32 <= (((grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp69_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp69 <= (((grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp97_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp97 <= (((grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter29)
    begin
                ap_block_pp0_stage0_subdone <= (((grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp0_stage0_iter28_assign_proc : process(grp_downconvert_fu_115_res_out_TDATA_blk_n)
    begin
                ap_block_state29_pp0_stage0_iter28 <= (grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;

        ap_block_state29_pp0_stage0_iter28_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp0_stage0_iter28_ignore_call17_assign_proc : process(grp_downconvert_fu_115_res_out_TDATA_blk_n)
    begin
                ap_block_state29_pp0_stage0_iter28_ignore_call17 <= (grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state29_pp0_stage0_iter28_ignore_call51_assign_proc : process(grp_downconvert_fu_115_res_out_TDATA_blk_n)
    begin
                ap_block_state29_pp0_stage0_iter28_ignore_call51 <= (grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state29_pp0_stage0_iter28_ignore_call77_assign_proc : process(grp_downconvert_fu_115_res_out_TDATA_blk_n)
    begin
                ap_block_state29_pp0_stage0_iter28_ignore_call77 <= (grp_downconvert_fu_115_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call111_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call111 <= (grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_ignore_call51_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call51 <= (grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call77_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call77 <= (grp_fetch_tones_fu_215_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state30_pp0_stage0_iter29_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state30_pp0_stage0_iter29 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state30_pp0_stage0_iter29_ignore_call111_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state30_pp0_stage0_iter29_ignore_call111 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state30_pp0_stage0_iter29_ignore_call17_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state30_pp0_stage0_iter29_ignore_call17 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state30_pp0_stage0_iter29_ignore_call51_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state30_pp0_stage0_iter29_ignore_call51 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state30_pp0_stage0_iter29_ignore_call77_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state30_pp0_stage0_iter29_ignore_call77 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_t_V_assign_proc : process(group_V, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, add_ln700_fu_365_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_t_V <= add_ln700_fu_365_p2;
        else 
            ap_sig_allocacmp_t_V <= group_V;
        end if; 
    end process;


    grp_aphase_to_sincos_fu_82_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp97)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp97) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_aphase_to_sincos_fu_82_ap_ce <= ap_const_logic_1;
        else 
            grp_aphase_to_sincos_fu_82_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_aphase_to_sincos_fu_82_ap_start <= grp_aphase_to_sincos_fu_82_ap_start_reg;

    grp_downconvert_fu_115_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp144)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp144) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_downconvert_fu_115_ap_ce <= ap_const_logic_1;
        else 
            grp_downconvert_fu_115_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_downconvert_fu_115_ap_start <= grp_downconvert_fu_115_ap_start_reg;
    grp_downconvert_fu_115_res_out_TREADY <= (res_out_TREADY_int and ap_CS_fsm_pp0_stage0);

    grp_fetch_tones_fu_215_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp32)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp32) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fetch_tones_fu_215_ap_ce <= ap_const_logic_1;
        else 
            grp_fetch_tones_fu_215_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fetch_tones_fu_215_ap_start <= grp_fetch_tones_fu_215_ap_start_reg;

    grp_increment_phases_fu_159_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp69)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp69) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_increment_phases_fu_159_ap_ce <= ap_const_logic_1;
        else 
            grp_increment_phases_fu_159_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_increment_phases_fu_159_ap_start <= grp_increment_phases_fu_159_ap_start_reg;

    res_in_TDATA_blk_n_assign_proc : process(grp_fetch_tones_fu_215_res_in_TDATA_blk_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= grp_fetch_tones_fu_215_res_in_TDATA_blk_n;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_both_res_in_data_iq_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_both_res_in_data_iq_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, grp_fetch_tones_fu_215_res_in_TREADY)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TREADY_int <= grp_fetch_tones_fu_215_res_in_TREADY;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, grp_downconvert_fu_115_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then 
            res_out_TDATA_blk_n <= grp_downconvert_fu_115_res_out_TDATA_blk_n;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TVALID <= regslice_both_res_out_data_iq_U_vld_out;
end behav;
