
-- VHDL Instantiation Created from source file and5_simbox.vhd -- 14:42:56 11/10/2016
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT and5_simbox
	PORT(       
		);
	END COMPONENT;

	Inst_and5_simbox: and5_simbox PORT MAP(
	);


