/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [11:0] _04_;
  wire [5:0] celloutsig_0_0z;
  reg [29:0] celloutsig_0_13z;
  reg [15:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[162] | ~(celloutsig_1_0z);
  assign celloutsig_0_81z = ~(celloutsig_0_69z[5] ^ _01_);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ in_data[170]);
  assign celloutsig_1_10z = ~(celloutsig_1_4z ^ celloutsig_1_9z[5]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 12'h000;
    else _04_ <= { in_data[148:139], celloutsig_1_13z, celloutsig_1_5z };
  reg [4:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= in_data[84:80];
  assign { _03_[4:3], _01_, _00_, _02_ } = _10_;
  assign celloutsig_1_7z = { celloutsig_1_3z[9:8], celloutsig_1_0z, celloutsig_1_2z } & { celloutsig_1_3z[9:6], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } & celloutsig_1_7z[5:0];
  assign celloutsig_1_5z = { in_data[165:158], celloutsig_1_4z } && celloutsig_1_3z[10:2];
  assign celloutsig_1_18z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z } && { celloutsig_1_9z[4:1], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:1], _04_, _04_, celloutsig_1_4z } && { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_5z = - { celloutsig_0_0z[4:2], celloutsig_0_0z };
  assign celloutsig_0_80z = - celloutsig_0_16z[8:3];
  assign celloutsig_1_3z = - { in_data[114:104], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_5z[4:0] !== celloutsig_0_5z[5:1];
  assign celloutsig_1_0z = in_data[156:150] !== in_data[183:177];
  assign celloutsig_1_1z = in_data[140:139] !== in_data[184:183];
  assign celloutsig_1_6z = { celloutsig_1_3z[11:10], celloutsig_1_2z, celloutsig_1_5z } !== { in_data[136:128], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[176:169] | { in_data[159:153], celloutsig_1_1z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_2z[6:1] };
  assign celloutsig_1_13z = | { celloutsig_1_9z[2:1], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[9:4] >> in_data[46:41];
  assign celloutsig_0_69z = celloutsig_0_13z[23:18] >> celloutsig_0_16z[7:2];
  assign celloutsig_1_16z = _04_[11:5] >> { _04_[6:2], celloutsig_1_1z, celloutsig_1_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 30'h00000000;
    else if (!clkin_data[160]) celloutsig_0_13z = { in_data[92:64], celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 16'h0000;
    else if (!clkin_data[128]) celloutsig_0_16z = { in_data[67:58], celloutsig_0_6z, _03_[4:3], _01_, _00_, _02_ };
  assign _03_[2:0] = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
