{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701406967227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701406967231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:02:47 2023 " "Processing started: Thu Nov 30 21:02:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701406967231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406967231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sussybaka -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sussybaka -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406967231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701406967715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701406967715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.sv(67) " "Verilog HDL Declaration information at regfile.sv(67): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701406975020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 4 4 " "Found 4 design units, including 4 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975021 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975021 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8to1 " "Found entity 3: mux8to1" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975021 ""} { "Info" "ISGN_ENTITY_NAME" "4 regfile " "Found entity 4: regfile" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_and_misc.sv 2 2 " "Found 2 design units, including 2 entities, in source file ram_and_misc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM_and_misc.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/RAM_and_misc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975024 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_state_controller " "Found entity 2: tri_state_controller" {  } { { "RAM_and_misc.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/RAM_and_misc.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.sv(74) " "Verilog HDL information at fsm.sv(74): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701406975028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 7 7 " "Found 7 design units, including 7 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "2 sourceop_mux_a " "Found entity 2: sourceop_mux_a" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "3 sourceop_mux_b " "Found entity 3: sourceop_mux_b" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_mux " "Found entity 4: shift_mux" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "5 writeback_mux " "Found entity 5: writeback_mux" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "6 status_reg " "Found entity 6: status_reg" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 11 11 " "Found 11 design units, including 11 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instru_reg " "Found entity 1: instru_reg" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_reg_two_clk " "Found entity 3: pc_reg_two_clk" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux3to1 " "Found entity 4: mux3to1" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1pc " "Found entity 5: mux2to1pc" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2to1addr " "Found entity 6: mux2to1addr" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "7 signextend8bit " "Found entity 7: signextend8bit" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "8 signextend5bit " "Found entity 8: signextend5bit" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "9 instru_decoder " "Found entity 9: instru_decoder" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu " "Found entity 11: cpu" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_block_left " "Found entity 1: comb_block_left" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975048 ""} { "Info" "ISGN_ENTITY_NAME" "2 comb_block_right " "Found entity 2: comb_block_right" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975048 ""} { "Info" "ISGN_ENTITY_NAME" "3 regtest " "Found entity 3: regtest" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975048 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_top " "Found entity 4: lab7_top" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701406975116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 lab7_top.sv(84) " "Verilog HDL assignment warning at lab7_top.sv(84): truncated value with size 16 to match size of target (8)" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 lab7_top.sv(85) " "Verilog HDL assignment warning at lab7_top.sv(85): truncated value with size 16 to match size of target (8)" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_top.sv(51) " "Output port \"HEX0\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_top.sv(51) " "Output port \"HEX1\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_top.sv(51) " "Output port \"HEX2\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_top.sv(51) " "Output port \"HEX3\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.sv(51) " "Output port \"HEX4\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.sv(51) " "Output port \"HEX5\" at lab7_top.sv(51) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701406975117 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_reg cpu:CPU\|instru_reg:carrot " "Elaborating entity \"instru_reg\" for hierarchy \"cpu:CPU\|instru_reg:carrot\"" {  } { { "cpu.sv" "carrot" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instru_decoder cpu:CPU\|instru_decoder:cucumber " "Elaborating entity \"instru_decoder\" for hierarchy \"cpu:CPU\|instru_decoder:cucumber\"" {  } { { "cpu.sv" "cucumber" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend8bit cpu:CPU\|instru_decoder:cucumber\|signextend8bit:lehi " "Elaborating entity \"signextend8bit\" for hierarchy \"cpu:CPU\|instru_decoder:cucumber\|signextend8bit:lehi\"" {  } { { "cpu.sv" "lehi" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend5bit cpu:CPU\|instru_decoder:cucumber\|signextend5bit:hamas " "Elaborating entity \"signextend5bit\" for hierarchy \"cpu:CPU\|instru_decoder:cucumber\|signextend5bit:hamas\"" {  } { { "cpu.sv" "hamas" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 cpu:CPU\|instru_decoder:cucumber\|mux3to1:muxsus " "Elaborating entity \"mux3to1\" for hierarchy \"cpu:CPU\|instru_decoder:cucumber\|mux3to1:muxsus\"" {  } { { "cpu.sv" "muxsus" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm cpu:CPU\|fsm:fsm_controller " "Elaborating entity \"fsm\" for hierarchy \"cpu:CPU\|fsm:fsm_controller\"" {  } { { "cpu.sv" "fsm_controller" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control fsm.sv(72) " "Verilog HDL or VHDL warning at fsm.sv(72): object \"control\" assigned a value but never read" {  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701406975129 "|lab7_top|cpu:CPU|fsm:fsm_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm.sv(221) " "Verilog HDL Case Statement information at fsm.sv(221): all case item expressions in this case statement are onehot" {  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701406975129 "|lab7_top|cpu:CPU|fsm:fsm_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:CPU\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"cpu:CPU\|adder:adder1\"" {  } { { "cpu.sv" "adder1" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.sv(143) " "Verilog HDL assignment warning at cpu.sv(143): truncated value with size 32 to match size of target (9)" {  } { { "cpu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701406975131 "|lab7_top|cpu:CPU|adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1pc cpu:CPU\|mux2to1pc:mux1 " "Elaborating entity \"mux2to1pc\" for hierarchy \"cpu:CPU\|mux2to1pc:mux1\"" {  } { { "cpu.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg_two_clk cpu:CPU\|pc_reg_two_clk:reg_pc " "Elaborating entity \"pc_reg_two_clk\" for hierarchy \"cpu:CPU\|pc_reg_two_clk:reg_pc\"" {  } { { "cpu.sv" "reg_pc" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1addr cpu:CPU\|mux2to1addr:mux2 " "Elaborating entity \"mux2to1addr\" for hierarchy \"cpu:CPU\|mux2to1addr:mux2\"" {  } { { "cpu.sv" "mux2" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/cpu.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_mux cpu:CPU\|datapath:DP\|writeback_mux:mux1 " "Elaborating entity \"writeback_mux\" for hierarchy \"cpu:CPU\|datapath:DP\|writeback_mux:mux1\"" {  } { { "datapath.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 cpu:CPU\|datapath:DP\|regfile:REGFILE\|decoder3to8:WriteDecoder " "Elaborating entity \"decoder3to8\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|decoder3to8:WriteDecoder\"" {  } { { "regfile.sv" "WriteDecoder" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|datapath:DP\|regfile:REGFILE\|register:r0 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|register:r0\"" {  } { { "regfile.sv" "r0" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 cpu:CPU\|datapath:DP\|regfile:REGFILE\|mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|mux8to1:mux1\"" {  } { { "regfile.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975146 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.sv(46) " "Verilog HDL Case Statement information at regfile.sv(46): all case item expressions in this case statement are onehot" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701406975151 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE|mux8to1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg cpu:CPU\|datapath:DP\|pipeline_reg:amongusA " "Elaborating entity \"pipeline_reg\" for hierarchy \"cpu:CPU\|datapath:DP\|pipeline_reg:amongusA\"" {  } { { "datapath.sv" "amongusA" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sourceop_mux_a cpu:CPU\|datapath:DP\|sourceop_mux_a:sussySelectA " "Elaborating entity \"sourceop_mux_a\" for hierarchy \"cpu:CPU\|datapath:DP\|sourceop_mux_a:sussySelectA\"" {  } { { "datapath.sv" "sussySelectA" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_mux cpu:CPU\|datapath:DP\|shift_mux:kissinger_is_dead " "Elaborating entity \"shift_mux\" for hierarchy \"cpu:CPU\|datapath:DP\|shift_mux:kissinger_is_dead\"" {  } { { "datapath.sv" "kissinger_is_dead" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:baka " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:baka\"" {  } { { "datapath.sv" "baka" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sourceop_mux_b cpu:CPU\|datapath:DP\|sourceop_mux_b:sussySelectB " "Elaborating entity \"sourceop_mux_b\" for hierarchy \"cpu:CPU\|datapath:DP\|sourceop_mux_b:sussySelectB\"" {  } { { "datapath.sv" "sussySelectB" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:KYS " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:KYS\"" {  } { { "datapath.sv" "KYS" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negoverflow ALU.sv(7) " "Verilog HDL or VHDL warning at ALU.sv(7): object \"negoverflow\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/ALU.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701406975162 "|lab7_top|cpu:CPU|datapath:DP|ALU:KYS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posoverflow ALU.sv(8) " "Verilog HDL or VHDL warning at ALU.sv(8): object \"posoverflow\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/ALU.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701406975162 "|lab7_top|cpu:CPU|datapath:DP|ALU:KYS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg cpu:CPU\|datapath:DP\|status_reg:cumin " "Elaborating entity \"status_reg\" for hierarchy \"cpu:CPU\|datapath:DP\|status_reg:cumin\"" {  } { { "datapath.sv" "cumin" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/datapath.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.sv" "MEM" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_controller tri_state_controller:controller " "Elaborating entity \"tri_state_controller\" for hierarchy \"tri_state_controller:controller\"" {  } { { "lab7_top.sv" "controller" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_block_left comb_block_left:controller2 " "Elaborating entity \"comb_block_left\" for hierarchy \"comb_block_left:controller2\"" {  } { { "lab7_top.sv" "controller2" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_block_right comb_block_right:controller3 " "Elaborating entity \"comb_block_right\" for hierarchy \"comb_block_right:controller3\"" {  } { { "lab7_top.sv" "controller3" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regtest regtest:bakakakaka " "Elaborating entity \"regtest\" for hierarchy \"regtest:bakakakaka\"" {  } { { "lab7_top.sv" "bakakakaka" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975184 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[4\] " "Converted tri-state buffer \"read_data\[4\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[3\] " "Converted tri-state buffer \"read_data\[3\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[2\] " "Converted tri-state buffer \"read_data\[2\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[1\] " "Converted tri-state buffer \"read_data\[1\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[0\] " "Converted tri-state buffer \"read_data\[0\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[5\] " "Converted tri-state buffer \"read_data\[5\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[6\] " "Converted tri-state buffer \"read_data\[6\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[7\] " "Converted tri-state buffer \"read_data\[7\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[8\] " "Converted tri-state buffer \"read_data\[8\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[9\] " "Converted tri-state buffer \"read_data\[9\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[10\] " "Converted tri-state buffer \"read_data\[10\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[11\] " "Converted tri-state buffer \"read_data\[11\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[12\] " "Converted tri-state buffer \"read_data\[12\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[13\] " "Converted tri-state buffer \"read_data\[13\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[14\] " "Converted tri-state buffer \"read_data\[14\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[15\] " "Converted tri-state buffer \"read_data\[15\]\" feeding internal logic into a wire" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701406975486 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701406975486 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/lab7_top.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701406975585 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701406975585 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701406975585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406975648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701406975648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701406975648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65r1 " "Found entity 1: altsyncram_65r1" {  } { { "db/altsyncram_65r1.tdf" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/db/altsyncram_65r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701406975691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406975691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701406975959 "|lab7_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701406975959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701406976021 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701406976247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406976284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701406976395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701406976395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701406976452 "|lab7_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701406976452 "|lab7_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701406976452 "|lab7_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7_top.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/lab7_top.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701406976452 "|lab7_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701406976452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "494 " "Implemented 494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701406976453 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701406976453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701406976453 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701406976453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701406976453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701406976474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:02:56 2023 " "Processing ended: Thu Nov 30 21:02:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701406976474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701406976474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701406976474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701406976474 ""}
