

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Sat Feb 15 21:57:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.181 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    8|    8|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1_assign1 = alloca i32 1"   --->   Operation 6 'alloca' 'w1_assign1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w2_assign2 = alloca i32 1"   --->   Operation 7 'alloca' 'w2_assign2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../example_acc.cpp:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w2" [../example_acc.cpp:8]   --->   Operation 17 'read' 'w2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w1" [../example_acc.cpp:8]   --->   Operation 18 'read' 'w1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w2_read, i32 %w2_assign2" [../example_acc.cpp:8]   --->   Operation 20 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w1_read, i32 %w1_assign1" [../example_acc.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.split" [../example_acc.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w1_assign1_load = load i32 %w1_assign1" [../example_acc.cpp:15]   --->   Operation 23 'load' 'w1_assign1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i3_load = load i2 %i3" [../example_acc.cpp:14]   --->   Operation 24 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%example_pkt_data = add i32 %w1_assign1_load, i32 1" [../example_acc.cpp:15]   --->   Operation 25 'add' 'example_pkt_data' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:20]   --->   Operation 26 'write' 'write_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%i = add i2 %i3_load, i2 1" [../example_acc.cpp:14]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_eq  i2 %i3_load, i2 3" [../example_acc.cpp:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln14 = store i2 %i, i2 %i3" [../example_acc.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln15 = store i32 %example_pkt_data, i32 %w1_assign1" [../example_acc.cpp:15]   --->   Operation 30 'store' 'store_ln15' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end" [../example_acc.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%w2_assign2_load = load i32 %w2_assign2" [../example_acc.cpp:16]   --->   Operation 32 'load' 'w2_assign2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%example_pkt_data_1 = add i32 %w2_assign2_load, i32 2" [../example_acc.cpp:16]   --->   Operation 33 'add' 'example_pkt_data_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:20]   --->   Operation 34 'write' 'write_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:24]   --->   Operation 35 'write' 'write_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %example_pkt_data_1, i32 %w2_assign2" [../example_acc.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../example_acc.cpp:14]   --->   Operation 37 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../example_acc.cpp:14]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../example_acc.cpp:14]   --->   Operation 39 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:24]   --->   Operation 40 'write' 'write_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln27 = ret i32 0" [../example_acc.cpp:27]   --->   Operation 41 'ret' 'ret_ln27' <Predicate = (icmp_ln14)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w1_assign1             (alloca           ) [ 0100]
w2_assign2             (alloca           ) [ 0110]
i3                     (alloca           ) [ 0100]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
spectopmodule_ln8      (spectopmodule    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
w2_read                (read             ) [ 0000]
w1_read                (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln8              (store            ) [ 0000]
store_ln8              (store            ) [ 0000]
br_ln14                (br               ) [ 0000]
w1_assign1_load        (load             ) [ 0000]
i3_load                (load             ) [ 0000]
example_pkt_data       (add              ) [ 0010]
i                      (add              ) [ 0000]
icmp_ln14              (icmp             ) [ 0111]
store_ln14             (store            ) [ 0000]
store_ln15             (store            ) [ 0000]
br_ln14                (br               ) [ 0000]
w2_assign2_load        (load             ) [ 0000]
example_pkt_data_1     (add              ) [ 0101]
write_ln20             (write            ) [ 0000]
store_ln16             (store            ) [ 0000]
specpipeline_ln14      (specpipeline     ) [ 0000]
speclooptripcount_ln14 (speclooptripcount) [ 0000]
specloopname_ln14      (specloopname     ) [ 0000]
write_ln24             (write            ) [ 0000]
ret_ln27               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.p0i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="w1_assign1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_assign1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="w2_assign2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w2_assign2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="w2_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 write_ln24/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="2" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln8_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln8_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="w1_assign1_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_assign1_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i3_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="example_pkt_data_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="example_pkt_data/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln14_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln14_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln15_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="w2_assign2_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_assign2_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="example_pkt_data_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="example_pkt_data_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln16_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="w1_assign1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w1_assign1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="w2_assign2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w2_assign2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i3_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="example_pkt_data_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="example_pkt_data "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln14_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="174" class="1005" name="example_pkt_data_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="example_pkt_data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="66" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="111"><net_src comp="97" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="97" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="100" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="48" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="154"><net_src comp="52" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="161"><net_src comp="56" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="168"><net_src comp="100" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="173"><net_src comp="113" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="132" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {2 3 }
 - Input state : 
	Port: example_acc : w1 | {1 }
	Port: example_acc : w2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		w1_assign1_load : 1
		i3_load : 1
		example_pkt_data : 2
		write_ln20 : 3
		i : 2
		icmp_ln14 : 2
		store_ln14 : 3
		store_ln15 : 3
		br_ln14 : 3
	State 2
		example_pkt_data_1 : 1
		write_ln24 : 2
		store_ln16 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |  example_pkt_data_fu_100  |    0    |    39   |
|    add   |          i_fu_107         |    0    |    9    |
|          | example_pkt_data_1_fu_132 |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln14_fu_113     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   |     w2_read_read_fu_60    |    0    |    0    |
|          |     w1_read_read_fu_66    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_72      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    96   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|example_pkt_data_1_reg_174|   32   |
| example_pkt_data_reg_165 |   32   |
|        i3_reg_158        |    2   |
|     icmp_ln14_reg_170    |    1   |
|    w1_assign1_reg_144    |   32   |
|    w2_assign2_reg_151    |   32   |
+--------------------------+--------+
|           Total          |   131  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_72 |  p2  |   4  |  32  |   128  ||    0    ||    20   |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   128  ||  0.605  ||    0    ||    20   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   20   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   131  |   116  |
+-----------+--------+--------+--------+
