// Seed: 3467506439
module module_0 #(
    parameter id_2 = 32'd55
);
  wire id_1, _id_2;
  assign module_1.id_8 = 0;
  wire [id_2 : -1] id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    input supply1 id_0
    , id_14,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wand _id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    input tri id_10,
    input tri0 id_11,
    input wire id_12
);
  logic [-1 : id_4] id_15 = id_4;
  module_0 modCall_1 ();
endmodule
