# Lab 6: Finite State Machines, Digital Circuit Datapaths and Control Paths

## Part 1: Sequence Detecting FSM
### State Diagram for FSM: Detects sequence of four conscutive 1's and 1101
![FSM State Diagram](/images/Verilog_Lab6_p1_state_diag.png)

### Verilog Code for State Table
![Verilog FSM](/images/Verilog_Lab6_p1_code.png)


## Part 2: Quadratic Polynomial Computer: full Datapath and Control Path
### Datapath diagram for Quadratic calculator
![Quadratic Datapath Diagram](/images/Verilog_Lab6_p2_datapath.png)

### Schematic of Verilog Circuit
![RTL Verilog Schematic](/images/Verilog_Lab6_p2_schematic.png)

### Verilog Code For States in Control Path
![Verilog Code for Control Path](/images/Verilog_Lab6_p2_code.png)


## Part 3: 4-Bit Restoring Divider
### Restoring Divider Example
![Restoring Divider Example](/images/Verilog_Lab6_p3_divider.png)

### Restoring Divider Datapath
![Datapath for Divider](/images/Verilog_Lab6_p3_datapath.png)

### Datapath Verilog Code
![Verilog Datapath Code](/images/Verilog_Lab6_p3_datapath_code.png)

### Verilog Control Path Cycles for Divider
![Verilog Control Path Cycles](/images/Verilog_Lab6_p3_control_code.png)
