#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 28 21:53:02 2021
# Process ID: 23426
# Current directory: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1
# Command line: vivado -log top_bot_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bot_controller.tcl
# Log file: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/top_bot_controller.vds
# Journal file: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_bot_controller.tcl -notrace
Command: synth_design -top top_bot_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.238 ; gain = 0.000 ; free physical = 19895 ; free virtual = 29452
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bot_controller' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:28]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:10' bound to instance 'pwm_generator_instance_1' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:60]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:20]
WARNING: [Synth 8-614] signal 'i_duty_cycle' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (1#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:20]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:10' bound to instance 'pwm_generator_instance_2' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:69]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:10' bound to instance 'pwm_generator_instance_3' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:78]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:10' bound to instance 'pwm_generator_instance_4' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:87]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:22' bound to instance 'uart_rx_instance' of component 'uart_rx' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:96]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:33]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:33]
WARNING: [Synth 8-614] signal 's_data_out_byte_rx' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:107]
WARNING: [Synth 8-614] signal 'i_switch_duty_cycle' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'top_bot_controller' (3#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.238 ; gain = 0.000 ; free physical = 19724 ; free virtual = 29296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2390.121 ; gain = 2.883 ; free physical = 20418 ; free virtual = 29990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2390.121 ; gain = 2.883 ; free physical = 20417 ; free virtual = 29990
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.121 ; gain = 0.000 ; free physical = 20403 ; free virtual = 29975
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bot_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bot_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.871 ; gain = 0.000 ; free physical = 20369 ; free virtual = 29954
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.871 ; gain = 0.000 ; free physical = 20369 ; free virtual = 29954
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20461 ; free virtual = 30028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20461 ; free virtual = 30028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20461 ; free virtual = 30028
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_PWM_reg' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 's_duty_cycle_reg' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20450 ; free virtual = 30021
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pwm_generator_instance_1' (pwm_generator) to 'pwm_generator_instance_2'
INFO: [Synth 8-223] decloning instance 'pwm_generator_instance_3' (pwm_generator) to 'pwm_generator_instance_4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20428 ; free virtual = 30016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20299 ; free virtual = 29892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20296 ; free virtual = 29889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20297 ; free virtual = 29890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |     8|
|5     |LUT3   |     8|
|6     |LUT4   |    29|
|7     |LUT5   |    51|
|8     |LUT6   |    24|
|9     |FDRE   |    76|
|10    |LD     |     2|
|11    |LDP    |     1|
|12    |IBUF   |     8|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20306 ; free virtual = 29900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2560.871 ; gain = 2.883 ; free physical = 20361 ; free virtual = 29954
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.871 ; gain = 173.633 ; free physical = 20361 ; free virtual = 29954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.871 ; gain = 0.000 ; free physical = 20445 ; free virtual = 30041
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.871 ; gain = 0.000 ; free physical = 20388 ; free virtual = 29984
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 2 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2560.871 ; gain = 173.719 ; free physical = 20531 ; free virtual = 30127
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/top_bot_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bot_controller_utilization_synth.rpt -pb top_bot_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 21:53:27 2021...
