
---------- Begin Simulation Statistics ----------
final_tick                               1921005918000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    97597                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14807.06                       # Real time elapsed on the host
host_tick_rate                              129735819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440915025                       # Number of instructions simulated
sim_ops                                    1445120001                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.921006                       # Number of seconds simulated
sim_ticks                                1921005918000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.825617                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167752872                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191006768                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14941279                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258735940                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20974019                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21594750                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          620731                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327897593                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149076                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9129885                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653840                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42987570                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50031319                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250507273                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561027                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2330200441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.537104                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1768603527     75.90%     75.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316767705     13.59%     89.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83217261      3.57%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81583397      3.50%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19808128      0.85%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7378424      0.32%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5397586      0.23%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4456843      0.19%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42987570      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2330200441                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112931                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209807292                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697366                       # Number of loads committed
system.cpu0.commit.membars                    2104071                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104077      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522083     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747832     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255268     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561027                       # Class of committed instruction
system.cpu0.commit.refs                     536003128                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250507273                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561027                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.066100                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.066100                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            289999845                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5836678                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167279436                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1324256312                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1120111485                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                918511637                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9139605                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12923090                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4819199                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327897593                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                243334322                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1229963414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4900092                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1345196925                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          479                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29902150                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085520                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1097666668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188726891                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.350843                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2342581771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.574687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1385675657     59.15%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               718461375     30.67%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122179450      5.22%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97104136      4.15%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12165103      0.52%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2731051      0.12%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56519      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204202      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4278      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2342581771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1491598278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9197068                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319600735                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.336273                       # Inst execution rate
system.cpu0.iew.exec_refs                   558757685                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151301483                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              219190516                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409892702                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056805                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5106332                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152189876                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1301563782                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            407456202                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7135865                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1289330693                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1036065                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14760966                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9139605                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17091113                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       148769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25580074                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17880                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8130                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4700792                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21195336                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4884114                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8130                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       413857                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8783211                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                577329521                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1280692238                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857550                       # average fanout of values written-back
system.cpu0.iew.wb_producers                495088726                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.334020                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1280756663                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1581694554                       # number of integer regfile reads
system.cpu0.int_regfile_writes              820202380                       # number of integer regfile writes
system.cpu0.ipc                              0.326147                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.326147                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106199      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717325949     55.33%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832650      0.91%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412486517     31.82%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150614777     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1296466559                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3646277                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002812                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345425      9.47%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      9.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3052164     83.71%     93.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               248686      6.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1298006584                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4939295088                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1280692187                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1351574330                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1298402736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1296466559                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161046                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50002751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           134027                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           390                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22525816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2342581771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.553435                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.815185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1406172890     60.03%     60.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          665126999     28.39%     88.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          210996320      9.01%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39792112      1.70%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15087842      0.64%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3573260      0.15%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1278213      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             349442      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             204693      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2342581771                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.338134                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23088943                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3611117                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409892702                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152189876                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2074                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3834180049                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7831794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              244636659                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535004                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8084834                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1133252802                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16864205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10797                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610349577                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1314198962                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          848746456                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                909340347                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              20967229                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9139605                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             46046471                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48211447                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610349533                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        165887                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6282                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18794845                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6230                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3588778827                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2615586558                       # The number of ROB writes
system.cpu0.timesIdled                       43338334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2041                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.056853                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12389587                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14566242                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1797585                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18259220                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            662493                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         675881                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13388                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21290215                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41801                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050210                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1331249                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227608                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2272465                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151341                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11608668                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67673905                       # Number of instructions committed
system.cpu1.commit.committedOps              68724322                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302872424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.955563                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    274624924     90.67%     90.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14023851      4.63%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5225031      1.73%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4087390      1.35%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906323      0.30%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       439240      0.15%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1065373      0.35%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       227827      0.08%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2272465      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302872424                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074686                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65709027                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751144                       # Number of loads committed
system.cpu1.commit.membars                    2100508                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100508      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43598230     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801354     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224086      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68724322                       # Class of committed instruction
system.cpu1.commit.refs                      23025452                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67673905                       # Number of Instructions Simulated
system.cpu1.committedOps                     68724322                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.519599                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.519599                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244564898                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               499064                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11790429                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84864785                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16811041                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39771446                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1332676                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1204182                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2736621                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21290215                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14321703                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    287649262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               161970                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88437869                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3598024                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069608                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15768407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13052080                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.289146                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         305216682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.723011                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               248466410     81.41%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35953332     11.78%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11570883      3.79%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7194196      2.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1411101      0.46%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  562682      0.18%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54714      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1720      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1644      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           305216682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         642260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1402377                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17925480                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.250408                       # Inst execution rate
system.cpu1.iew.exec_refs                    25824435                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6584189                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              206041834                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19791426                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051024                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1159900                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6874690                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80308932                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19240246                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1325220                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76589446                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1006662                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5136586                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1332676                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7334529                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        72256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          704371                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17631                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2077                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10380                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3040282                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       600382                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2077                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       409616                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        992761                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43170414                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75577566                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831105                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35879160                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.247099                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75628707                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97359158                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50691146                       # number of integer regfile writes
system.cpu1.ipc                              0.221259                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221259                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100714      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49575050     63.63%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20646316     26.50%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5592433      7.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77914666                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1585972                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020355                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 386002     24.34%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                950037     59.90%     84.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               249931     15.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77399910                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         462790753                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75577554                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91894955                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77157300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77914666                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151632                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11584609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           158793                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5080678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    305216682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.737183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          257927993     84.51%     84.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29465132      9.65%     94.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11026934      3.61%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3428212      1.12%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2028105      0.66%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             482711      0.16%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             530854      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             213997      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112744      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      305216682                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.254741                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7212767                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          741429                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19791426                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6874690                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       305858942                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3536146708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              221201171                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45684681                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7335042                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19018621                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2875115                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23027                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105707831                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83007511                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55636609                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39724758                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13678678                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1332676                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23911894                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9951928                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105707819                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27562                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               784                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14722990                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   380931922                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163017560                       # The number of ROB writes
system.cpu1.timesIdled                          20237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.771641                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12112999                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13344475                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1783391                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18244112                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            614887                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         629506                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           14619                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21141236                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31054                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050220                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1279751                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102716                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2146160                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15423209                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64192804                       # Number of instructions committed
system.cpu2.commit.committedOps              65243228                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    286814936                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.227475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.957985                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    260168788     90.71%     90.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13069358      4.56%     95.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5002024      1.74%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3889990      1.36%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       854872      0.30%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       407487      0.14%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1060150      0.37%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       216107      0.08%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2146160      0.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    286814936                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013627                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62343587                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862583                       # Number of loads committed
system.cpu2.commit.membars                    2100503                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100503      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198351     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912803     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031427      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65243228                       # Class of committed instruction
system.cpu2.commit.refs                      21944242                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64192804                       # Number of Instructions Simulated
system.cpu2.committedOps                     65243228                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.515613                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.515613                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            230144059                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               532043                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11355219                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85499489                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16243676                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39267307                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1281052                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1261505                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2646904                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21141236                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14159897                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    272308332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               142239                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      91069353                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3569384                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072934                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15489973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12727886                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.314173                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         289582998                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.319702                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.766765                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               232115637     80.16%     80.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35757186     12.35%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11973251      4.13%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7343076      2.54%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1302402      0.45%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  912020      0.31%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  178351      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     944      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           289582998                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         286874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1346963                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17173841                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.253453                       # Inst execution rate
system.cpu2.iew.exec_refs                    24592542                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6377088                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              192308309                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             20145655                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1314218                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1056732                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7189842                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           80644774                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18215454                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1227398                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73468422                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1010166                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5107909                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1281052                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7405099                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        69877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          627546                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17614                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1919                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12393                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4283072                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1108183                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1919                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       365338                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        981625                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41362320                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72528978                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830305                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34343332                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.250212                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72577311                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93688902                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48572332                       # number of integer regfile writes
system.cpu2.ipc                              0.221454                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.221454                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100725      2.81%      2.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47628385     63.76%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19578516     26.21%     92.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5388048      7.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74695820                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1544909                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020683                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 378001     24.47%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                923515     59.78%     84.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               243391     15.75%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74139990                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         440664868                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72528966                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         96047599                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  76704017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74695820                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3940757                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15401545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           145347                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        789377                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8420438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    289582998                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.257943                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.739620                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          244033838     84.27%     84.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28722834      9.92%     94.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10280070      3.55%     97.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3281623      1.13%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1986075      0.69%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             457762      0.16%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             511288      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             208925      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100583      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      289582998                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.257687                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8505023                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          997523                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            20145655                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7189842                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       289869872                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3552137069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              207144973                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43495353                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7426555                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18481895                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2619730                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                20576                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            106035724                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83417300                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55991438                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38930123                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              13388183                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1281052                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             23721107                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12496085                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       106035712                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23848                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               843                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15108538                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           837                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365334069                       # The number of ROB reads
system.cpu2.rob.rob_writes                  164106763                       # The number of ROB writes
system.cpu2.timesIdled                          14511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.474778                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10375633                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13221615                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1578197                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16241568                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514617                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         626053                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          111436                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18616476                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18877                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050191                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1096117                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568473                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2120552                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151278                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11568829                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58541043                       # Number of instructions committed
system.cpu3.commit.committedOps              59591424                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    256167666                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.232627                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.983185                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    232338667     90.70%     90.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11698597      4.57%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4333314      1.69%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3371770      1.32%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       763398      0.30%     98.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       355051      0.14%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       986593      0.39%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199724      0.08%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2120552      0.83%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    256167666                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865377                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56840215                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731390                       # Number of loads committed
system.cpu3.commit.membars                    2100465                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100465      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246349     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781581     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462885      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59591424                       # Class of committed instruction
system.cpu3.commit.refs                      20244478                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58541043                       # Number of Instructions Simulated
system.cpu3.committedOps                     59591424                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.417043                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.417043                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            206636585                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               504142                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9773186                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75282380                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13862377                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34263663                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1097185                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1110749                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2468500                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18616476                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12069600                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243548089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               107654                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      81581572                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3158530                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.071996                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13200926                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10890250                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.315500                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         258328310                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.321678                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.773820                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               206804555     80.05%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32275623     12.49%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10627366      4.11%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6257088      2.42%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1231217      0.48%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  923467      0.36%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  208503      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     347      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           258328310                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         249984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1150106                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15158108                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.255727                       # Inst execution rate
system.cpu3.iew.exec_refs                    22446893                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5701885                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171009381                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17869057                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1206857                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1066312                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6161904                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71141351                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16745008                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           971678                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66125466                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                942927                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              5212771                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1097185                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7349828                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        66928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          526040                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14866                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1342                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10567                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3137667                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       648816                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1342                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       370217                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        779889                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37922669                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65340236                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.839854                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31849488                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.252690                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65381105                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84070630                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43974770                       # number of integer regfile writes
system.cpu3.ipc                              0.226396                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.226396                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100675      3.13%      3.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             42276003     63.01%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18031216     26.87%     93.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4689103      6.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67097144                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1528558                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022781                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 372028     24.34%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                913214     59.74%     84.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               243314     15.92%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66525013                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         394183697                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65340224                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82692219                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67507202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67097144                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3634149                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11549926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           132567                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        482871                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5949943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    258328310                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.259736                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.752303                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          218102303     84.43%     84.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25006929      9.68%     94.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9209682      3.57%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2813812      1.09%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1926422      0.75%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             477241      0.18%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             495997      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             205852      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90072      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      258328310                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.259485                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7569514                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          754535                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17869057                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6161904                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu3.numCycles                       258578294                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3583427946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185115793                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878312                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6222085                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15780480                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2701967                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                18027                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93241918                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73532471                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49570849                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34131671                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              12991722                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1097185                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             22173113                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9692537                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93241906                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30068                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13528621                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   325206171                       # The number of ROB reads
system.cpu3.rob.rob_writes                  144485167                       # The number of ROB writes
system.cpu3.timesIdled                           9986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3718214                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               200844                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5014004                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 15                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17905940                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21723908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      43411879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       861435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46775                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70597797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19676136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    142002699                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19722911                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18279796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3996780                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17691081                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1018                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            627                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3435716                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3435690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18279796                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     65127339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               65127339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1645585088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1645585088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1388                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21723991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21723991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21723991                       # Request fanout histogram
system.membus.respLayer1.occupancy       116498880332                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66014904035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13251549634.328358                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   86748755121.244186                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.27%     96.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::8.5e+11-9e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 882427048000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   145298267000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1775707651000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14128349                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14128349                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14128349                       # number of overall hits
system.cpu2.icache.overall_hits::total       14128349                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31548                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31548                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31548                       # number of overall misses
system.cpu2.icache.overall_misses::total        31548                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    574301500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    574301500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    574301500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    574301500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14159897                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14159897                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14159897                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14159897                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002228                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002228                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002228                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002228                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18204.054140                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18204.054140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18204.054140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18204.054140                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          632                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26705                       # number of writebacks
system.cpu2.icache.writebacks::total            26705                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4811                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4811                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4811                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4811                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26737                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26737                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26737                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26737                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    496162000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    496162000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    496162000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    496162000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001888                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001888                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18557.130568                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18557.130568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18557.130568                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18557.130568                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26705                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14128349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14128349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31548                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31548                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    574301500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    574301500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14159897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14159897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002228                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002228                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18204.054140                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18204.054140                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4811                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4811                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26737                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26737                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    496162000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    496162000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18557.130568                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18557.130568                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.992302                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13812707                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26705                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           517.232990                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363471500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.992302                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999759                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28346531                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28346531                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17328531                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17328531                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17328531                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17328531                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4992319                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4992319                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4992319                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4992319                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 566983719277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 566983719277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 566983719277                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 566983719277                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22320850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22320850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22320850                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22320850                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223662                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223662                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223662                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223662                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113571.211951                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113571.211951                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113571.211951                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113571.211951                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5979512                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       219401                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            76118                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2644                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.555821                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.980711                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464846                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464846                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3941031                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3941031                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3941031                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3941031                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051288                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051288                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 108491356122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 108491356122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 108491356122                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 108491356122                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047099                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103198.510895                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103198.510895                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103198.510895                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103198.510895                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464846                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14396345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14396345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2893501                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2893501                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 293352393500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 293352393500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17289846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17289846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167353                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167353                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101383.201008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101383.201008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2303473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2303473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590028                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590028                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54099294000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54099294000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 91689.367284                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91689.367284                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2932186                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2932186                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2098818                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2098818                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 273631325777                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 273631325777                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.417177                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.417177                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 130374.013267                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 130374.013267                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1637558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1637558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461260                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461260                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  54392062122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54392062122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091683                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091683                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117920.613368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117920.613368                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5135000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5135000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.387324                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.387324                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23340.909091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23340.909091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.205986                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.205986                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25072.649573                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25072.649573                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          218                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1192500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1192500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.426316                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.426316                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7361.111111                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7361.111111                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1052500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1052500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.402632                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.402632                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6879.084967                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6879.084967                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        94500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        94500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634864                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415356                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415356                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46989497000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46989497000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395494                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395494                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 113130.656593                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 113130.656593                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415356                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415356                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46574141000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46574141000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395494                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395494                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 112130.656593                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 112130.656593                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.498566                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19429571                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466478                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.249139                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363483000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.498566                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.890580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48210546                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48210546                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15180902677.966103                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   92331786278.962906                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     95.76%     95.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::8.5e+11-9e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 882427461500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   129659402000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1791346516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12051645                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12051645                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12051645                       # number of overall hits
system.cpu3.icache.overall_hits::total       12051645                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17955                       # number of overall misses
system.cpu3.icache.overall_misses::total        17955                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    390528999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    390528999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    390528999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    390528999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12069600                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12069600                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12069600                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12069600                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001488                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001488                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001488                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001488                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21750.431579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21750.431579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21750.431579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21750.431579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1057                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    75.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16239                       # number of writebacks
system.cpu3.icache.writebacks::total            16239                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1683                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1683                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1683                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1683                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16272                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16272                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16272                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16272                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    350161999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    350161999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    350161999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    350161999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001348                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001348                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001348                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001348                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21519.296890                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21519.296890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21519.296890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21519.296890                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16239                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12051645                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12051645                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    390528999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    390528999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12069600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12069600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21750.431579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21750.431579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1683                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1683                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16272                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16272                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    350161999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    350161999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21519.296890                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21519.296890                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.966426                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11745207                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16240                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           723.227032                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370389500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.966426                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998951                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998951                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24155472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24155472                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15544355                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15544355                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15544355                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15544355                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4852545                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4852545                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4852545                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4852545                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 545391466915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 545391466915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 545391466915                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 545391466915                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20396900                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20396900                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20396900                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20396900                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.237906                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.237906                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.237906                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.237906                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 112392.871558                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112392.871558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 112392.871558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112392.871558                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5853368                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       227595                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73102                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2758                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.071243                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.521755                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333781                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333781                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3876015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3876015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3876015                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3876015                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976530                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976530                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976530                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976530                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101290914165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101290914165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101290914165                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101290914165                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047876                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047876                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047876                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047876                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103725.348085                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103725.348085                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103725.348085                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103725.348085                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333781                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13101565                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13101565                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2832850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2832850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 284334410000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 284334410000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15934415                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15934415                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.177782                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.177782                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100370.443193                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100370.443193                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2274684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2274684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       558166                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       558166                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  52025456500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  52025456500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93207.856623                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93207.856623                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2442790                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2442790                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2019695                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2019695                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 261057056915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 261057056915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462485                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462485                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.452594                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.452594                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 129255.683118                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 129255.683118                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1601331                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1601331                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418364                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418364                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49265457665                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49265457665                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093751                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093751                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 117757.401844                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 117757.401844                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4864500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4864500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.344444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344444                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26153.225806                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26153.225806                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           85                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.157407                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.157407                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32970.588235                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32970.588235                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1860500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1860500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10944.117647                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10944.117647                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1712500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1712500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440415                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440415                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 10073.529412                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10073.529412                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       293000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       293000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691411                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691411                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358780                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358780                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39256666000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39256666000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341633                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341633                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109417.096828                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109417.096828                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358780                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358780                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38897886000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38897886000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341633                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341633                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108417.096828                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108417.096828                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.729099                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17569479                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1335121                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.159466                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370401000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.729099                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.835284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.835284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44231179                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44231179                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       326325250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   525575120.727652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1518953500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1917090015000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3915903000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206680610                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206680610                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206680610                       # number of overall hits
system.cpu0.icache.overall_hits::total      206680610                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36653712                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36653712                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36653712                       # number of overall misses
system.cpu0.icache.overall_misses::total     36653712                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1375990408497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1375990408497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1375990408497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1375990408497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    243334322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    243334322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    243334322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    243334322                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150631                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150631                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150631                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150631                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37540.274461                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37540.274461                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37540.274461                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37540.274461                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1960                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.608696                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34535642                       # number of writebacks
system.cpu0.icache.writebacks::total         34535642                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2118036                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2118036                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2118036                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2118036                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34535676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34535676                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34535676                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34535676                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1178687121499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1178687121499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1178687121499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1178687121499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141927                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141927                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141927                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141927                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34129.551178                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34129.551178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34129.551178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34129.551178                       # average overall mshr miss latency
system.cpu0.icache.replacements              34535642                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206680610                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206680610                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36653712                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36653712                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1375990408497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1375990408497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    243334322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    243334322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37540.274461                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37540.274461                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2118036                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2118036                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34535676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34535676                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1178687121499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1178687121499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34129.551178                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34129.551178                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241216040                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34535642                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.984554                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        521204318                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       521204318                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    467839669                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       467839669                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    467839669                       # number of overall hits
system.cpu0.dcache.overall_hits::total      467839669                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55076847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55076847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55076847                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55076847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1807230242498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1807230242498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1807230242498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1807230242498                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    522916516                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    522916516                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    522916516                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    522916516                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105326                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105326                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105326                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105326                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32812.884922                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32812.884922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32812.884922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32812.884922                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11445566                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       253598                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           192485                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2888                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.462119                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.810942                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32013408                       # number of writebacks
system.cpu0.dcache.writebacks::total         32013408                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23528396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23528396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23528396                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23528396                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31548451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31548451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31548451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31548451                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 834922064426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 834922064426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 834922064426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 834922064426                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060332                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060332                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060332                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060332                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26464.756207                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26464.756207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26464.756207                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26464.756207                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32013408                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    330427262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      330427262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46238030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46238030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1326352660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1326352660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    376665292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    376665292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.122756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.122756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28685.319422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28685.319422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17933703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17933703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28304327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28304327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 715223227000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 715223227000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075145                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25269.041974                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25269.041974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137412407                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137412407                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8838817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8838817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 480877582498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 480877582498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251224                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251224                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060436                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060436                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54405.197268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54405.197268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5594693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5594693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3244124                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3244124                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 119698837426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 119698837426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36897.121511                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36897.121511                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1868                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1868                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5896.145610                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5896.145610                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015782                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015782                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32962.121212                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32962.121212                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          232                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2275000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2275000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4063                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4063                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9806.034483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9806.034483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2048000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2048000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056116                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056116                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8982.456140                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8982.456140                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584141                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584141                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466333                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466333                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52869606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52869606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443926                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443926                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113373.075678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113373.075678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466333                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466333                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52403273500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52403273500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443926                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443926                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112373.075678                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112373.075678                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997854                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          500444134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32014543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.631775                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997854                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1079965045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1079965045                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23970968                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            26718643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              272322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              263984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              251211                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51543678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23970968                       # number of overall hits
system.l2.overall_hits::.cpu0.data           26718643                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27137                       # number of overall hits
system.l2.overall_hits::.cpu1.data             272322                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24861                       # number of overall hits
system.l2.overall_hits::.cpu2.data             263984                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14552                       # number of overall hits
system.l2.overall_hits::.cpu3.data             251211                       # number of overall hits
system.l2.overall_hits::total                51543678                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          10564707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5292421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1270604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1198718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1080135                       # number of demand (read+write) misses
system.l2.demand_misses::total               19414430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         10564707                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5292421                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4249                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1270604                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1876                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1198718                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1720                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1080135                       # number of overall misses
system.l2.overall_misses::total              19414430                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 872582374990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 544872989561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    440124995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156689338894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    174183489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 148544855580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    159904496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134044561011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1857508333016                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 872582374990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 544872989561                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    440124995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156689338894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    174183489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 148544855580                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    159904496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134044561011                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1857508333016                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34535675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32011064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1542926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1462702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1331346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70958108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34535675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32011064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1542926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1462702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1331346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70958108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.305907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.165331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.135379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.823503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.070165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.819523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.105703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.811311                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273604                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.305907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.165331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.135379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.823503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.070165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.819523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.105703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.811311                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273604                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82594.091345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102953.447876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103583.194869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123318.782952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92848.341684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123919.767268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92967.730233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124099.821792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95676.686517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82594.091345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102953.447876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103583.194869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123318.782952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92848.341684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123919.767268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92967.730233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124099.821792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95676.686517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4194189                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    115942                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.174889                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2152099                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3996779                       # number of writebacks
system.l2.writebacks::total                   3996779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         145086                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52620                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          53096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          53387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              305040                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        145086                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52620                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         53096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         53387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             305040                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     10564654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5147335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1217984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1145622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1026748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19109390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     10564654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5147335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1217984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1145622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1026748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2622726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21732116                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 766933161993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 482521682144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    380965995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138995971561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    139595989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 131569833833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    128575496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 118347768344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1639017555355                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 766933161993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 482521682144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    380965995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138995971561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    139595989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 131569833833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    128575496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 118347768344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 278283211250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1917300766605                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.305906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.160799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.126394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.059767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.783223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.091077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.771210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.305906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.160799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.126394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.059767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.783223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.091077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.771210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306267                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72594.252684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93742.039744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96033.777414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114119.702361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87356.688986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114845.763989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86758.094467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115264.668978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85770.270812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72594.252684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93742.039744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96033.777414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114119.702361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87356.688986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114845.763989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86758.094467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115264.668978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106104.568777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88224.302070                       # average overall mshr miss latency
system.l2.replacements                       41376846                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9650944                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9650944                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      9650945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9650945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     60872119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60872119                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     60872120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60872120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2622726                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2622726                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 278283211250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 278283211250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106104.568777                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106104.568777                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                157                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.527273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.793103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.704036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5228.260870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   847.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1051.724138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1920.382166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       925000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       729500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       590000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       932000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3176500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.527273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.793103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.699552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.695652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20842.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20344.827586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20260.869565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20362.179487                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       132000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       128500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       330500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.938776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.787234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3684.210526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3472.972973                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2623.015873                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       933000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       590500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       397500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       842000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2763000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.938776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.793103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.765957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.820000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20282.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 25673.913043                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22463.414634                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2403854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            83015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            84365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            88965                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2660199                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1324650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         844980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         788897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         684978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3643505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 138684632669                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104285748743                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  97899674567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85216712164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  426086768143                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3728504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       927995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       873262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       773943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6303704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.355277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.910544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.903391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.885050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.577994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104695.302660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123418.008406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124096.903103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124407.954947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116944.197454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       113681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        32994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        32761                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           212344                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1210969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       812072                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       755903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       652217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3431161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 118147340994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92716805058                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  86927781927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75374764008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373166691987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.865608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.842720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97564.298503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114173.133734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114998.593638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115567.003019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108758.141045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23970968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24037518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     10564707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         10572552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 872582374990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    440124995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    174183489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    159904496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 873356587970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34535675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34610070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.305907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.135379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.070165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.105703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82594.091345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103583.194869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92848.341684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92967.730233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82606.033810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          282                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     10564654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     10571701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 766933161993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    380965995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    139595989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    128575496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 767582299473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.305906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.126394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.059767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.091077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.305452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72594.252684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96033.777414                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87356.688986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86758.094467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72607.265328                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24314789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       189307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       179619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       162246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24845961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3967771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       425624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       409821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       395157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5198373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 406188356892                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52403590151                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50645181013                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48827848847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 558064976903                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28282560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       614931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30044334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.140290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.692149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.695272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.708925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.173023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102371.925419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123121.793299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123578.784428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123565.693755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107353.777211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31405                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19712                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        20102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        20626                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        91845                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3936366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       405912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       389719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       374531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5106528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 364374341150                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46279166503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44642051906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42973004336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 498268563895                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.139180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.660094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.661168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.671921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92566.174271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114012.806970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114549.334023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114738.177443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97574.822638                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          133                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          117                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               502                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1853                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1959                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2082                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            8140                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25556290                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     30406783                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     26456264                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     29125235                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    111544572                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1977                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2092                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2199                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2374                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8642                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.937279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.936424                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.946794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.946083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.941912                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13791.845656                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15521.583971                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12707.139289                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12967.602404                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13703.264373                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          302                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          325                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          316                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          364                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1307                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1551                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1634                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1766                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1882                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6833                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32197207                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     34085178                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     36974849                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     39328096                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    142585330                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.784522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.781071                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.803092                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.792755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.790673                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20758.998711                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20859.962056                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20937.060589                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20896.969182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20867.163764                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   143773868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  41378654                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.474590                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.565259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.022690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.549193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.155679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.024642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.161154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.012254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.173537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.313673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.555707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.239276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1173300222                       # Number of tag accesses
system.l2.tags.data_accesses               1173300222                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     676137792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     329548608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        253888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78030336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        102272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73393088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         94848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      65785984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    166444288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1389791104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    676137792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       253888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       102272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     676588800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    255793920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       255793920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       10564653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5149197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1219224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1146767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1027906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2600692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21715486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3996780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3996780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        351970697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        171550022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         40619519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            53239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         38205550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            49374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         34245592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     86644339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             723470496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    351970697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        53239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        49374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        352205474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133156237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133156237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133156237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       351970697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       171550022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        40619519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           53239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        38205550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           49374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        34245592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     86644339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856626733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3740629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  10564653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4888639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1213150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1139055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1018460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2600516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006507729750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42509090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3522502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21715486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3996781                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21715486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3996781                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 283966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                256152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            442595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            442459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            446563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            519035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3233011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7569296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2593472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            455978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            444045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            549543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           449942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           445492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           434764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           436108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           433383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2535834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 643548085517                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               107157600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1045389085517                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30028.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48778.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11494931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1630490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21715486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3996781                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13892589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2906788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1376552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  854157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  460185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  232380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  135006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  106177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   88091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 165124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 280748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 235115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 158551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 141789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 124136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  94395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 147538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 233755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 242891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 230228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  37310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  38075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12046684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.730915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.606962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.014099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7863566     65.28%     65.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2833112     23.52%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       363485      3.02%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       189835      1.58%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       374803      3.11%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       248304      2.06%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16950      0.14%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13903      0.12%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142726      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12046684                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.450211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.236932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    460.914633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231811    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231816                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218110     94.09%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1509      0.65%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8310      3.58%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2669      1.15%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              827      0.36%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              291      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1371617280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18173824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239398336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1389791104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            255793984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       714.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    723.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1921005894500                       # Total gap between requests
system.mem_ctrls.avgGap                      74711.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    676137792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    312872896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       253888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77641600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       102272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     72899520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        94848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65181440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    166433024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239398336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 351970697.052272140980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 162869303.560365170240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132164.090501255792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 40417158.152659058571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 53238.774041090692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 37948618.126016616821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 49374.132120711140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 33930889.743359968066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 86638475.415670216084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124621342.264912262559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     10564653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5149197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1219224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1146767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1027906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2600692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3996781                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 332136973071                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 269872081734                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    213609782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88233027360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     72295523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  83847475968                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     66302258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  75616815417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 195330504404                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46830224821730                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31438.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52410.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53846.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72368.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45241.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73116.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44738.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73563.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75107.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11716985.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22042879320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11716041645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40905852540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9722636280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151642136880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     834883233390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34606707840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1105519487895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.489892                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82510711839                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64146420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1774348786161                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          63970544400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34001124135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        112115200260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9803290500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151642136880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     866137515000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8287312800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1245957123975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.596192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13366096071                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64146420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1843493401929                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13919059185.039370                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89074634244.854538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     96.06%     96.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     96.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 882426857000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   153285401500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1767720516500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14286048                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14286048                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14286048                       # number of overall hits
system.cpu1.icache.overall_hits::total       14286048                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35655                       # number of overall misses
system.cpu1.icache.overall_misses::total        35655                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    886238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    886238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    886238500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    886238500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14321703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14321703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14321703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14321703                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002490                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002490                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002490                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002490                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24855.938859                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24855.938859                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24855.938859                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24855.938859                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          722                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.538462                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31354                       # number of writebacks
system.cpu1.icache.writebacks::total            31354                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4269                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4269                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4269                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31386                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31386                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    794732500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    794732500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    794732500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    794732500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25321.241955                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25321.241955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25321.241955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25321.241955                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31354                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14286048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14286048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    886238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    886238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14321703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14321703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002490                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002490                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24855.938859                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24855.938859                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4269                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    794732500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    794732500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25321.241955                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25321.241955                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993983                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13398776                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31354                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           427.338649                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356095500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993983                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28674792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28674792                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18291985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18291985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18291985                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18291985                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5159534                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5159534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5159534                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5159534                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 583788942594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 583788942594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 583788942594                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 583788942594                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23451519                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23451519                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23451519                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23451519                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220009                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220009                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220009                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220009                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113147.610345                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113147.610345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113147.610345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113147.610345                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6175718                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       211494                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            79004                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2649                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.169688                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.839185                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1544973                       # number of writebacks
system.cpu1.dcache.writebacks::total          1544973                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4059260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4059260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4059260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4059260                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100274                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100274                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 113150521181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 113150521181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 113150521181                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 113150521181                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046917                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046917                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046917                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046917                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102838.494031                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102838.494031                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102838.494031                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102838.494031                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1544973                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15238935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15238935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2988903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2988903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 301554931500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 301554931500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18227838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18227838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100891.508189                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100891.508189                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2373418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2373418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  56033662000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  56033662000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91039.849874                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91039.849874                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3053050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3053050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2170631                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2170631                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 282234011094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 282234011094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.415537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.415537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130023.947458                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130023.947458                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1685842                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1685842                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484789                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484789                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57116859181                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57116859181                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117817.976854                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117817.976854                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5827500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5827500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.368620                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.368620                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29884.615385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29884.615385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3232000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3232000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.183365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.183365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33319.587629                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33319.587629                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1400000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.427419                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.427419                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8805.031447                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8805.031447                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1264000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1264000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8102.564103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8102.564103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       312500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       312500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603716                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603716                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446494                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446494                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50760755000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50760755000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425147                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425147                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113687.429170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113687.429170                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446493                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446493                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50314261000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50314261000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112687.681554                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112687.681554                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.949356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20442321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546633                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.217306                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356107000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.949356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50551921                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50551921                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1921005918000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64657277                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13647724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61316001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37380069                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4387627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           651                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1735                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6306984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6306984                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34610070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30047209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8642                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103606991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96041634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4637108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4396754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4003189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             212908764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4420564224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4097566080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4015360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197625536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3420288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187363072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2080704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170568128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9083203392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45772048                       # Total snoops (count)
system.tol2bus.snoopTraffic                 256191360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116763154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.411868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               96585184     82.72%     82.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19718929     16.89%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88442      0.08%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 343685      0.29%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  26914      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116763154                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       141997913251                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2199584848                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40279598                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002270055                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24548185                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48022040183                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51804182646                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2320052027                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47270562                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2559751258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127441                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783332                       # Number of bytes of host memory used
host_op_rate                                   128184                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19327.42                       # Real time elapsed on the host
host_tick_rate                               33048668                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463101219                       # Number of instructions simulated
sim_ops                                    2477472329                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.638745                       # Number of seconds simulated
sim_ticks                                638745340500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.180784                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90225930                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100050062                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10481509                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124051770                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9014671                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9263143                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          248472                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168561212                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       144586                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24265                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10026636                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67328572                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9271147                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5847775                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      272706325                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274765699                       # Number of instructions committed
system.cpu0.commit.committedOps             277665251                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1214323706                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228658                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1093852591     90.08%     90.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62569659      5.15%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23763966      1.96%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14595802      1.20%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4964280      0.41%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3171780      0.26%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1046309      0.09%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1088172      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9271147      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1214323706                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7498379                       # Number of function calls committed.
system.cpu0.commit.int_insts                263581423                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63731312                       # Number of loads committed
system.cpu0.commit.membars                    4355290                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4356125      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203561926     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63755105     22.96%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5885847      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277665251                       # Class of committed instruction
system.cpu0.commit.refs                      69641490                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274765699                       # Number of Instructions Simulated
system.cpu0.committedOps                    277665251                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.630530                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.630530                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            840913418                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               464344                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75912945                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             593695074                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98652467                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                298165666                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10028238                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               411393                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9204987                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168561212                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102053330                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1130080338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1629880                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     689593033                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        34365                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20977476                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132484                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116355494                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99240601                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.542000                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1256964776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.556575                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950974                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               815871666     64.91%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261611769     20.81%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142533774     11.34%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17302228      1.38%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5148643      0.41%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9846905      0.78%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1390300      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3237431      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22060      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1256964776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2153                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1361                       # number of floating regfile writes
system.cpu0.idleCycles                       15345921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10632089                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107600824                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.364725                       # Inst execution rate
system.cpu0.iew.exec_refs                   116617308                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7026565                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148115661                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125354516                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2987882                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6420144                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9443677                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          549519465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109590743                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9487462                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464043611                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1126503                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44914273                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10028238                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46610069                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1005667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          189485                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          686                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1324                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11330                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61623204                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3533499                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1324                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4831838                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5800251                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340037468                       # num instructions consuming a value
system.cpu0.iew.wb_count                    449737173                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753619                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256258609                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.353481                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451007944                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               602536847                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340730863                       # number of integer regfile writes
system.cpu0.ipc                              0.215958                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215958                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4362499      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349085087     73.72%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32668      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83180      0.02%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                867      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                42      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112920549     23.85%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7044828      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            527      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473531072                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2308                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4569                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2238                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2507                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1509612                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003188                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 698684     46.28%     46.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    123      0.01%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                777534     51.51%     97.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33160      2.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470675877                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2206389545                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    449734935                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        821372234                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 539233506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473531072                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10285959                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      271854217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           857581                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4438184                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130299506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1256964776                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.376726                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873472                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          984299560     78.31%     78.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146850115     11.68%     89.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84542167      6.73%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22399338      1.78%     98.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9355512      0.74%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5670066      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2719549      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             718815      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             409654      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1256964776                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.372182                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6105107                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          976400                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125354516                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9443677                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3369                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1272310697                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5180052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              256194690                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205323177                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5633885                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106833725                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48770190                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1170735                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            759183990                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             572450057                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          430491662                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296277407                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6835336                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10028238                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64744139                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225168490                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2285                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       759181705                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     522886577                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3144049                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30021894                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3143596                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1755416231                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1143693463                       # The number of ROB writes
system.cpu0.timesIdled                         365441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  695                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.831771                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83471907                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91897258                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9128205                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110812853                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8284455                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8297648                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13193                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152710996                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130995                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8911002                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64249334                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9301290                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5800105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      243257407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259642536                       # Number of instructions committed
system.cpu1.commit.committedOps             262541362                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1071452939                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.245033                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.979591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    959456222     89.55%     89.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57255044      5.34%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22491516      2.10%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13741131      1.28%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4514363      0.42%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2628535      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       984420      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1080418      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9301290      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1071452939                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7135139                       # Number of function calls committed.
system.cpu1.commit.int_insts                248544495                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60632041                       # Number of loads committed
system.cpu1.commit.membars                    4348568                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4348568      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       193098723     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             50      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60633704     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460221      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262541362                       # Class of committed instruction
system.cpu1.commit.refs                      65093925                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259642536                       # Number of Instructions Simulated
system.cpu1.committedOps                    262541362                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.274081                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.274081                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            739116261                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               218967                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71277933                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             543226634                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80874204                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271934862                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8911530                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               186054                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8331117                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152710996                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92790829                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1002401084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1463721                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     623811358                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18257466                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137611                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97638145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91756362                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.562127                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1109167974                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.570184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.943976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               707351249     63.77%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               235503816     21.23%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               136169176     12.28%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                15024606      1.35%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3254533      0.29%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7681309      0.69%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1194656      0.11%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2987804      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     825      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1109167974                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         565191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9492670                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101633531                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.392458                       # Inst execution rate
system.cpu1.iew.exec_refs                   108833497                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5225152                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               97261182                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116220144                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2791908                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5057945                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7337722                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504937760                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103608345                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8594458                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            435523324                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                746169                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             47550921                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8911530                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48581349                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       962526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11075                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55588103                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2875838                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           157                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4281870                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5210800                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                318092931                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421684741                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759286                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241523606                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.379988                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422995641                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               564272513                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319899392                       # number of integer regfile writes
system.cpu1.ipc                              0.233968                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233968                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4349047      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327941754     73.84%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  83      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106590363     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5236439      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             444117782                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1475358                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003322                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 730353     49.50%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                744983     50.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   22      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             441244093                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1999767209                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421684741                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        747334221                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 495147955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                444117782                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9789805                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242396398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           888313                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3989700                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107160116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1109167974                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.400406                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.902853                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          856068039     77.18%     77.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134480495     12.12%     89.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79484603      7.17%     96.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20783071      1.87%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8838348      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5636435      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2764271      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             704021      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             408691      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1109167974                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.400202                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5788729                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          820497                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116220144                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7337722                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    479                       # number of misc regfile reads
system.cpu1.numCycles                      1109733165                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   167516649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              205071245                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194500674                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3591860                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                88020558                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              46230942                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               944007                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            693019101                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             524601741                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          395179577                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                270606869                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6508536                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8911530                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59935347                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200678903                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       693019101                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     476622425                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2975403                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25945426                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2976891                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1567947649                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1049640502                       # The number of ROB writes
system.cpu1.timesIdled                           5038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.021909                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86794235                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96414568                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10148759                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106584655                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8932317                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9350258                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          417941                       # Number of indirect misses.
system.cpu2.branchPred.lookups              148974633                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131252                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1711                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9044208                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61379403                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9357209                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4950079                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      218666143                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249015920                       # Number of instructions committed
system.cpu2.commit.committedOps             251489732                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    945318731                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.266037                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.019300                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    836482664     88.49%     88.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57677869      6.10%     94.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20981202      2.22%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12561511      1.33%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4471050      0.47%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2287163      0.24%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       513202      0.05%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       986861      0.10%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9357209      0.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    945318731                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6548118                       # Number of function calls committed.
system.cpu2.commit.int_insts                238137450                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58197139                       # Number of loads committed
system.cpu2.commit.membars                    3711039                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3711039      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185335089     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58198850     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4244600      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251489732                       # Class of committed instruction
system.cpu2.commit.refs                      62443450                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249015920                       # Number of Instructions Simulated
system.cpu2.committedOps                    251489732                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.937687                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.937687                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            601946488                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1108724                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72601207                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             518072947                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84420501                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277985445                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9044742                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               536201                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6543707                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  148974633                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92555156                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    871152728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1501940                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     601763200                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20298586                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151930                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          98638854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          95726552                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.613702                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         979940883                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.624379                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.956573                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               585684018     59.77%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               234713538     23.95%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132951165     13.57%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12688544      1.29%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2831755      0.29%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6847419      0.70%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1968488      0.20%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2249958      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5998      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           979940883                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         605873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9523672                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96407028                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.420024                       # Inst execution rate
system.cpu2.iew.exec_refs                   102422962                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5025113                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               77250704                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108021713                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2141887                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11562109                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6685376                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          469304816                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97397849                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8307476                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            411853545                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                749229                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             49347715                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9044742                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             50314006                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       948844                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10646                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     49824574                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2439065                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3765487                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5758185                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                292846828                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398509245                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772046                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226091366                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.406415                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399497289                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534156256                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301504816                       # number of integer regfile writes
system.cpu2.ipc                              0.253956                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.253956                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3711514      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311258975     74.08%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  94      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100152862     23.84%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5037480      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420161021                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1677363                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003992                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 937351     55.88%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                739996     44.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   16      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418126870                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1822920962                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398509245                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        687119988                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461521029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420161021                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7783787                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      217815084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           980674                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2833708                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89784545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    979940883                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.428762                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.911748                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          735978826     75.10%     75.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130731362     13.34%     88.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78864328      8.05%     96.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18731759      1.91%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7343969      0.75%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5100796      0.52%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2102057      0.21%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             688760      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             399026      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      979940883                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.428497                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5094784                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          779514                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108021713                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6685376                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    475                       # number of misc regfile reads
system.cpu2.numCycles                       980546756                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   296701123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              193237428                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186666072                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2985311                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92515131                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              45253436                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               911242                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            651414867                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             494485159                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          370894325                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274334898                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6873820                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9044742                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             58200600                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184228253                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       651414867                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     352608084                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2322996                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23737443                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2324612                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1406115161                       # The number of ROB reads
system.cpu2.rob.rob_writes                  975049696                       # The number of ROB writes
system.cpu2.timesIdled                           5460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.968513                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75211284                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            81779385                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7411024                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         94561415                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6471478                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6481572                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10094                       # Number of indirect misses.
system.cpu3.branchPred.lookups              131251933                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       132108                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1673                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7260866                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58397844                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10921115                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3790455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      211022711                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238762039                       # Number of instructions committed
system.cpu3.commit.committedOps             240655983                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    802162472                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.300009                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.138043                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    708082444     88.27%     88.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46807685      5.84%     94.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17265369      2.15%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11201062      1.40%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3993917      0.50%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2095139      0.26%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       676096      0.08%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1119645      0.14%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10921115      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    802162472                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5781904                       # Number of function calls committed.
system.cpu3.commit.int_insts                228165900                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55710314                       # Number of loads committed
system.cpu3.commit.membars                    2841230                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2841230      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178133500     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             68      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55711987     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3969102      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240655983                       # Class of committed instruction
system.cpu3.commit.refs                      59681089                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238762039                       # Number of Instructions Simulated
system.cpu3.committedOps                    240655983                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.497831                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.497831                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            499444773                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               151614                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66014500                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             483418254                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                70962884                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249470821                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7261485                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               143555                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7444396                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  131251933                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79466072                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    743875880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1347104                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     544012535                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               14823286                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.157160                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83296836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          81682762                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.651396                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         834584359                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.658383                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.951852                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               478665671     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208756671     25.01%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125480338     15.04%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10270372      1.23%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2558083      0.31%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6203260      0.74%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  851749      0.10%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1796841      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1374      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           834584359                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         564986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7773744                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91551114                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.473154                       # Inst execution rate
system.cpu3.iew.exec_refs                    98325122                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4746921                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77537584                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103652140                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1698454                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4345404                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6285238                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          450926317                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93578201                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7439447                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            395154486                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                890197                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             48196964                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7261485                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             49341803                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       924721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10898                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47941826                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2314463                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           117                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3306819                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4466925                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285024477                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382596794                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.770261                       # average fanout of values written-back
system.cpu3.iew.wb_producers                219543331                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.458118                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383791938                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               513366753                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290826977                       # number of integer regfile writes
system.cpu3.ipc                              0.285891                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.285891                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2841783      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298703333     74.19%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  99      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96289606     23.92%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4759016      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402593933                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2015371                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005006                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1273296     63.18%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                742049     36.82%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401767521                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1642785852                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382596794                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        661196743                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 444908613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402593933                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6017704                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      210270334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           998256                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2227249                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88851838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    834584359                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.482389                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.985740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          608678090     72.93%     72.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          117791272     14.11%     87.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72264097      8.66%     95.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18547133      2.22%     97.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7785777      0.93%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5202803      0.62%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3127535      0.37%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             790481      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             397171      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      834584359                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.482062                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4756505                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          828932                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103652140                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6285238                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    553                       # number of misc regfile reads
system.cpu3.numCycles                       835149345                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   442100054                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              198621393                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179286240                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3101074                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77265794                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              44686151                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               890396                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            619572693                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             468388505                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          354374691                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                248319758                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6827280                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7261485                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57683075                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175088451                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       619572693                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     245432854                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1807784                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23063487                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1809488                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1242916476                       # The number of ROB reads
system.cpu3.rob.rob_writes                  935987483                       # The number of ROB writes
system.cpu3.timesIdled                           5129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4634897                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                38462                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5260883                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             102862997                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31456080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      62397092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2382938                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       493519                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30139011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26944828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62113610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27438347                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30989579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5172652                       # Transaction distribution
system.membus.trans_dist::WritebackClean          457                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25782439                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6052                       # Transaction distribution
system.membus.trans_dist::ReadExReq            423083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           423009                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30989579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     93809680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               93809680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2341484608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2341484608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4509                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31441544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31441544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            31441544                       # Request fanout histogram
system.membus.respLayer1.occupancy       168417610537                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         90103901751                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    488395111.842105                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1346488452.093262                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5753748500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   490273226500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 148472114000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92548712                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92548712                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92548712                       # number of overall hits
system.cpu2.icache.overall_hits::total       92548712                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6444                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6444                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6444                       # number of overall misses
system.cpu2.icache.overall_misses::total         6444                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    538545999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    538545999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    538545999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    538545999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92555156                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92555156                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92555156                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92555156                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 83573.246276                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83573.246276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 83573.246276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83573.246276                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1497                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.620690                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5959                       # number of writebacks
system.cpu2.icache.writebacks::total             5959                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          485                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5959                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5959                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5959                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5959                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    502312499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    502312499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    502312499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    502312499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 84294.764054                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84294.764054                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 84294.764054                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84294.764054                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5959                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92548712                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92548712                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6444                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6444                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    538545999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    538545999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92555156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92555156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 83573.246276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83573.246276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          485                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5959                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5959                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    502312499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    502312499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 84294.764054                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84294.764054                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92897050                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5991                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15506.100818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        185116271                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       185116271                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77256432                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77256432                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77256432                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77256432                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17256096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17256096                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17256096                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17256096                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1556318491463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1556318491463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1556318491463                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1556318491463                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94512528                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94512528                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94512528                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94512528                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.182580                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.182580                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.182580                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.182580                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90189.489643                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90189.489643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90189.489643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90189.489643                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     86516645                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       280228                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1072446                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3937                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.672262                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.178054                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6913453                       # number of writebacks
system.cpu2.dcache.writebacks::total          6913453                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10333620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10333620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10333620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10333620                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6922476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6922476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6922476                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6922476                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 740872456587                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 740872456587                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 740872456587                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 740872456587                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073244                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073244                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073244                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073244                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 107024.200096                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107024.200096                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 107024.200096                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107024.200096                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6913453                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75888758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75888758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15616024                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15616024                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1393401851500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1393401851500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91504782                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91504782                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170658                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170658                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 89228.977331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89228.977331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8807799                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8807799                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6808225                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6808225                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 726214243500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 726214243500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106667.192036                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106667.192036                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1367674                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1367674                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1640072                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1640072                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 162916639963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 162916639963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3007746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3007746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.545283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.545283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99335.053560                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99335.053560                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1525821                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1525821                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14658213087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14658213087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037986                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037986                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128298.335131                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128298.335131                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1233426                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1233426                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3834                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3834                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    107937000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    107937000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1237260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1237260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003099                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003099                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28152.582160                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28152.582160                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          376                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          376                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     96383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     96383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002795                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27872.469636                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27872.469636                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235074                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235074                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1726                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1726                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     34052000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     34052000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1236800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1236800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19728.852839                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19728.852839                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1706                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1706                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     32411000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     32411000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001379                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001379                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18998.241501                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18998.241501                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1411500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1411500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1346500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1346500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          366                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            366                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     87684498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     87684498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1711                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1711                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.786090                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.786090                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 65192.935316                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 65192.935316                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     86339498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     86339498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.786090                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.786090                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 64192.935316                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 64192.935316                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.385792                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86673522                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6922287                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.520937                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.385792                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980806                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980806                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        200898853                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       200898853                       # Number of data accesses
system.cpu3.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          281                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    787084725.978648                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2048154350.587789                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          281    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7894629500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            281                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   417574532500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 221170808000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79459880                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79459880                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79459880                       # number of overall hits
system.cpu3.icache.overall_hits::total       79459880                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6192                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6192                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6192                       # number of overall misses
system.cpu3.icache.overall_misses::total         6192                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    504243500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    504243500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    504243500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    504243500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79466072                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79466072                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79466072                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79466072                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000078                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000078                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 81434.673773                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81434.673773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 81434.673773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81434.673773                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1597                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    93.941176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5699                       # number of writebacks
system.cpu3.icache.writebacks::total             5699                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          493                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          493                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          493                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          493                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5699                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5699                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5699                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5699                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    467193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    467193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    467193500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    467193500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 81978.154062                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 81978.154062                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 81978.154062                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 81978.154062                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5699                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79459880                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79459880                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6192                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6192                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    504243500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    504243500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79466072                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79466072                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 81434.673773                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81434.673773                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          493                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          493                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5699                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5699                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    467193500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    467193500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 81978.154062                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 81978.154062                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           79788289                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5731                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13922.228058                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        158937843                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       158937843                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     74009125                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        74009125                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     74009125                       # number of overall hits
system.cpu3.dcache.overall_hits::total       74009125                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17025242                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17025242                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17025242                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17025242                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1525252188992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1525252188992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1525252188992                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1525252188992                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91034367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91034367                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91034367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91034367                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.187020                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.187020                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.187020                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.187020                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89587.695082                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89587.695082                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89587.695082                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89587.695082                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83406291                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       292727                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1040738                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4232                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.141487                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.169896                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6203760                       # number of writebacks
system.cpu3.dcache.writebacks::total          6203760                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10813005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10813005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10813005                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10813005                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6212237                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6212237                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6212237                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6212237                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 665276807597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 665276807597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 665276807597                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 665276807597                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068241                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068241                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068241                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068241                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107091.343681                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107091.343681                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107091.343681                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107091.343681                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6203760                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72573342                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72573342                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15438922                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15438922                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1365569707000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1365569707000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88012264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88012264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.175418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88449.809320                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88449.809320                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9340605                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9340605                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6098317                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6098317                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 650873977000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 650873977000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106730.098976                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106730.098976                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1435783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1435783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1586320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1586320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 159682481992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 159682481992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.524906                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.524906                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100662.213168                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100662.213168                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1472400                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1472400                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113920                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113920                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14402830597                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14402830597                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037696                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037696                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126429.341617                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126429.341617                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       943548                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       943548                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3870                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3870                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    109456000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    109456000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004085                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004085                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28283.204134                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28283.204134                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          349                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          349                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3521                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3521                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     96944500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     96944500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003716                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003716                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27533.229196                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27533.229196                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1487                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1487                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     29284500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29284500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       946965                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       946965                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001570                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001570                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19693.678547                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19693.678547                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1467                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1467                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27866500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27866500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18995.569189                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18995.569189                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1053000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1053000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1004000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1004000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          353                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            353                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1320                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1320                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     85178998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     85178998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.789002                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.789002                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64529.543939                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64529.543939                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     83858998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     83858998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.789002                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.789002                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63529.543939                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63529.543939                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.418378                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82134046                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6212567                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.220629                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.418378                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192073389                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192073389                       # Number of data accesses
system.cpu0.numPwrStateTransitions                174                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    29770913.793103                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31189983.066945                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       199500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    139431000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   636155271000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2590069500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101609184                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101609184                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101609184                       # number of overall hits
system.cpu0.icache.overall_hits::total      101609184                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       444145                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        444145                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       444145                       # number of overall misses
system.cpu0.icache.overall_misses::total       444145                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  14199644498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  14199644498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  14199644498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  14199644498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102053329                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102053329                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102053329                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102053329                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004352                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004352                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004352                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004352                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31970.740407                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31970.740407                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31970.740407                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31970.740407                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6232                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.739130                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       402479                       # number of writebacks
system.cpu0.icache.writebacks::total           402479                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        41664                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        41664                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        41664                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        41664                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       402481                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       402481                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       402481                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       402481                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  13029850998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  13029850998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  13029850998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13029850998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003944                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003944                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003944                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003944                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32373.828822                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32373.828822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32373.828822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32373.828822                       # average overall mshr miss latency
system.cpu0.icache.replacements                402479                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101609184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101609184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       444145                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       444145                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  14199644498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  14199644498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102053329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102053329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004352                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004352                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31970.740407                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31970.740407                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        41664                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        41664                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       402481                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       402481                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  13029850998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  13029850998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32373.828822                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32373.828822                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999919                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102011910                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402514                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           253.436924                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999919                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204509140                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204509140                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88279979                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88279979                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88279979                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88279979                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19433959                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19433959                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19433959                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19433959                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1705200931211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1705200931211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1705200931211                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1705200931211                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107713938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107713938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107713938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107713938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.180422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.180422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.180422                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87743.363625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87743.363625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87743.363625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87743.363625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93325426                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       254277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1230696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3585                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.831421                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.928033                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9544785                       # number of writebacks
system.cpu0.dcache.writebacks::total          9544785                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9882755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9882755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9882755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9882755                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9551204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9551204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9551204                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9551204                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 950664830920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 950664830920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 950664830920                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 950664830920                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088672                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088672                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088672                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088672                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99533.507076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99533.507076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99533.507076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99533.507076                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9544785                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85559370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85559370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17735345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17735345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1543813896000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1543813896000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103294715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103294715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87047.299954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87047.299954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8351412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8351412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9383933                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9383933                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 934670785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 934670785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99603.309774                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99603.309774                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2720609                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2720609                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1698614                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1698614                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161387035211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161387035211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.384369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.384369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 95011.012043                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95011.012043                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1531343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1531343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167271                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167271                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15994045420                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15994045420                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037851                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037851                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95617.563236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95617.563236                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1473384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1473384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    162541500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    162541500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1482115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1482115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005891                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005891                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 18616.596037                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18616.596037                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5117                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5117                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3614                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3614                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    102588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    102588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28386.413946                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28386.413946                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465099                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465099                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1580                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1580                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     33894000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33894000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1466679                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1466679                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001077                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001077                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21451.898734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21451.898734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1569                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1569                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     32328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     32328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001070                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001070                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20604.206501                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20604.206501                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    116407998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    116407998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24265                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124954                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124954                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38393.139182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38393.139182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    113375998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    113375998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124954                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124954                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37393.139182                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37393.139182                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.985870                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100819697                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9552159                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.554650                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.985870                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230926121                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230926121                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              292441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1227450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              779903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              634368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              612830                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3549380                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             292441                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1227450                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                762                       # number of overall hits
system.l2.overall_hits::.cpu1.data             779903                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                809                       # number of overall hits
system.l2.overall_hits::.cpu2.data             634368                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                817                       # number of overall hits
system.l2.overall_hits::.cpu3.data             612830                       # number of overall hits
system.l2.overall_hits::total                 3549380                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8311892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7159819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6275183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5586823                       # number of demand (read+write) misses
system.l2.demand_misses::total               27458714                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110041                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8311892                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4924                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7159819                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5150                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6275183                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4882                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5586823                       # number of overall misses
system.l2.overall_misses::total              27458714                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8824245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 918898796644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    459836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 810920212085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    482720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 720404559121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    448013499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 646405669609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3106844052458                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8824245500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 918898796644                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    459836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 810920212085                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    482720000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 720404559121                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    448013499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 646405669609                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3106844052458                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          402482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9539342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7939722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6909551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6199653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31008094                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         402482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9539342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7939722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6909551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6199653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31008094                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.273406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.871328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.865987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.864239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.856642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.901151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.273406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.871328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.865987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.864239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.856642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.901151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80190.524441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110552.302249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93386.677498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113259.875995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93732.038835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114802.159414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91768.434863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115701.834407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113146.014502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80190.524441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110552.302249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93386.677498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113259.875995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93732.038835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114802.159414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91768.434863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115701.834407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113146.014502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             196054                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6277                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.233710                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3767314                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5172577                       # number of writebacks
system.l2.writebacks::total                   5172577                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          18599                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          10011                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          10041                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               55448                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         18599                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         10011                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         10041                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              55448                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8293293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7145248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6265172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5576782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27403266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8293293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7145248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6265172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5576782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4074391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         31477657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7719425011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 834824229367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    367123003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 738580815265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    384136502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 657109911829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    358434001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 589993350801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2829337425779                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7719425011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 834824229367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    367123003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 738580815265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    384136502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 657109911829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    358434001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 589993350801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 354298138633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3183635564412                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.273175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.869378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.740767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.899937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.736030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.741358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.899531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.273175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.869378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.740767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.899937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.736030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.741358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.899531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.015143                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70209.781087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100662.575091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87161.206790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103366.715230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87582.421797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104882.980360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84836.449941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105794.587416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103248.183110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70209.781087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100662.575091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87161.206790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103366.715230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87582.421797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104882.980360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84836.449941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105794.587416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86957.324084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101139.534128                       # average overall mshr miss latency
system.l2.replacements                       58264717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5504166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5504166                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           76                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             76                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5504242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5504242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           76                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           76                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24143334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24143334                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          457                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            457                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24143791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24143791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000019                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000019                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          457                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          457                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000019                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000019                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4074391                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4074391                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 354298138633                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 354298138633                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86957.324084                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86957.324084                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             336                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             192                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1130                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4824                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3953                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20787                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     24656000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     29279500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     19858000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     15472500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     89266000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21917                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.957011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.955495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.953679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3914.371658                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4383.664459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3914.115861                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4294.318564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          203                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          309                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          195                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          167                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             874                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4621                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4335                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3786                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    103466494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    160615493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     97510497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     84938996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    446531480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.886098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.917477                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.914364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.913390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22390.498593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22397.921210                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22493.770934                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22435.022715                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22424.118917                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                278                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          906                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          988                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          889                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          778                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3561                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3278500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2808500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3903500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3039000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13029500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          973                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1081                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          954                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          831                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3839                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931141                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.913969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.931866                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.936221                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.927585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3618.653422                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2842.611336                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4390.888639                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3906.169666                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3658.944117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           105                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          879                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          966                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          856                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          755                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18828000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20218999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18665500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16087000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     73799499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.903392                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.893617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.897275                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.908544                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21419.795222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20930.640787                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21805.490654                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21307.284768                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21354.021701                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         119097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         103964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         107229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         104182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              434472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15096544998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13595942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14379227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14101712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57173425998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.725551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.938306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 126758.398599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130775.479974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134098.303631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135356.510722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131592.889756                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4780                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1180                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       114317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       100710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       106049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       101827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         422903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13670253999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12424579500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13247264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12933249501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52275347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.696431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.954528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.917096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119581.986922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123369.868931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124916.444285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127011.986025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123610.726337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        292441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             294829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8824245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    459836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    482720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    448013499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10214814999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       402482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         419826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.273406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.865987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.864239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.856642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.297735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80190.524441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93386.677498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93732.038835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91768.434863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81720.481284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          712                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          657                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7719425011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    367123003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    384136502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    358434001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8829118517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.273175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.740767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.736030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.741358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.292433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70209.781087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87161.206790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87582.421797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84836.449941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71915.342524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1182400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       773128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       630496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       605980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3192004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8192795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7055855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6167954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5482641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26899245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 903802251646                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 797324270085                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 706025332121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 632303957609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3039455811461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9375195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7828983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6798450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6088621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30091249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.901248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.907259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.900473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110316.717512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113001.793558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114466.698701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115328.353180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112994.093755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11317                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8831                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41653                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8178976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7044538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6159123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5474955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26857592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 821153975368                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 726156235765                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 643862647829                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 577060101300                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2768232960262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.905960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.899211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100398.139739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103080.746497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104538.040209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105399.971561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103070.780145                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          532                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               532                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          309                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             309                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7207000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7207000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          841                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           841                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.367420                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.367420                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23323.624595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23323.624595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          193                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          193                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3767998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3767998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.229489                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.229489                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19523.305699                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19523.305699                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999924                       # Cycle average of tags in use
system.l2.tags.total_refs                    64621283                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  58265427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.109085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.963561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.136382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.570807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.546586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.013746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.224604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.014458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.215891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.296102                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.655681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.040169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.239002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 543727507                       # Number of tag accesses
system.l2.tags.data_accesses                543727507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7036672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     530772480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     457298112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        280704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     400972544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        270400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     356915328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    256589824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2010405632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7036672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       280704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       270400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7857344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331049728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331049728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8293320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7145283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6265196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5576802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4009216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            31412588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5172652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5172652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11016397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        830961021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           422027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        715931817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           439462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        627750245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           423330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558775627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    401709113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3147429037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11016397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       422027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       439462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       423330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12301215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      518281241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            518281241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      518281241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11016397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       830961021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          422027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       715931817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          439462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       627750245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          423330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558775627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    401709113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3665710278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5156033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8240190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7123047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6242179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5555475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4000046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000569858750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50157016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4858567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    31412588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5173109                       # Number of write requests accepted
system.mem_ctrls.readBursts                  31412588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5173109                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 128881                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17076                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1890337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1886208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1839856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1827493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1849635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2156142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2184756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2117603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2132975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2178264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2142557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2079422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1760532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1766764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1719120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1752043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           295018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1334831588872                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               156418535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1921401095122                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42668.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61418.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10310263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3220637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              31412588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5173109                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3611337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4834605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4927840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4501048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3862074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3058561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2266948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1582377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1045866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  664737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 408077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 246934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 132383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  71208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  37261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 238268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 315792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 330165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 339517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 342966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 366079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 352117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 341842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 335474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 333303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22908845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.800954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.350932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.126732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18023877     78.68%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3314785     14.47%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       763264      3.33%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       374870      1.64%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       133660      0.58%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80740      0.35%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49510      0.22%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33177      0.14%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134962      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22908845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.743538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.832990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.666843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         172217     53.81%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        58016     18.13%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        48947     15.29%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        18121      5.66%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9560      2.99%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6089      1.90%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3834      1.20%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2007      0.63%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          816      0.25%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          316      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           86      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.109645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.101734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           304130     95.02%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4283      1.34%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6620      2.07%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3249      1.02%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1240      0.39%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              403      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              102      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320059                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2002157248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8248384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329986368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2010405632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331078976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3134.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       516.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3147.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    518.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  638745227000                       # Total gap between requests
system.mem_ctrls.avgGap                      17458.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7036608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    527372160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    455875008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       280704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    399499456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       270400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    355550400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    256002944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329986368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11016296.407723071054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 825637584.435733318329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 422027.344714540464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 713703848.928507447243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 439461.522772548546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 625444023.884820818901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 423329.898247610021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556638737.625358819962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 400790311.518522918224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 516616477.768263280392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8293320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7145283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6265196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5576802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4009216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5173109                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3178928371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 491328894624                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    189835259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 442343695738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    199731257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 397443737972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    181000517                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 358905085301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 227630186083                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15975535380068                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28913.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59243.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45070.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61907.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45538.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63436.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42840.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64356.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56776.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3088188.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          80884033440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          42990890910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        110896173780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13247712720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50421992400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289545429660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1450480320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       589436713230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        922.803934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1426500640                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21329100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 615989739860                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82685112720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43948175865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        112469494200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13666800420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50421992400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288514435320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2318686080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       594024697005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        929.986740                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3685219171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21329100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613731021329                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                534                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    312980938.432836                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   733180160.205941                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        61500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2875736500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   554866449000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83878891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92784673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92784673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92784673                       # number of overall hits
system.cpu1.icache.overall_hits::total       92784673                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6156                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6156                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6156                       # number of overall misses
system.cpu1.icache.overall_misses::total         6156                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    511441999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    511441999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    511441999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    511441999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92790829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92790829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92790829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92790829                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000066                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000066                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83080.246751                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83080.246751                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83080.246751                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83080.246751                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1693                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.650000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5686                       # number of writebacks
system.cpu1.icache.writebacks::total             5686                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          470                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          470                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5686                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5686                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    478409499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    478409499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    478409499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    478409499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84138.146148                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84138.146148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84138.146148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84138.146148                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5686                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92784673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92784673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    511441999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    511441999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92790829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92790829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83080.246751                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83080.246751                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          470                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    478409499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    478409499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84138.146148                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84138.146148                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93709017                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5718                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16388.425498                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185587344                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185587344                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82776386                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82776386                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82776386                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82776386                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17726111                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17726111                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17726111                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17726111                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1593890347500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1593890347500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1593890347500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1593890347500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100502497                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100502497                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100502497                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100502497                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89917.655796                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89917.655796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89917.655796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89917.655796                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88624768                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       251558                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1111196                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3602                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.756198                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.838423                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7943291                       # number of writebacks
system.cpu1.dcache.writebacks::total          7943291                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9773924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9773924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9773924                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9773924                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7952187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7952187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7952187                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7952187                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 835045946138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 835045946138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 835045946138                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 835045946138                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079124                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105008.338730                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105008.338730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105008.338730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105008.338730                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7943288                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81354227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81354227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16137444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16137444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1439625025500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1439625025500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97491671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97491671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89210.225950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89210.225950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8302351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8302351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7835093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7835093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 821034153500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 821034153500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104789.330963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104789.330963                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1422159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1422159                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1588667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1588667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154265322000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154265322000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.527652                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.527652                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97103.623352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97103.623352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1471573                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1471573                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117094                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117094                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14011792638                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14011792638                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119662.772115                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119662.772115                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1445863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1445863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3890                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3890                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    108924500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    108924500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28001.156812                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28001.156812                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3552                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3552                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     97371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     97371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27413.006757                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27413.006757                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1447552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1447552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1795                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1795                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     36832000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     36832000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1449347                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1449347                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20519.220056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20519.220056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19790.868095                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19790.868095                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1034000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1034000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       983000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       983000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     85274996                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     85274996                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.791942                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.791942                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64749.427487                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64749.427487                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     83957996                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     83957996                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63749.427487                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63749.427487                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.949830                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93658184                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7948980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.782415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.949830                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998432                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998432                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214755472                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214755472                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 638745340500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30556349                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10676819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25520853                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        53092238                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6971094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23843                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        419826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30136524                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          841                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          841                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1207443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28650618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23850812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20757773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18627008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93145686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51517504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1221383936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       727808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016512768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       762752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884672064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       729472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793817984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970124288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65287118                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334038464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         96323280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.325726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.543587                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67410064     69.98%     69.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27501845     28.55%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 502210      0.52%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 767903      0.80%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 141258      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           96323280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62083272251                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10396371236                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9324587                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9330665767                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8884188                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14341319315                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         603887650                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11938785654                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8889132                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
