//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Tue Aug 12 08:19:57 2025

//Source file index table:
//file0 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/accTempRegs.v"
//file1 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/alu.v"
//file2 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkDiv.v"
//file3 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/clockReset.v"
//file4 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuMicrocycle.v"
//file5 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v"
//file6 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v"
//file7 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/debounce.v"
//file8 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/decoderWithCc.v"
//file9 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v"
//file10 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/io.v"
//file11 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/mux7seg.v"
//file12 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/pc.v"
//file13 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/ram.v"
//file14 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/registerFile.v"
//file15 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/rom.v"
//file16 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/stack.v"
//file17 "\F:/@Tanuki_Bayashin/FPGA/TB4004/src/toggle.v"
`timescale 100 ps/100 ps
module clkDiv (
  clk_d,
  n65_5,
  pulse1Hz
)
;
input clk_d;
input n65_5;
output pulse1Hz;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n38_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n34_6;
wire pulse1Hz_5;
wire pulse1Hz_6;
wire n53_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n47_7;
wire n45_7;
wire n44_7;
wire n43_7;
wire n42_7;
wire n40_7;
wire n38_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n34_7;
wire pulse1Hz_8;
wire pulse1Hz_9;
wire pulse1Hz_10;
wire pulse1Hz_12;
wire [22:0] count;
wire VCC;
wire GND;
  LUT4 pulse1Hz_s (
    .F(pulse1Hz),
    .I0(count[18]),
    .I1(pulse1Hz_5),
    .I2(pulse1Hz_6),
    .I3(pulse1Hz_12) 
);
defparam pulse1Hz_s.INIT=16'hE0FF;
  LUT2 n56_s2 (
    .F(n56_6),
    .I0(count[0]),
    .I1(pulse1Hz) 
);
defparam n56_s2.INIT=4'h1;
  LUT3 n55_s2 (
    .F(n55_6),
    .I0(pulse1Hz),
    .I1(count[1]),
    .I2(count[0]) 
);
defparam n55_s2.INIT=8'h14;
  LUT4 n54_s2 (
    .F(n54_6),
    .I0(count[1]),
    .I1(count[0]),
    .I2(pulse1Hz),
    .I3(count[2]) 
);
defparam n54_s2.INIT=16'h0708;
  LUT3 n53_s2 (
    .F(n53_6),
    .I0(pulse1Hz),
    .I1(n53_7),
    .I2(count[3]) 
);
defparam n53_s2.INIT=8'h14;
  LUT3 n52_s2 (
    .F(n52_6),
    .I0(pulse1Hz),
    .I1(count[4]),
    .I2(n52_7) 
);
defparam n52_s2.INIT=8'h14;
  LUT4 n51_s2 (
    .F(n51_6),
    .I0(count[4]),
    .I1(n52_7),
    .I2(pulse1Hz),
    .I3(count[5]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT3 n50_s2 (
    .F(n50_6),
    .I0(pulse1Hz),
    .I1(n50_7),
    .I2(count[6]) 
);
defparam n50_s2.INIT=8'h14;
  LUT3 n49_s2 (
    .F(n49_6),
    .I0(pulse1Hz),
    .I1(count[7]),
    .I2(n49_7) 
);
defparam n49_s2.INIT=8'h14;
  LUT4 n48_s2 (
    .F(n48_6),
    .I0(count[7]),
    .I1(n49_7),
    .I2(pulse1Hz),
    .I3(count[8]) 
);
defparam n48_s2.INIT=16'h0708;
  LUT3 n47_s2 (
    .F(n47_6),
    .I0(pulse1Hz),
    .I1(count[9]),
    .I2(n47_7) 
);
defparam n47_s2.INIT=8'h14;
  LUT4 n46_s2 (
    .F(n46_6),
    .I0(count[9]),
    .I1(n47_7),
    .I2(pulse1Hz),
    .I3(count[10]) 
);
defparam n46_s2.INIT=16'h0708;
  LUT3 n45_s2 (
    .F(n45_6),
    .I0(pulse1Hz),
    .I1(n45_7),
    .I2(count[11]) 
);
defparam n45_s2.INIT=8'h14;
  LUT4 n44_s2 (
    .F(n44_6),
    .I0(n44_7),
    .I1(n47_7),
    .I2(pulse1Hz),
    .I3(count[12]) 
);
defparam n44_s2.INIT=16'h0708;
  LUT4 n43_s2 (
    .F(n43_6),
    .I0(count[7]),
    .I1(n43_7),
    .I2(pulse1Hz),
    .I3(count[13]) 
);
defparam n43_s2.INIT=16'h0708;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(pulse1Hz),
    .I1(count[14]),
    .I2(n42_7) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(count[14]),
    .I1(n42_7),
    .I2(pulse1Hz),
    .I3(count[15]) 
);
defparam n41_s2.INIT=16'h0708;
  LUT3 n40_s2 (
    .F(n40_6),
    .I0(pulse1Hz),
    .I1(count[16]),
    .I2(n40_7) 
);
defparam n40_s2.INIT=8'h14;
  LUT4 n39_s2 (
    .F(n39_6),
    .I0(count[16]),
    .I1(n40_7),
    .I2(pulse1Hz),
    .I3(count[17]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n38_s2 (
    .F(n38_6),
    .I0(n42_7),
    .I1(n38_7),
    .I2(pulse1Hz),
    .I3(count[18]) 
);
defparam n38_s2.INIT=16'h0708;
  LUT3 n37_s2 (
    .F(n37_6),
    .I0(pulse1Hz),
    .I1(n37_7),
    .I2(count[19]) 
);
defparam n37_s2.INIT=8'h14;
  LUT3 n36_s2 (
    .F(n36_6),
    .I0(pulse1Hz),
    .I1(n36_7),
    .I2(count[20]) 
);
defparam n36_s2.INIT=8'h14;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(n42_7),
    .I1(n35_7),
    .I2(count[21]),
    .I3(pulse1Hz) 
);
defparam n35_s2.INIT=16'h0078;
  LUT3 n34_s2 (
    .F(n34_6),
    .I0(count[22]),
    .I1(n34_7),
    .I2(pulse1Hz) 
);
defparam n34_s2.INIT=8'h0E;
  LUT4 pulse1Hz_s0 (
    .F(pulse1Hz_5),
    .I0(pulse1Hz_8),
    .I1(count[16]),
    .I2(count[17]),
    .I3(count[15]) 
);
defparam pulse1Hz_s0.INIT=16'h4000;
  LUT3 pulse1Hz_s1 (
    .F(pulse1Hz_6),
    .I0(count[19]),
    .I1(count[20]),
    .I2(count[22]) 
);
defparam pulse1Hz_s1.INIT=8'h80;
  LUT3 n53_s3 (
    .F(n53_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]) 
);
defparam n53_s3.INIT=8'h80;
  LUT4 n52_s3 (
    .F(n52_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(count[3]) 
);
defparam n52_s3.INIT=16'h8000;
  LUT3 n50_s3 (
    .F(n50_7),
    .I0(count[4]),
    .I1(count[5]),
    .I2(n52_7) 
);
defparam n50_s3.INIT=8'h80;
  LUT4 n49_s3 (
    .F(n49_7),
    .I0(count[4]),
    .I1(count[5]),
    .I2(count[6]),
    .I3(n52_7) 
);
defparam n49_s3.INIT=16'h8000;
  LUT3 n47_s3 (
    .F(n47_7),
    .I0(count[7]),
    .I1(count[8]),
    .I2(n49_7) 
);
defparam n47_s3.INIT=8'h80;
  LUT3 n45_s3 (
    .F(n45_7),
    .I0(count[9]),
    .I1(count[10]),
    .I2(n47_7) 
);
defparam n45_s3.INIT=8'h80;
  LUT3 n44_s3 (
    .F(n44_7),
    .I0(count[9]),
    .I1(count[10]),
    .I2(count[11]) 
);
defparam n44_s3.INIT=8'h80;
  LUT4 n43_s3 (
    .F(n43_7),
    .I0(count[8]),
    .I1(count[12]),
    .I2(n49_7),
    .I3(n44_7) 
);
defparam n43_s3.INIT=16'h8000;
  LUT3 n42_s3 (
    .F(n42_7),
    .I0(count[7]),
    .I1(count[13]),
    .I2(n43_7) 
);
defparam n42_s3.INIT=8'h80;
  LUT3 n40_s3 (
    .F(n40_7),
    .I0(count[14]),
    .I1(count[15]),
    .I2(n42_7) 
);
defparam n40_s3.INIT=8'h80;
  LUT4 n38_s3 (
    .F(n38_7),
    .I0(count[14]),
    .I1(count[15]),
    .I2(count[16]),
    .I3(count[17]) 
);
defparam n38_s3.INIT=16'h8000;
  LUT3 n37_s3 (
    .F(n37_7),
    .I0(count[18]),
    .I1(n42_7),
    .I2(n38_7) 
);
defparam n37_s3.INIT=8'h80;
  LUT4 n36_s3 (
    .F(n36_7),
    .I0(count[18]),
    .I1(count[19]),
    .I2(n42_7),
    .I3(n38_7) 
);
defparam n36_s3.INIT=16'h8000;
  LUT4 n35_s3 (
    .F(n35_7),
    .I0(count[18]),
    .I1(count[19]),
    .I2(count[20]),
    .I3(n38_7) 
);
defparam n35_s3.INIT=16'h8000;
  LUT3 n34_s3 (
    .F(n34_7),
    .I0(count[21]),
    .I1(n42_7),
    .I2(n35_7) 
);
defparam n34_s3.INIT=8'h80;
  LUT4 pulse1Hz_s3 (
    .F(pulse1Hz_8),
    .I0(count[7]),
    .I1(n49_7),
    .I2(pulse1Hz_9),
    .I3(pulse1Hz_10) 
);
defparam pulse1Hz_s3.INIT=16'h1F00;
  LUT3 pulse1Hz_s4 (
    .F(pulse1Hz_9),
    .I0(count[8]),
    .I1(count[10]),
    .I2(count[11]) 
);
defparam pulse1Hz_s4.INIT=8'h80;
  LUT4 pulse1Hz_s5 (
    .F(pulse1Hz_10),
    .I0(count[12]),
    .I1(count[13]),
    .I2(count[14]),
    .I3(n44_7) 
);
defparam pulse1Hz_s5.INIT=16'h0001;
  LUT2 pulse1Hz_s6 (
    .F(pulse1Hz_12),
    .I0(count[22]),
    .I1(count[21]) 
);
defparam pulse1Hz_s6.INIT=4'h7;
  DFFC count_22_s0 (
    .Q(count[22]),
    .D(n34_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_21_s0 (
    .Q(count[21]),
    .D(n35_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_20_s0 (
    .Q(count[20]),
    .D(n36_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_19_s0 (
    .Q(count[19]),
    .D(n37_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_18_s0 (
    .Q(count[18]),
    .D(n38_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_17_s0 (
    .Q(count[17]),
    .D(n39_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_16_s0 (
    .Q(count[16]),
    .D(n40_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_15_s0 (
    .Q(count[15]),
    .D(n41_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n42_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n43_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n44_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n45_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n46_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n47_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n48_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n49_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n50_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n51_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n52_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n53_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n54_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n55_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n56_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clkDiv */
module clkDiv_0 (
  clk_d,
  n65_5,
  n10_4,
  n50_7,
  n45_8,
  count
)
;
input clk_d;
input n65_5;
input n10_4;
output n50_7;
output n45_8;
output [19:11] count;
wire n53_7;
wire n52_7;
wire n50_8;
wire n47_7;
wire n46_7;
wire n44_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n38_7;
wire n44_8;
wire n56_8;
wire n55_8;
wire n53_9;
wire n52_9;
wire n50_10;
wire n49_8;
wire n47_9;
wire n46_9;
wire n44_10;
wire n42_9;
wire n41_9;
wire n39_9;
wire n38_9;
wire n37_11;
wire n40_11;
wire n43_11;
wire n45_12;
wire n48_11;
wire n51_11;
wire n54_11;
wire [10:0] count_0;
wire VCC;
wire GND;
  LUT3 n53_s3 (
    .F(n53_7),
    .I0(count_0[1]),
    .I1(count_0[0]),
    .I2(count_0[2]) 
);
defparam n53_s3.INIT=8'h80;
  LUT4 n52_s3 (
    .F(n52_7),
    .I0(count_0[1]),
    .I1(count_0[0]),
    .I2(count_0[2]),
    .I3(count_0[3]) 
);
defparam n52_s3.INIT=16'h8000;
  LUT4 n50_s3 (
    .F(n50_7),
    .I0(count_0[5]),
    .I1(count_0[4]),
    .I2(n52_7),
    .I3(count_0[6]) 
);
defparam n50_s3.INIT=16'h007F;
  LUT4 n50_s4 (
    .F(n50_8),
    .I0(count_0[4]),
    .I1(count_0[5]),
    .I2(count_0[6]),
    .I3(n52_7) 
);
defparam n50_s4.INIT=16'h8000;
  LUT3 n47_s3 (
    .F(n47_7),
    .I0(count_0[7]),
    .I1(count_0[8]),
    .I2(n50_8) 
);
defparam n47_s3.INIT=8'h80;
  LUT4 n46_s3 (
    .F(n46_7),
    .I0(count_0[7]),
    .I1(count_0[8]),
    .I2(count_0[9]),
    .I3(n50_8) 
);
defparam n46_s3.INIT=16'h8000;
  LUT4 n44_s3 (
    .F(n44_7),
    .I0(n44_8),
    .I1(count_0[4]),
    .I2(n45_8),
    .I3(n52_7) 
);
defparam n44_s3.INIT=16'h8000;
  LUT3 n42_s3 (
    .F(n42_7),
    .I0(count[12]),
    .I1(count[13]),
    .I2(n44_7) 
);
defparam n42_s3.INIT=8'h80;
  LUT4 n41_s3 (
    .F(n41_7),
    .I0(count[12]),
    .I1(count[13]),
    .I2(count[14]),
    .I3(n44_7) 
);
defparam n41_s3.INIT=16'h8000;
  LUT3 n39_s3 (
    .F(n39_7),
    .I0(count[15]),
    .I1(count[16]),
    .I2(n41_7) 
);
defparam n39_s3.INIT=8'h80;
  LUT4 n38_s3 (
    .F(n38_7),
    .I0(count[15]),
    .I1(count[16]),
    .I2(count[17]),
    .I3(n41_7) 
);
defparam n38_s3.INIT=16'h8000;
  LUT4 n45_s4 (
    .F(n45_8),
    .I0(count_0[7]),
    .I1(count_0[8]),
    .I2(count_0[9]),
    .I3(count_0[10]) 
);
defparam n45_s4.INIT=16'h8000;
  LUT3 n44_s4 (
    .F(n44_8),
    .I0(count_0[5]),
    .I1(count_0[6]),
    .I2(count[11]) 
);
defparam n44_s4.INIT=8'h80;
  LUT2 n56_s3 (
    .F(n56_8),
    .I0(n10_4),
    .I1(count_0[0]) 
);
defparam n56_s3.INIT=4'h1;
  LUT3 n55_s3 (
    .F(n55_8),
    .I0(n10_4),
    .I1(count_0[0]),
    .I2(count_0[1]) 
);
defparam n55_s3.INIT=8'h14;
  LUT3 n53_s4 (
    .F(n53_9),
    .I0(n10_4),
    .I1(n53_7),
    .I2(count_0[3]) 
);
defparam n53_s4.INIT=8'h14;
  LUT3 n52_s4 (
    .F(n52_9),
    .I0(n10_4),
    .I1(count_0[4]),
    .I2(n52_7) 
);
defparam n52_s4.INIT=8'h14;
  LUT3 n50_s5 (
    .F(n50_10),
    .I0(n10_4),
    .I1(n50_7),
    .I2(n50_8) 
);
defparam n50_s5.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(n10_4),
    .I1(n50_8),
    .I2(count_0[7]) 
);
defparam n49_s3.INIT=8'h14;
  LUT3 n47_s4 (
    .F(n47_9),
    .I0(n10_4),
    .I1(n47_7),
    .I2(count_0[9]) 
);
defparam n47_s4.INIT=8'h14;
  LUT3 n46_s4 (
    .F(n46_9),
    .I0(n10_4),
    .I1(n46_7),
    .I2(count_0[10]) 
);
defparam n46_s4.INIT=8'h14;
  LUT3 n44_s5 (
    .F(n44_10),
    .I0(n10_4),
    .I1(count[12]),
    .I2(n44_7) 
);
defparam n44_s5.INIT=8'h14;
  LUT3 n42_s4 (
    .F(n42_9),
    .I0(n10_4),
    .I1(n42_7),
    .I2(count[14]) 
);
defparam n42_s4.INIT=8'h14;
  LUT3 n41_s4 (
    .F(n41_9),
    .I0(n10_4),
    .I1(count[15]),
    .I2(n41_7) 
);
defparam n41_s4.INIT=8'h14;
  LUT3 n39_s4 (
    .F(n39_9),
    .I0(count[19]),
    .I1(n39_7),
    .I2(count[17]) 
);
defparam n39_s4.INIT=8'h14;
  LUT3 n38_s4 (
    .F(n38_9),
    .I0(count[19]),
    .I1(count[18]),
    .I2(n38_7) 
);
defparam n38_s4.INIT=8'h14;
  LUT4 n37_s5 (
    .F(n37_11),
    .I0(n10_4),
    .I1(count[19]),
    .I2(count[18]),
    .I3(n38_7) 
);
defparam n37_s5.INIT=16'h7444;
  LUT4 n40_s5 (
    .F(n40_11),
    .I0(n10_4),
    .I1(count[15]),
    .I2(n41_7),
    .I3(count[16]) 
);
defparam n40_s5.INIT=16'h1540;
  LUT4 n43_s5 (
    .F(n43_11),
    .I0(n10_4),
    .I1(count[12]),
    .I2(n44_7),
    .I3(count[13]) 
);
defparam n43_s5.INIT=16'h1540;
  LUT4 n45_s6 (
    .F(n45_12),
    .I0(n10_4),
    .I1(n45_8),
    .I2(n50_8),
    .I3(count[11]) 
);
defparam n45_s6.INIT=16'h1540;
  LUT4 n48_s5 (
    .F(n48_11),
    .I0(n10_4),
    .I1(count_0[7]),
    .I2(n50_8),
    .I3(count_0[8]) 
);
defparam n48_s5.INIT=16'h1540;
  LUT4 n51_s5 (
    .F(n51_11),
    .I0(n10_4),
    .I1(count_0[4]),
    .I2(n52_7),
    .I3(count_0[5]) 
);
defparam n51_s5.INIT=16'h1540;
  LUT4 n54_s5 (
    .F(n54_11),
    .I0(n10_4),
    .I1(count_0[1]),
    .I2(count_0[0]),
    .I3(count_0[2]) 
);
defparam n54_s5.INIT=16'h1540;
  DFFC count_19_s0 (
    .Q(count[19]),
    .D(n37_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_18_s0 (
    .Q(count[18]),
    .D(n38_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_17_s0 (
    .Q(count[17]),
    .D(n39_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_16_s0 (
    .Q(count[16]),
    .D(n40_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_15_s0 (
    .Q(count[15]),
    .D(n41_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n42_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n43_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n44_10),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n45_12),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_10_s0 (
    .Q(count_0[10]),
    .D(n46_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_9_s0 (
    .Q(count_0[9]),
    .D(n47_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_8_s0 (
    .Q(count_0[8]),
    .D(n48_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_7_s0 (
    .Q(count_0[7]),
    .D(n49_8),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_6_s0 (
    .Q(count_0[6]),
    .D(n50_10),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_5_s0 (
    .Q(count_0[5]),
    .D(n51_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_4_s0 (
    .Q(count_0[4]),
    .D(n52_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_3_s0 (
    .Q(count_0[3]),
    .D(n53_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_2_s0 (
    .Q(count_0[2]),
    .D(n54_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_1_s0 (
    .Q(count_0[1]),
    .D(n55_8),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_0_s0 (
    .Q(count_0[0]),
    .D(n56_8),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clkDiv_0 */
module toggle (
  pulse1Hz,
  clk_d,
  n65_5,
  clk1Hz
)
;
input pulse1Hz;
input clk_d;
input n65_5;
output clk1Hz;
wire n10_4;
wire prevIn;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_4),
    .I0(clk1Hz),
    .I1(pulse1Hz),
    .I2(prevIn) 
);
defparam n10_s0.INIT=8'h9A;
  DFFC prevIn_s0 (
    .Q(prevIn),
    .D(pulse1Hz),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC out_s0 (
    .Q(clk1Hz),
    .D(n10_4),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* toggle */
module toggle_0 (
  clk_d,
  n65_5,
  n50_7,
  n45_8,
  count,
  clk10Hz,
  n10_4
)
;
input clk_d;
input n65_5;
input n50_7;
input n45_8;
input [19:11] count;
output clk10Hz;
output n10_4;
wire n10_6;
wire n10_7;
wire n10_8;
wire n10_11;
wire prevIn;
wire VCC;
wire GND;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(n10_6),
    .I1(count[16]),
    .I2(n10_7),
    .I3(count[19]) 
);
defparam n10_s1.INIT=16'h4F00;
  LUT4 n10_s3 (
    .F(n10_6),
    .I0(count[13]),
    .I1(n10_8),
    .I2(count[14]),
    .I3(count[15]) 
);
defparam n10_s3.INIT=16'h000D;
  LUT2 n10_s4 (
    .F(n10_7),
    .I0(count[17]),
    .I1(count[18]) 
);
defparam n10_s4.INIT=4'h1;
  LUT4 n10_s5 (
    .F(n10_8),
    .I0(n50_7),
    .I1(n45_8),
    .I2(count[11]),
    .I3(count[12]) 
);
defparam n10_s5.INIT=16'h000B;
  LUT3 n10_s6 (
    .F(n10_11),
    .I0(n10_4),
    .I1(prevIn),
    .I2(clk10Hz) 
);
defparam n10_s6.INIT=8'hB4;
  DFFC prevIn_s0 (
    .Q(prevIn),
    .D(n10_4),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC out_s0 (
    .Q(clk10Hz),
    .D(n10_11),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* toggle_0 */
module clkDiv_1 (
  clk_d,
  n65_5,
  clk400Hz_5
)
;
input clk_d;
input n65_5;
output clk400Hz_5;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n53_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n48_7;
wire n45_7;
wire n43_7;
wire clk400Hz_7;
wire clk400Hz_8;
wire clk400Hz_10;
wire n46_9;
wire n48_9;
wire [14:0] count;
wire VCC;
wire GND;
  LUT2 n56_s2 (
    .F(n56_6),
    .I0(count[0]),
    .I1(clk400Hz_5) 
);
defparam n56_s2.INIT=4'h1;
  LUT3 n55_s2 (
    .F(n55_6),
    .I0(clk400Hz_5),
    .I1(count[1]),
    .I2(count[0]) 
);
defparam n55_s2.INIT=8'h14;
  LUT4 n54_s2 (
    .F(n54_6),
    .I0(count[1]),
    .I1(count[0]),
    .I2(clk400Hz_5),
    .I3(count[2]) 
);
defparam n54_s2.INIT=16'h0708;
  LUT3 n53_s2 (
    .F(n53_6),
    .I0(clk400Hz_5),
    .I1(n53_7),
    .I2(count[3]) 
);
defparam n53_s2.INIT=8'h14;
  LUT3 n52_s2 (
    .F(n52_6),
    .I0(clk400Hz_5),
    .I1(count[4]),
    .I2(n52_7) 
);
defparam n52_s2.INIT=8'h14;
  LUT4 n51_s2 (
    .F(n51_6),
    .I0(count[4]),
    .I1(n52_7),
    .I2(clk400Hz_5),
    .I3(count[5]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT3 n50_s2 (
    .F(n50_6),
    .I0(clk400Hz_5),
    .I1(n50_7),
    .I2(count[6]) 
);
defparam n50_s2.INIT=8'h14;
  LUT3 n49_s2 (
    .F(n49_6),
    .I0(clk400Hz_5),
    .I1(count[7]),
    .I2(n49_7) 
);
defparam n49_s2.INIT=8'h14;
  LUT4 n47_s2 (
    .F(n47_6),
    .I0(count[8]),
    .I1(n48_7),
    .I2(clk400Hz_5),
    .I3(count[9]) 
);
defparam n47_s2.INIT=16'h0708;
  LUT3 n46_s2 (
    .F(n46_6),
    .I0(clk400Hz_5),
    .I1(n46_9),
    .I2(count[10]) 
);
defparam n46_s2.INIT=8'h14;
  LUT3 n45_s2 (
    .F(n45_6),
    .I0(clk400Hz_5),
    .I1(count[11]),
    .I2(n45_7) 
);
defparam n45_s2.INIT=8'h14;
  LUT4 n44_s2 (
    .F(n44_6),
    .I0(count[11]),
    .I1(n45_7),
    .I2(clk400Hz_5),
    .I3(count[12]) 
);
defparam n44_s2.INIT=16'h0708;
  LUT3 n43_s2 (
    .F(n43_6),
    .I0(clk400Hz_5),
    .I1(count[13]),
    .I2(n43_7) 
);
defparam n43_s2.INIT=8'h14;
  LUT4 n42_s2 (
    .F(n42_6),
    .I0(count[13]),
    .I1(n43_7),
    .I2(count[14]),
    .I3(clk400Hz_5) 
);
defparam n42_s2.INIT=16'h00F8;
  LUT4 clk400Hz_s0 (
    .F(clk400Hz_5),
    .I0(clk400Hz_7),
    .I1(count[10]),
    .I2(count[11]),
    .I3(clk400Hz_8) 
);
defparam clk400Hz_s0.INIT=16'hF400;
  LUT3 n53_s3 (
    .F(n53_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]) 
);
defparam n53_s3.INIT=8'h80;
  LUT4 n52_s3 (
    .F(n52_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(count[3]) 
);
defparam n52_s3.INIT=16'h8000;
  LUT3 n50_s3 (
    .F(n50_7),
    .I0(count[4]),
    .I1(count[5]),
    .I2(n52_7) 
);
defparam n50_s3.INIT=8'h80;
  LUT4 n49_s3 (
    .F(n49_7),
    .I0(count[4]),
    .I1(count[5]),
    .I2(count[6]),
    .I3(n52_7) 
);
defparam n49_s3.INIT=16'h8000;
  LUT2 n48_s3 (
    .F(n48_7),
    .I0(count[7]),
    .I1(n49_7) 
);
defparam n48_s3.INIT=4'h8;
  LUT4 n45_s3 (
    .F(n45_7),
    .I0(count[8]),
    .I1(count[9]),
    .I2(count[10]),
    .I3(n48_7) 
);
defparam n45_s3.INIT=16'h8000;
  LUT3 n43_s3 (
    .F(n43_7),
    .I0(count[11]),
    .I1(count[12]),
    .I2(n45_7) 
);
defparam n43_s3.INIT=8'h80;
  LUT4 clk400Hz_s2 (
    .F(clk400Hz_7),
    .I0(count[6]),
    .I1(clk400Hz_10),
    .I2(count[8]),
    .I3(count[9]) 
);
defparam clk400Hz_s2.INIT=16'h004F;
  LUT3 clk400Hz_s3 (
    .F(clk400Hz_8),
    .I0(count[12]),
    .I1(count[13]),
    .I2(count[14]) 
);
defparam clk400Hz_s3.INIT=8'h80;
  LUT4 clk400Hz_s5 (
    .F(clk400Hz_10),
    .I0(count[4]),
    .I1(n52_7),
    .I2(count[5]),
    .I3(count[7]) 
);
defparam clk400Hz_s5.INIT=16'h001F;
  LUT4 n46_s4 (
    .F(n46_9),
    .I0(count[8]),
    .I1(count[9]),
    .I2(count[7]),
    .I3(n49_7) 
);
defparam n46_s4.INIT=16'h8000;
  LUT4 n48_s4 (
    .F(n48_9),
    .I0(clk400Hz_5),
    .I1(count[8]),
    .I2(count[7]),
    .I3(n49_7) 
);
defparam n48_s4.INIT=16'h1444;
  DFFC count_14_s0 (
    .Q(count[14]),
    .D(n42_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_13_s0 (
    .Q(count[13]),
    .D(n43_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_12_s0 (
    .Q(count[12]),
    .D(n44_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_11_s0 (
    .Q(count[11]),
    .D(n45_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n46_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n47_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n48_9),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n49_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n50_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n51_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n52_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n53_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n54_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n55_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n56_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clkDiv_1 */
module debounce (
  n65_5,
  clkBtn_d,
  clk_d,
  clkBtnDebounced
)
;
input n65_5;
input clkBtn_d;
input clk_d;
output clkBtnDebounced;
wire clk400Hz_5;
wire [3:0] keyN;
wire VCC;
wire GND;
  LUT4 clkBtnDebounced_s (
    .F(clkBtnDebounced),
    .I0(keyN[0]),
    .I1(keyN[1]),
    .I2(keyN[2]),
    .I3(keyN[3]) 
);
defparam clkBtnDebounced_s.INIT=16'hFFFE;
  DFFC keyN_2_s0 (
    .Q(keyN[2]),
    .D(keyN[1]),
    .CLK(clk400Hz_5),
    .CLEAR(n65_5) 
);
  DFFC keyN_1_s0 (
    .Q(keyN[1]),
    .D(keyN[0]),
    .CLK(clk400Hz_5),
    .CLEAR(n65_5) 
);
  DFFC keyN_0_s0 (
    .Q(keyN[0]),
    .D(clkBtn_d),
    .CLK(clk400Hz_5),
    .CLEAR(n65_5) 
);
  DFFC keyN_3_s0 (
    .Q(keyN[3]),
    .D(keyN[2]),
    .CLK(clk400Hz_5),
    .CLEAR(n65_5) 
);
  clkDiv_1 clkDivInst (
    .clk_d(clk_d),
    .n65_5(n65_5),
    .clk400Hz_5(clk400Hz_5)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debounce */
module cpuMicrocycle (
  n16_6,
  cpuClk,
  n65_5,
  n17_8,
  n15_6,
  needImm_Z,
  n53_5,
  irOprLatch_Z_3,
  irOpaLatch_Z_3,
  immA1Latch_Z,
  irOpaLatch_Z,
  immA2Latch_Z,
  irOprLatch_Z,
  immFetchActive_Z,
  cycle_Z
)
;
input n16_6;
input cpuClk;
input n65_5;
input n17_8;
input n15_6;
input needImm_Z;
output n53_5;
output irOprLatch_Z_3;
output irOpaLatch_Z_3;
output immA1Latch_Z;
output irOpaLatch_Z;
output immA2Latch_Z;
output irOprLatch_Z;
output immFetchActive_Z;
output [2:0] cycle_Z;
wire n53_11;
wire VCC;
wire GND;
  LUT3 n53_s2 (
    .F(n53_5),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[1]),
    .I2(cycle_Z[2]) 
);
defparam n53_s2.INIT=8'h80;
  LUT3 irOprLatch_Z_s0 (
    .F(irOprLatch_Z_3),
    .I0(cycle_Z[2]),
    .I1(cycle_Z[1]),
    .I2(cycle_Z[0]) 
);
defparam irOprLatch_Z_s0.INIT=8'h40;
  LUT3 irOpaLatch_Z_s0 (
    .F(irOpaLatch_Z_3),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[1]),
    .I2(cycle_Z[2]) 
);
defparam irOpaLatch_Z_s0.INIT=8'h10;
  LUT4 immA1Latch_Z_s0 (
    .F(immA1Latch_Z),
    .I0(immFetchActive_Z),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam immA1Latch_Z_s0.INIT=16'h0200;
  LUT4 irOpaLatch_Z_s1 (
    .F(irOpaLatch_Z),
    .I0(immFetchActive_Z),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam irOpaLatch_Z_s1.INIT=16'h0100;
  LUT4 immA2Latch_Z_s0 (
    .F(immA2Latch_Z),
    .I0(immFetchActive_Z),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[0]) 
);
defparam immA2Latch_Z_s0.INIT=16'h2000;
  LUT4 irOprLatch_Z_s1 (
    .F(irOprLatch_Z),
    .I0(immFetchActive_Z),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[0]) 
);
defparam irOprLatch_Z_s1.INIT=16'h1000;
  LUT3 n53_s4 (
    .F(n53_11),
    .I0(immFetchActive_Z),
    .I1(needImm_Z),
    .I2(n53_5) 
);
defparam n53_s4.INIT=8'h4A;
  DFFC cycle_1_s0 (
    .Q(cycle_Z[1]),
    .D(n16_6),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC cycle_0_s0 (
    .Q(cycle_Z[0]),
    .D(n17_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC cycle_2_s0 (
    .Q(cycle_Z[2]),
    .D(n15_6),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC immFetchActive_s4 (
    .Q(immFetchActive_Z),
    .D(n53_11),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
defparam immFetchActive_s4.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cpuMicrocycle */
module pc (
  cpuClk,
  n65_5,
  stackPcLoad_Z,
  pcLoadFromDec,
  \stackMem[2] ,
  sp_Z,
  pcLoadDataFromDec,
  cycle_Z,
  pcAddr
)
;
input cpuClk;
input n65_5;
input stackPcLoad_Z;
input pcLoadFromDec;
input [11:0] \stackMem[2] ;
input [2:0] sp_Z;
input [11:0] pcLoadDataFromDec;
input [2:0] cycle_Z;
output [11:0] pcAddr;
wire n22_3;
wire n23_3;
wire n24_3;
wire n25_3;
wire n26_3;
wire n27_3;
wire n28_3;
wire n29_3;
wire n30_3;
wire n31_3;
wire n32_3;
wire n33_4;
wire pcReg_10_6;
wire n22_4;
wire n22_5;
wire n23_4;
wire n24_4;
wire n25_4;
wire n26_4;
wire n27_4;
wire n28_4;
wire n29_4;
wire n30_4;
wire n31_4;
wire n32_4;
wire n33_5;
wire pcReg_10_7;
wire n22_6;
wire n25_5;
wire n26_5;
wire n27_5;
wire n28_5;
wire n29_5;
wire n31_5;
wire n30_7;
wire n24_7;
wire n23_7;
wire VCC;
wire GND;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(\stackMem[2] [11]),
    .I2(stackPcLoad_Z),
    .I3(n22_5) 
);
defparam n22_s0.INIT=16'h888F;
  LUT4 n23_s0 (
    .F(n23_3),
    .I0(n22_4),
    .I1(\stackMem[2] [10]),
    .I2(stackPcLoad_Z),
    .I3(n23_4) 
);
defparam n23_s0.INIT=16'h888F;
  LUT4 n24_s0 (
    .F(n24_3),
    .I0(n22_4),
    .I1(\stackMem[2] [9]),
    .I2(stackPcLoad_Z),
    .I3(n24_4) 
);
defparam n24_s0.INIT=16'h888F;
  LUT4 n25_s0 (
    .F(n25_3),
    .I0(\stackMem[2] [8]),
    .I1(n22_4),
    .I2(n25_4),
    .I3(stackPcLoad_Z) 
);
defparam n25_s0.INIT=16'h88F8;
  LUT4 n26_s0 (
    .F(n26_3),
    .I0(\stackMem[2] [7]),
    .I1(n22_4),
    .I2(n26_4),
    .I3(stackPcLoad_Z) 
);
defparam n26_s0.INIT=16'h88F8;
  LUT4 n27_s0 (
    .F(n27_3),
    .I0(n22_4),
    .I1(\stackMem[2] [6]),
    .I2(stackPcLoad_Z),
    .I3(n27_4) 
);
defparam n27_s0.INIT=16'h888F;
  LUT4 n28_s0 (
    .F(n28_3),
    .I0(n22_4),
    .I1(\stackMem[2] [5]),
    .I2(stackPcLoad_Z),
    .I3(n28_4) 
);
defparam n28_s0.INIT=16'h888F;
  LUT4 n29_s0 (
    .F(n29_3),
    .I0(\stackMem[2] [4]),
    .I1(n22_4),
    .I2(stackPcLoad_Z),
    .I3(n29_4) 
);
defparam n29_s0.INIT=16'h888F;
  LUT4 n30_s0 (
    .F(n30_3),
    .I0(n22_4),
    .I1(\stackMem[2] [3]),
    .I2(stackPcLoad_Z),
    .I3(n30_4) 
);
defparam n30_s0.INIT=16'h888F;
  LUT4 n31_s0 (
    .F(n31_3),
    .I0(\stackMem[2] [2]),
    .I1(n22_4),
    .I2(stackPcLoad_Z),
    .I3(n31_4) 
);
defparam n31_s0.INIT=16'h888F;
  LUT4 n32_s0 (
    .F(n32_3),
    .I0(\stackMem[2] [1]),
    .I1(n22_4),
    .I2(stackPcLoad_Z),
    .I3(n32_4) 
);
defparam n32_s0.INIT=16'h888F;
  LUT4 n33_s1 (
    .F(n33_4),
    .I0(\stackMem[2] [0]),
    .I1(n22_4),
    .I2(stackPcLoad_Z),
    .I3(n33_5) 
);
defparam n33_s1.INIT=16'h888F;
  LUT3 pcReg_10_s3 (
    .F(pcReg_10_6),
    .I0(pcReg_10_7),
    .I1(pcLoadFromDec),
    .I2(stackPcLoad_Z) 
);
defparam pcReg_10_s3.INIT=8'hFE;
  LUT4 n22_s1 (
    .F(n22_4),
    .I0(sp_Z[0]),
    .I1(sp_Z[2]),
    .I2(sp_Z[1]),
    .I3(stackPcLoad_Z) 
);
defparam n22_s1.INIT=16'h1000;
  LUT4 n22_s2 (
    .F(n22_5),
    .I0(pcLoadDataFromDec[11]),
    .I1(n22_6),
    .I2(pcAddr[11]),
    .I3(pcLoadFromDec) 
);
defparam n22_s2.INIT=16'h55C3;
  LUT4 n23_s1 (
    .F(n23_4),
    .I0(pcLoadDataFromDec[10]),
    .I1(n23_7),
    .I2(pcAddr[10]),
    .I3(pcLoadFromDec) 
);
defparam n23_s1.INIT=16'h55C3;
  LUT4 n24_s1 (
    .F(n24_4),
    .I0(pcLoadDataFromDec[9]),
    .I1(n24_7),
    .I2(pcAddr[9]),
    .I3(pcLoadFromDec) 
);
defparam n24_s1.INIT=16'h55C3;
  LUT4 n25_s1 (
    .F(n25_4),
    .I0(pcLoadDataFromDec[8]),
    .I1(pcAddr[8]),
    .I2(n25_5),
    .I3(pcLoadFromDec) 
);
defparam n25_s1.INIT=16'hAA3C;
  LUT4 n26_s1 (
    .F(n26_4),
    .I0(pcLoadDataFromDec[7]),
    .I1(pcAddr[7]),
    .I2(n26_5),
    .I3(pcLoadFromDec) 
);
defparam n26_s1.INIT=16'hAA3C;
  LUT4 n27_s1 (
    .F(n27_4),
    .I0(pcLoadDataFromDec[6]),
    .I1(n27_5),
    .I2(pcAddr[6]),
    .I3(pcLoadFromDec) 
);
defparam n27_s1.INIT=16'h55C3;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(pcLoadDataFromDec[5]),
    .I1(n28_5),
    .I2(pcAddr[5]),
    .I3(pcLoadFromDec) 
);
defparam n28_s1.INIT=16'h55C3;
  LUT4 n29_s1 (
    .F(n29_4),
    .I0(pcLoadDataFromDec[4]),
    .I1(pcAddr[4]),
    .I2(n29_5),
    .I3(pcLoadFromDec) 
);
defparam n29_s1.INIT=16'h55C3;
  LUT4 n30_s1 (
    .F(n30_4),
    .I0(pcLoadDataFromDec[3]),
    .I1(n30_7),
    .I2(pcAddr[3]),
    .I3(pcLoadFromDec) 
);
defparam n30_s1.INIT=16'h55C3;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(pcLoadDataFromDec[2]),
    .I1(pcAddr[2]),
    .I2(n31_5),
    .I3(pcLoadFromDec) 
);
defparam n31_s1.INIT=16'h55C3;
  LUT4 n32_s1 (
    .F(n32_4),
    .I0(pcLoadDataFromDec[1]),
    .I1(pcAddr[0]),
    .I2(pcAddr[1]),
    .I3(pcLoadFromDec) 
);
defparam n32_s1.INIT=16'h55C3;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(pcAddr[0]),
    .I1(pcLoadDataFromDec[0]),
    .I2(pcLoadFromDec) 
);
defparam n33_s2.INIT=8'h3A;
  LUT3 pcReg_10_s4 (
    .F(pcReg_10_7),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[1]) 
);
defparam pcReg_10_s4.INIT=8'h10;
  LUT4 n22_s3 (
    .F(n22_6),
    .I0(pcAddr[8]),
    .I1(pcAddr[9]),
    .I2(pcAddr[10]),
    .I3(n25_5) 
);
defparam n22_s3.INIT=16'h8000;
  LUT2 n25_s2 (
    .F(n25_5),
    .I0(pcAddr[7]),
    .I1(n26_5) 
);
defparam n25_s2.INIT=4'h8;
  LUT4 n26_s2 (
    .F(n26_5),
    .I0(pcAddr[4]),
    .I1(pcAddr[5]),
    .I2(pcAddr[6]),
    .I3(n29_5) 
);
defparam n26_s2.INIT=16'h8000;
  LUT3 n27_s2 (
    .F(n27_5),
    .I0(pcAddr[4]),
    .I1(pcAddr[5]),
    .I2(n29_5) 
);
defparam n27_s2.INIT=8'h80;
  LUT2 n28_s2 (
    .F(n28_5),
    .I0(pcAddr[4]),
    .I1(n29_5) 
);
defparam n28_s2.INIT=4'h8;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(pcAddr[0]),
    .I1(pcAddr[3]),
    .I2(pcAddr[1]),
    .I3(pcAddr[2]) 
);
defparam n29_s2.INIT=16'h8000;
  LUT2 n31_s2 (
    .F(n31_5),
    .I0(pcAddr[0]),
    .I1(pcAddr[1]) 
);
defparam n31_s2.INIT=4'h8;
  LUT3 n30_s3 (
    .F(n30_7),
    .I0(pcAddr[2]),
    .I1(pcAddr[0]),
    .I2(pcAddr[1]) 
);
defparam n30_s3.INIT=8'h80;
  LUT3 n24_s3 (
    .F(n24_7),
    .I0(pcAddr[8]),
    .I1(pcAddr[7]),
    .I2(n26_5) 
);
defparam n24_s3.INIT=8'h80;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(pcAddr[8]),
    .I1(pcAddr[9]),
    .I2(pcAddr[7]),
    .I3(n26_5) 
);
defparam n23_s3.INIT=16'h8000;
  DFFCE pcReg_10_s1 (
    .Q(pcAddr[10]),
    .D(n23_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_10_s1.INIT=1'b0;
  DFFCE pcReg_9_s1 (
    .Q(pcAddr[9]),
    .D(n24_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_9_s1.INIT=1'b0;
  DFFCE pcReg_8_s1 (
    .Q(pcAddr[8]),
    .D(n25_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_8_s1.INIT=1'b0;
  DFFCE pcReg_7_s1 (
    .Q(pcAddr[7]),
    .D(n26_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_7_s1.INIT=1'b0;
  DFFCE pcReg_6_s1 (
    .Q(pcAddr[6]),
    .D(n27_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_6_s1.INIT=1'b0;
  DFFCE pcReg_5_s1 (
    .Q(pcAddr[5]),
    .D(n28_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_5_s1.INIT=1'b0;
  DFFCE pcReg_4_s1 (
    .Q(pcAddr[4]),
    .D(n29_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_4_s1.INIT=1'b0;
  DFFCE pcReg_3_s1 (
    .Q(pcAddr[3]),
    .D(n30_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_3_s1.INIT=1'b0;
  DFFCE pcReg_2_s1 (
    .Q(pcAddr[2]),
    .D(n31_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_2_s1.INIT=1'b0;
  DFFCE pcReg_1_s1 (
    .Q(pcAddr[1]),
    .D(n32_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_1_s1.INIT=1'b0;
  DFFCE pcReg_0_s1 (
    .Q(pcAddr[0]),
    .D(n33_4),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_0_s1.INIT=1'b0;
  DFFCE pcReg_11_s1 (
    .Q(pcAddr[11]),
    .D(n22_3),
    .CLK(cpuClk),
    .CE(pcReg_10_6),
    .CLEAR(n65_5) 
);
defparam pcReg_11_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* pc */
module rom (
  cpuClk,
  irOprLatch_Z_3,
  irOpaLatch_Z_3,
  pcAddr,
  cycle_Z,
  nibble_1_8,
  nibble_3_8,
  romData_0,
  romData_2
)
;
input cpuClk;
input irOprLatch_Z_3;
input irOpaLatch_Z_3;
input [11:0] pcAddr;
input [2:0] cycle_Z;
output nibble_1_8;
output nibble_3_8;
output romData_0;
output romData_2;
wire n12_162;
wire byteReg_6_8;
wire byteReg_4_8;
wire byteReg_2_8;
wire byteReg_1_8;
wire byteReg_0_8;
wire byteReg_7_8;
wire n12_163;
wire n12_164;
wire [7:0] byteReg;
wire VCC;
wire GND;
  LUT4 romData_2_s (
    .F(romData_2),
    .I0(irOprLatch_Z_3),
    .I1(byteReg[6]),
    .I2(byteReg[2]),
    .I3(irOpaLatch_Z_3) 
);
defparam romData_2_s.INIT=16'hF888;
  LUT4 romData_0_s (
    .F(romData_0),
    .I0(irOprLatch_Z_3),
    .I1(byteReg[4]),
    .I2(byteReg[0]),
    .I3(irOpaLatch_Z_3) 
);
defparam romData_0_s.INIT=16'hF888;
  LUT3 n12_s111 (
    .F(n12_162),
    .I0(pcAddr[4]),
    .I1(pcAddr[7]),
    .I2(n12_163) 
);
defparam n12_s111.INIT=8'h10;
  LUT3 byteReg_6_s3 (
    .F(byteReg_6_8),
    .I0(pcAddr[2]),
    .I1(pcAddr[0]),
    .I2(pcAddr[1]) 
);
defparam byteReg_6_s3.INIT=8'hEB;
  LUT3 byteReg_4_s3 (
    .F(byteReg_4_8),
    .I0(pcAddr[2]),
    .I1(pcAddr[0]),
    .I2(pcAddr[1]) 
);
defparam byteReg_4_s3.INIT=8'hE3;
  LUT2 byteReg_2_s3 (
    .F(byteReg_2_8),
    .I0(pcAddr[1]),
    .I1(pcAddr[2]) 
);
defparam byteReg_2_s3.INIT=4'hB;
  LUT3 byteReg_1_s3 (
    .F(byteReg_1_8),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam byteReg_1_s3.INIT=8'hE7;
  LUT3 byteReg_0_s3 (
    .F(byteReg_0_8),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam byteReg_0_s3.INIT=8'hF1;
  LUT3 byteReg_7_s3 (
    .F(byteReg_7_8),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam byteReg_7_s3.INIT=8'hE1;
  LUT4 n12_s112 (
    .F(n12_163),
    .I0(pcAddr[3]),
    .I1(pcAddr[5]),
    .I2(pcAddr[6]),
    .I3(n12_164) 
);
defparam n12_s112.INIT=16'h0100;
  LUT4 n12_s113 (
    .F(n12_164),
    .I0(pcAddr[8]),
    .I1(pcAddr[9]),
    .I2(pcAddr[10]),
    .I3(pcAddr[11]) 
);
defparam n12_s113.INIT=16'h0001;
  LUT4 nibble_1_s5 (
    .F(nibble_1_8),
    .I0(byteReg[1]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam nibble_1_s5.INIT=16'h0200;
  LUT4 nibble_3_s5 (
    .F(nibble_3_8),
    .I0(byteReg[7]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[0]) 
);
defparam nibble_3_s5.INIT=16'h2000;
  DFFR byteReg_6_s1 (
    .Q(byteReg[6]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_6_8) 
);
  DFFR byteReg_4_s1 (
    .Q(byteReg[4]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_4_8) 
);
  DFFR byteReg_2_s1 (
    .Q(byteReg[2]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_2_8) 
);
  DFFR byteReg_1_s1 (
    .Q(byteReg[1]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_1_8) 
);
  DFFR byteReg_0_s1 (
    .Q(byteReg[0]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_0_8) 
);
  DFFR byteReg_7_s1 (
    .Q(byteReg[7]),
    .D(n12_162),
    .CLK(cpuClk),
    .RESET(byteReg_7_8) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* rom */
module ram (
  ramWe_Z,
  cpuClk,
  accDebug,
  pairDout_Z,
  bankSel,
  ramDataOut
)
;
input ramWe_Z;
input cpuClk;
input [3:0] accDebug;
input [7:0] pairDout_Z;
input [3:0] bankSel;
output [3:0] ramDataOut;
wire [31:4] DO;
wire VCC;
wire GND;
  SP ramMem_ramMem_0_0_s (
    .DO({DO[31:4],ramDataOut[3:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,accDebug[3:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({bankSel[3:0],pairDout_Z[7:0],GND,GND}),
    .WRE(ramWe_Z),
    .CLK(cpuClk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ramMem_ramMem_0_0_s.BIT_WIDTH=4;
defparam ramMem_ramMem_0_0_s.BLK_SEL=3'b000;
defparam ramMem_ramMem_0_0_s.READ_MODE=1'b0;
defparam ramMem_ramMem_0_0_s.RESET_MODE="SYNC";
defparam ramMem_ramMem_0_0_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ram */
module registerFile (
  cpuClk,
  n65_5,
  regSrcSel_Z,
  pairWe_Z,
  regWe_Z,
  irOpa,
  pairAddr_Z,
  tempOut_Z,
  accDebug,
  \regs[3]_3_9 ,
  n337_7,
  n345_6,
  pairDout_Z,
  regDout_Z
)
;
input cpuClk;
input n65_5;
input regSrcSel_Z;
input pairWe_Z;
input regWe_Z;
input [3:0] irOpa;
input [3:1] pairAddr_Z;
input [3:0] tempOut_Z;
input [3:0] accDebug;
output \regs[3]_3_9 ;
output n337_7;
output n345_6;
output [7:0] pairDout_Z;
output [3:0] regDout_Z;
wire regDout_Z_3_17;
wire regDout_Z_3_18;
wire regDout_Z_3_19;
wire regDout_Z_3_20;
wire regDout_Z_3_21;
wire regDout_Z_3_22;
wire regDout_Z_3_23;
wire regDout_Z_3_24;
wire regDout_Z_2_17;
wire regDout_Z_2_18;
wire regDout_Z_2_19;
wire regDout_Z_2_20;
wire regDout_Z_2_21;
wire regDout_Z_2_22;
wire regDout_Z_2_23;
wire regDout_Z_2_24;
wire regDout_Z_1_17;
wire regDout_Z_1_18;
wire regDout_Z_1_19;
wire regDout_Z_1_20;
wire regDout_Z_1_21;
wire regDout_Z_1_22;
wire regDout_Z_1_23;
wire regDout_Z_1_24;
wire regDout_Z_0_17;
wire regDout_Z_0_18;
wire regDout_Z_0_19;
wire regDout_Z_0_20;
wire regDout_Z_0_21;
wire regDout_Z_0_22;
wire regDout_Z_0_23;
wire regDout_Z_0_24;
wire pairDout_Z_7_38;
wire pairDout_Z_7_39;
wire pairDout_Z_7_40;
wire pairDout_Z_7_41;
wire pairDout_Z_6_38;
wire pairDout_Z_6_39;
wire pairDout_Z_6_40;
wire pairDout_Z_6_41;
wire pairDout_Z_5_38;
wire pairDout_Z_5_39;
wire pairDout_Z_5_40;
wire pairDout_Z_5_41;
wire pairDout_Z_4_38;
wire pairDout_Z_4_39;
wire pairDout_Z_4_40;
wire pairDout_Z_4_41;
wire pairDout_Z_3_38;
wire pairDout_Z_3_39;
wire pairDout_Z_3_40;
wire pairDout_Z_3_41;
wire pairDout_Z_2_38;
wire pairDout_Z_2_39;
wire pairDout_Z_2_40;
wire pairDout_Z_2_41;
wire pairDout_Z_1_38;
wire pairDout_Z_1_39;
wire pairDout_Z_1_40;
wire pairDout_Z_1_41;
wire pairDout_Z_0_38;
wire pairDout_Z_0_39;
wire pairDout_Z_0_40;
wire pairDout_Z_0_41;
wire n337_3;
wire n338_3;
wire n339_3;
wire n340_3;
wire n345_3;
wire n346_3;
wire n347_3;
wire n348_3;
wire n353_3;
wire n354_3;
wire n355_3;
wire n356_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n369_3;
wire n370_3;
wire n371_3;
wire n372_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire \regs[1]_3_8 ;
wire \regs[5]_3_8 ;
wire \regs[9]_3_8 ;
wire \regs[13]_3_8 ;
wire n337_4;
wire n337_5;
wire n338_4;
wire n339_4;
wire n340_4;
wire n345_4;
wire n353_4;
wire n361_4;
wire n369_4;
wire n377_4;
wire n385_4;
wire n393_4;
wire \regs[1]_3_9 ;
wire \regs[5]_3_9 ;
wire \regs[9]_3_9 ;
wire \regs[13]_3_9 ;
wire n393_7;
wire n385_7;
wire n345_8;
wire n337_9;
wire n361_7;
wire n353_7;
wire n377_7;
wire n369_7;
wire \regs[15]_3_10 ;
wire \regs[11]_3_10 ;
wire \regs[7]_3_10 ;
wire \regs[3]_3_11 ;
wire n95_8;
wire n103_8;
wire n111_8;
wire n119_8;
wire n127_8;
wire n135_8;
wire n143_8;
wire n151_8;
wire n96_8;
wire n104_8;
wire n112_8;
wire n120_8;
wire n128_8;
wire n136_8;
wire n144_8;
wire n152_8;
wire n97_8;
wire n105_8;
wire n113_8;
wire n121_8;
wire n129_8;
wire n137_8;
wire n145_8;
wire n153_8;
wire n98_8;
wire n106_8;
wire n114_8;
wire n122_8;
wire n130_8;
wire n138_8;
wire n146_8;
wire n154_8;
wire regDout_Z_3_26;
wire regDout_Z_3_28;
wire regDout_Z_3_30;
wire regDout_Z_3_32;
wire regDout_Z_2_26;
wire regDout_Z_2_28;
wire regDout_Z_2_30;
wire regDout_Z_2_32;
wire regDout_Z_1_26;
wire regDout_Z_1_28;
wire regDout_Z_1_30;
wire regDout_Z_1_32;
wire regDout_Z_0_26;
wire regDout_Z_0_28;
wire regDout_Z_0_30;
wire regDout_Z_0_32;
wire pairDout_Z_7_43;
wire pairDout_Z_7_45;
wire pairDout_Z_6_43;
wire pairDout_Z_6_45;
wire pairDout_Z_5_43;
wire pairDout_Z_5_45;
wire pairDout_Z_4_43;
wire pairDout_Z_4_45;
wire pairDout_Z_3_43;
wire pairDout_Z_3_45;
wire pairDout_Z_2_43;
wire pairDout_Z_2_45;
wire pairDout_Z_1_43;
wire pairDout_Z_1_45;
wire pairDout_Z_0_43;
wire pairDout_Z_0_45;
wire regDout_Z_3_34;
wire regDout_Z_3_36;
wire regDout_Z_2_34;
wire regDout_Z_2_36;
wire regDout_Z_1_34;
wire regDout_Z_1_36;
wire regDout_Z_0_34;
wire regDout_Z_0_36;
wire [3:0] \regs[0] ;
wire [3:0] \regs[2] ;
wire [3:0] \regs[4] ;
wire [3:0] \regs[6] ;
wire [3:0] \regs[8] ;
wire [3:0] \regs[10] ;
wire [3:0] \regs[12] ;
wire [3:0] \regs[14] ;
wire [3:0] \regs[1] ;
wire [3:0] \regs[3] ;
wire [3:0] \regs[5] ;
wire [3:0] \regs[7] ;
wire [3:0] \regs[9] ;
wire [3:0] \regs[11] ;
wire [3:0] \regs[13] ;
wire [3:0] \regs[15] ;
wire VCC;
wire GND;
  LUT3 regDout_Z_3_s35 (
    .F(regDout_Z_3_17),
    .I0(\regs[0] [3]),
    .I1(\regs[1] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s35.INIT=8'hCA;
  LUT3 regDout_Z_3_s36 (
    .F(regDout_Z_3_18),
    .I0(\regs[2] [3]),
    .I1(\regs[3] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s36.INIT=8'hCA;
  LUT3 regDout_Z_3_s37 (
    .F(regDout_Z_3_19),
    .I0(\regs[4] [3]),
    .I1(\regs[5] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s37.INIT=8'hCA;
  LUT3 regDout_Z_3_s38 (
    .F(regDout_Z_3_20),
    .I0(\regs[6] [3]),
    .I1(\regs[7] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s38.INIT=8'hCA;
  LUT3 regDout_Z_3_s39 (
    .F(regDout_Z_3_21),
    .I0(\regs[8] [3]),
    .I1(\regs[9] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s39.INIT=8'hCA;
  LUT3 regDout_Z_3_s40 (
    .F(regDout_Z_3_22),
    .I0(\regs[10] [3]),
    .I1(\regs[11] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s40.INIT=8'hCA;
  LUT3 regDout_Z_3_s41 (
    .F(regDout_Z_3_23),
    .I0(\regs[12] [3]),
    .I1(\regs[13] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s41.INIT=8'hCA;
  LUT3 regDout_Z_3_s42 (
    .F(regDout_Z_3_24),
    .I0(\regs[14] [3]),
    .I1(\regs[15] [3]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_3_s42.INIT=8'hCA;
  LUT3 regDout_Z_2_s35 (
    .F(regDout_Z_2_17),
    .I0(\regs[0] [2]),
    .I1(\regs[1] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s35.INIT=8'hCA;
  LUT3 regDout_Z_2_s36 (
    .F(regDout_Z_2_18),
    .I0(\regs[2] [2]),
    .I1(\regs[3] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s36.INIT=8'hCA;
  LUT3 regDout_Z_2_s37 (
    .F(regDout_Z_2_19),
    .I0(\regs[4] [2]),
    .I1(\regs[5] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s37.INIT=8'hCA;
  LUT3 regDout_Z_2_s38 (
    .F(regDout_Z_2_20),
    .I0(\regs[6] [2]),
    .I1(\regs[7] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s38.INIT=8'hCA;
  LUT3 regDout_Z_2_s39 (
    .F(regDout_Z_2_21),
    .I0(\regs[8] [2]),
    .I1(\regs[9] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s39.INIT=8'hCA;
  LUT3 regDout_Z_2_s40 (
    .F(regDout_Z_2_22),
    .I0(\regs[10] [2]),
    .I1(\regs[11] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s40.INIT=8'hCA;
  LUT3 regDout_Z_2_s41 (
    .F(regDout_Z_2_23),
    .I0(\regs[12] [2]),
    .I1(\regs[13] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s41.INIT=8'hCA;
  LUT3 regDout_Z_2_s42 (
    .F(regDout_Z_2_24),
    .I0(\regs[14] [2]),
    .I1(\regs[15] [2]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_2_s42.INIT=8'hCA;
  LUT3 regDout_Z_1_s35 (
    .F(regDout_Z_1_17),
    .I0(\regs[0] [1]),
    .I1(\regs[1] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s35.INIT=8'hCA;
  LUT3 regDout_Z_1_s36 (
    .F(regDout_Z_1_18),
    .I0(\regs[2] [1]),
    .I1(\regs[3] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s36.INIT=8'hCA;
  LUT3 regDout_Z_1_s37 (
    .F(regDout_Z_1_19),
    .I0(\regs[4] [1]),
    .I1(\regs[5] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s37.INIT=8'hCA;
  LUT3 regDout_Z_1_s38 (
    .F(regDout_Z_1_20),
    .I0(\regs[6] [1]),
    .I1(\regs[7] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s38.INIT=8'hCA;
  LUT3 regDout_Z_1_s39 (
    .F(regDout_Z_1_21),
    .I0(\regs[8] [1]),
    .I1(\regs[9] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s39.INIT=8'hCA;
  LUT3 regDout_Z_1_s40 (
    .F(regDout_Z_1_22),
    .I0(\regs[10] [1]),
    .I1(\regs[11] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s40.INIT=8'hCA;
  LUT3 regDout_Z_1_s41 (
    .F(regDout_Z_1_23),
    .I0(\regs[12] [1]),
    .I1(\regs[13] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s41.INIT=8'hCA;
  LUT3 regDout_Z_1_s42 (
    .F(regDout_Z_1_24),
    .I0(\regs[14] [1]),
    .I1(\regs[15] [1]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_1_s42.INIT=8'hCA;
  LUT3 regDout_Z_0_s35 (
    .F(regDout_Z_0_17),
    .I0(\regs[0] [0]),
    .I1(\regs[1] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s35.INIT=8'hCA;
  LUT3 regDout_Z_0_s36 (
    .F(regDout_Z_0_18),
    .I0(\regs[2] [0]),
    .I1(\regs[3] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s36.INIT=8'hCA;
  LUT3 regDout_Z_0_s37 (
    .F(regDout_Z_0_19),
    .I0(\regs[4] [0]),
    .I1(\regs[5] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s37.INIT=8'hCA;
  LUT3 regDout_Z_0_s38 (
    .F(regDout_Z_0_20),
    .I0(\regs[6] [0]),
    .I1(\regs[7] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s38.INIT=8'hCA;
  LUT3 regDout_Z_0_s39 (
    .F(regDout_Z_0_21),
    .I0(\regs[8] [0]),
    .I1(\regs[9] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s39.INIT=8'hCA;
  LUT3 regDout_Z_0_s40 (
    .F(regDout_Z_0_22),
    .I0(\regs[10] [0]),
    .I1(\regs[11] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s40.INIT=8'hCA;
  LUT3 regDout_Z_0_s41 (
    .F(regDout_Z_0_23),
    .I0(\regs[12] [0]),
    .I1(\regs[13] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s41.INIT=8'hCA;
  LUT3 regDout_Z_0_s42 (
    .F(regDout_Z_0_24),
    .I0(\regs[14] [0]),
    .I1(\regs[15] [0]),
    .I2(irOpa[0]) 
);
defparam regDout_Z_0_s42.INIT=8'hCA;
  LUT3 pairDout_Z_7_s42 (
    .F(pairDout_Z_7_38),
    .I0(\regs[0] [3]),
    .I1(\regs[2] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_7_s42.INIT=8'hCA;
  LUT3 pairDout_Z_7_s43 (
    .F(pairDout_Z_7_39),
    .I0(\regs[4] [3]),
    .I1(\regs[6] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_7_s43.INIT=8'hCA;
  LUT3 pairDout_Z_7_s44 (
    .F(pairDout_Z_7_40),
    .I0(\regs[8] [3]),
    .I1(\regs[10] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_7_s44.INIT=8'hCA;
  LUT3 pairDout_Z_7_s45 (
    .F(pairDout_Z_7_41),
    .I0(\regs[12] [3]),
    .I1(\regs[14] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_7_s45.INIT=8'hCA;
  LUT3 pairDout_Z_6_s42 (
    .F(pairDout_Z_6_38),
    .I0(\regs[0] [2]),
    .I1(\regs[2] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_6_s42.INIT=8'hCA;
  LUT3 pairDout_Z_6_s43 (
    .F(pairDout_Z_6_39),
    .I0(\regs[4] [2]),
    .I1(\regs[6] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_6_s43.INIT=8'hCA;
  LUT3 pairDout_Z_6_s44 (
    .F(pairDout_Z_6_40),
    .I0(\regs[8] [2]),
    .I1(\regs[10] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_6_s44.INIT=8'hCA;
  LUT3 pairDout_Z_6_s45 (
    .F(pairDout_Z_6_41),
    .I0(\regs[12] [2]),
    .I1(\regs[14] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_6_s45.INIT=8'hCA;
  LUT3 pairDout_Z_5_s42 (
    .F(pairDout_Z_5_38),
    .I0(\regs[0] [1]),
    .I1(\regs[2] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_5_s42.INIT=8'hCA;
  LUT3 pairDout_Z_5_s43 (
    .F(pairDout_Z_5_39),
    .I0(\regs[4] [1]),
    .I1(\regs[6] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_5_s43.INIT=8'hCA;
  LUT3 pairDout_Z_5_s44 (
    .F(pairDout_Z_5_40),
    .I0(\regs[8] [1]),
    .I1(\regs[10] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_5_s44.INIT=8'hCA;
  LUT3 pairDout_Z_5_s45 (
    .F(pairDout_Z_5_41),
    .I0(\regs[12] [1]),
    .I1(\regs[14] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_5_s45.INIT=8'hCA;
  LUT3 pairDout_Z_4_s42 (
    .F(pairDout_Z_4_38),
    .I0(\regs[0] [0]),
    .I1(\regs[2] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_4_s42.INIT=8'hCA;
  LUT3 pairDout_Z_4_s43 (
    .F(pairDout_Z_4_39),
    .I0(\regs[4] [0]),
    .I1(\regs[6] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_4_s43.INIT=8'hCA;
  LUT3 pairDout_Z_4_s44 (
    .F(pairDout_Z_4_40),
    .I0(\regs[8] [0]),
    .I1(\regs[10] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_4_s44.INIT=8'hCA;
  LUT3 pairDout_Z_4_s45 (
    .F(pairDout_Z_4_41),
    .I0(\regs[12] [0]),
    .I1(\regs[14] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_4_s45.INIT=8'hCA;
  LUT3 pairDout_Z_3_s42 (
    .F(pairDout_Z_3_38),
    .I0(\regs[1] [3]),
    .I1(\regs[3] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_3_s42.INIT=8'hCA;
  LUT3 pairDout_Z_3_s43 (
    .F(pairDout_Z_3_39),
    .I0(\regs[5] [3]),
    .I1(\regs[7] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_3_s43.INIT=8'hCA;
  LUT3 pairDout_Z_3_s44 (
    .F(pairDout_Z_3_40),
    .I0(\regs[9] [3]),
    .I1(\regs[11] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_3_s44.INIT=8'hCA;
  LUT3 pairDout_Z_3_s45 (
    .F(pairDout_Z_3_41),
    .I0(\regs[13] [3]),
    .I1(\regs[15] [3]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_3_s45.INIT=8'hCA;
  LUT3 pairDout_Z_2_s42 (
    .F(pairDout_Z_2_38),
    .I0(\regs[1] [2]),
    .I1(\regs[3] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_2_s42.INIT=8'hCA;
  LUT3 pairDout_Z_2_s43 (
    .F(pairDout_Z_2_39),
    .I0(\regs[5] [2]),
    .I1(\regs[7] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_2_s43.INIT=8'hCA;
  LUT3 pairDout_Z_2_s44 (
    .F(pairDout_Z_2_40),
    .I0(\regs[9] [2]),
    .I1(\regs[11] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_2_s44.INIT=8'hCA;
  LUT3 pairDout_Z_2_s45 (
    .F(pairDout_Z_2_41),
    .I0(\regs[13] [2]),
    .I1(\regs[15] [2]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_2_s45.INIT=8'hCA;
  LUT3 pairDout_Z_1_s42 (
    .F(pairDout_Z_1_38),
    .I0(\regs[1] [1]),
    .I1(\regs[3] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_1_s42.INIT=8'hCA;
  LUT3 pairDout_Z_1_s43 (
    .F(pairDout_Z_1_39),
    .I0(\regs[5] [1]),
    .I1(\regs[7] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_1_s43.INIT=8'hCA;
  LUT3 pairDout_Z_1_s44 (
    .F(pairDout_Z_1_40),
    .I0(\regs[9] [1]),
    .I1(\regs[11] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_1_s44.INIT=8'hCA;
  LUT3 pairDout_Z_1_s45 (
    .F(pairDout_Z_1_41),
    .I0(\regs[13] [1]),
    .I1(\regs[15] [1]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_1_s45.INIT=8'hCA;
  LUT3 pairDout_Z_0_s42 (
    .F(pairDout_Z_0_38),
    .I0(\regs[1] [0]),
    .I1(\regs[3] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_0_s42.INIT=8'hCA;
  LUT3 pairDout_Z_0_s43 (
    .F(pairDout_Z_0_39),
    .I0(\regs[5] [0]),
    .I1(\regs[7] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_0_s43.INIT=8'hCA;
  LUT3 pairDout_Z_0_s44 (
    .F(pairDout_Z_0_40),
    .I0(\regs[9] [0]),
    .I1(\regs[11] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_0_s44.INIT=8'hCA;
  LUT3 pairDout_Z_0_s45 (
    .F(pairDout_Z_0_41),
    .I0(\regs[13] [0]),
    .I1(\regs[15] [0]),
    .I2(pairAddr_Z[1]) 
);
defparam pairDout_Z_0_s45.INIT=8'hCA;
  LUT4 n337_s0 (
    .F(n337_3),
    .I0(n337_4),
    .I1(\regs[0] [3]),
    .I2(n337_5),
    .I3(n337_9) 
);
defparam n337_s0.INIT=16'h050C;
  LUT4 n338_s0 (
    .F(n338_3),
    .I0(n338_4),
    .I1(\regs[0] [2]),
    .I2(n337_5),
    .I3(n337_9) 
);
defparam n338_s0.INIT=16'h050C;
  LUT4 n339_s0 (
    .F(n339_3),
    .I0(n339_4),
    .I1(\regs[0] [1]),
    .I2(n337_5),
    .I3(n337_9) 
);
defparam n339_s0.INIT=16'h050C;
  LUT4 n340_s0 (
    .F(n340_3),
    .I0(n340_4),
    .I1(\regs[0] [0]),
    .I2(n337_5),
    .I3(n337_9) 
);
defparam n340_s0.INIT=16'h050C;
  LUT4 n345_s0 (
    .F(n345_3),
    .I0(n337_4),
    .I1(\regs[2] [3]),
    .I2(n345_4),
    .I3(n345_8) 
);
defparam n345_s0.INIT=16'h050C;
  LUT4 n346_s0 (
    .F(n346_3),
    .I0(n338_4),
    .I1(\regs[2] [2]),
    .I2(n345_4),
    .I3(n345_8) 
);
defparam n346_s0.INIT=16'h050C;
  LUT4 n347_s0 (
    .F(n347_3),
    .I0(n339_4),
    .I1(\regs[2] [1]),
    .I2(n345_4),
    .I3(n345_8) 
);
defparam n347_s0.INIT=16'h050C;
  LUT4 n348_s0 (
    .F(n348_3),
    .I0(n340_4),
    .I1(\regs[2] [0]),
    .I2(n345_4),
    .I3(n345_8) 
);
defparam n348_s0.INIT=16'h050C;
  LUT4 n353_s0 (
    .F(n353_3),
    .I0(n337_4),
    .I1(\regs[4] [3]),
    .I2(n353_4),
    .I3(n353_7) 
);
defparam n353_s0.INIT=16'h050C;
  LUT4 n354_s0 (
    .F(n354_3),
    .I0(n338_4),
    .I1(\regs[4] [2]),
    .I2(n353_4),
    .I3(n353_7) 
);
defparam n354_s0.INIT=16'h050C;
  LUT4 n355_s0 (
    .F(n355_3),
    .I0(n339_4),
    .I1(\regs[4] [1]),
    .I2(n353_4),
    .I3(n353_7) 
);
defparam n355_s0.INIT=16'h050C;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(n340_4),
    .I1(\regs[4] [0]),
    .I2(n353_4),
    .I3(n353_7) 
);
defparam n356_s0.INIT=16'h050C;
  LUT4 n361_s0 (
    .F(n361_3),
    .I0(n337_4),
    .I1(\regs[6] [3]),
    .I2(n361_4),
    .I3(n361_7) 
);
defparam n361_s0.INIT=16'h050C;
  LUT4 n362_s0 (
    .F(n362_3),
    .I0(n338_4),
    .I1(\regs[6] [2]),
    .I2(n361_4),
    .I3(n361_7) 
);
defparam n362_s0.INIT=16'h050C;
  LUT4 n363_s0 (
    .F(n363_3),
    .I0(n339_4),
    .I1(\regs[6] [1]),
    .I2(n361_4),
    .I3(n361_7) 
);
defparam n363_s0.INIT=16'h050C;
  LUT4 n364_s0 (
    .F(n364_3),
    .I0(n340_4),
    .I1(\regs[6] [0]),
    .I2(n361_4),
    .I3(n361_7) 
);
defparam n364_s0.INIT=16'h050C;
  LUT4 n369_s0 (
    .F(n369_3),
    .I0(n337_4),
    .I1(\regs[8] [3]),
    .I2(n369_4),
    .I3(n369_7) 
);
defparam n369_s0.INIT=16'h050C;
  LUT4 n370_s0 (
    .F(n370_3),
    .I0(n338_4),
    .I1(\regs[8] [2]),
    .I2(n369_4),
    .I3(n369_7) 
);
defparam n370_s0.INIT=16'h050C;
  LUT4 n371_s0 (
    .F(n371_3),
    .I0(n339_4),
    .I1(\regs[8] [1]),
    .I2(n369_4),
    .I3(n369_7) 
);
defparam n371_s0.INIT=16'h050C;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n340_4),
    .I1(\regs[8] [0]),
    .I2(n369_4),
    .I3(n369_7) 
);
defparam n372_s0.INIT=16'h050C;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(n337_4),
    .I1(\regs[10] [3]),
    .I2(n377_4),
    .I3(n377_7) 
);
defparam n377_s0.INIT=16'h050C;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(n338_4),
    .I1(\regs[10] [2]),
    .I2(n377_4),
    .I3(n377_7) 
);
defparam n378_s0.INIT=16'h050C;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(n339_4),
    .I1(\regs[10] [1]),
    .I2(n377_4),
    .I3(n377_7) 
);
defparam n379_s0.INIT=16'h050C;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(n340_4),
    .I1(\regs[10] [0]),
    .I2(n377_4),
    .I3(n377_7) 
);
defparam n380_s0.INIT=16'h050C;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(n337_4),
    .I1(\regs[12] [3]),
    .I2(n385_4),
    .I3(n385_7) 
);
defparam n385_s0.INIT=16'h050C;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(n338_4),
    .I1(\regs[12] [2]),
    .I2(n385_4),
    .I3(n385_7) 
);
defparam n386_s0.INIT=16'h050C;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(n339_4),
    .I1(\regs[12] [1]),
    .I2(n385_4),
    .I3(n385_7) 
);
defparam n387_s0.INIT=16'h050C;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(n340_4),
    .I1(\regs[12] [0]),
    .I2(n385_4),
    .I3(n385_7) 
);
defparam n388_s0.INIT=16'h050C;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(n337_4),
    .I1(\regs[14] [3]),
    .I2(n393_4),
    .I3(n393_7) 
);
defparam n393_s0.INIT=16'h050C;
  LUT4 n394_s0 (
    .F(n394_3),
    .I0(n338_4),
    .I1(\regs[14] [2]),
    .I2(n393_4),
    .I3(n393_7) 
);
defparam n394_s0.INIT=16'h050C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(n339_4),
    .I1(\regs[14] [1]),
    .I2(n393_4),
    .I3(n393_7) 
);
defparam n395_s0.INIT=16'h050C;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(n340_4),
    .I1(\regs[14] [0]),
    .I2(n393_4),
    .I3(n393_7) 
);
defparam n396_s0.INIT=16'h050C;
  LUT4 \regs[1]_3_s3  (
    .F(\regs[1]_3_8 ),
    .I0(irOpa[1]),
    .I1(irOpa[0]),
    .I2(\regs[1]_3_9 ),
    .I3(n337_5) 
);
defparam \regs[1]_3_s3 .INIT=16'hFF40;
  LUT4 \regs[5]_3_s3  (
    .F(\regs[5]_3_8 ),
    .I0(irOpa[1]),
    .I1(irOpa[0]),
    .I2(\regs[5]_3_9 ),
    .I3(n353_4) 
);
defparam \regs[5]_3_s3 .INIT=16'hFF40;
  LUT4 \regs[9]_3_s3  (
    .F(\regs[9]_3_8 ),
    .I0(irOpa[1]),
    .I1(irOpa[0]),
    .I2(\regs[9]_3_9 ),
    .I3(n369_4) 
);
defparam \regs[9]_3_s3 .INIT=16'hFF40;
  LUT4 \regs[13]_3_s3  (
    .F(\regs[13]_3_8 ),
    .I0(irOpa[1]),
    .I1(irOpa[0]),
    .I2(\regs[13]_3_9 ),
    .I3(n385_4) 
);
defparam \regs[13]_3_s3 .INIT=16'hFF40;
  LUT3 n337_s1 (
    .F(n337_4),
    .I0(tempOut_Z[3]),
    .I1(accDebug[3]),
    .I2(regSrcSel_Z) 
);
defparam n337_s1.INIT=8'h53;
  LUT4 n337_s2 (
    .F(n337_5),
    .I0(pairAddr_Z[2]),
    .I1(pairAddr_Z[1]),
    .I2(pairAddr_Z[3]),
    .I3(pairWe_Z) 
);
defparam n337_s2.INIT=16'h0100;
  LUT3 n338_s1 (
    .F(n338_4),
    .I0(accDebug[2]),
    .I1(tempOut_Z[2]),
    .I2(regSrcSel_Z) 
);
defparam n338_s1.INIT=8'h35;
  LUT3 n339_s1 (
    .F(n339_4),
    .I0(accDebug[1]),
    .I1(tempOut_Z[1]),
    .I2(regSrcSel_Z) 
);
defparam n339_s1.INIT=8'h35;
  LUT3 n340_s1 (
    .F(n340_4),
    .I0(accDebug[0]),
    .I1(tempOut_Z[0]),
    .I2(regSrcSel_Z) 
);
defparam n340_s1.INIT=8'h35;
  LUT4 n345_s1 (
    .F(n345_4),
    .I0(pairAddr_Z[2]),
    .I1(pairAddr_Z[3]),
    .I2(pairAddr_Z[1]),
    .I3(pairWe_Z) 
);
defparam n345_s1.INIT=16'h1000;
  LUT4 n353_s1 (
    .F(n353_4),
    .I0(pairAddr_Z[1]),
    .I1(pairAddr_Z[3]),
    .I2(pairWe_Z),
    .I3(pairAddr_Z[2]) 
);
defparam n353_s1.INIT=16'h1000;
  LUT4 n361_s1 (
    .F(n361_4),
    .I0(pairAddr_Z[3]),
    .I1(pairAddr_Z[2]),
    .I2(pairAddr_Z[1]),
    .I3(pairWe_Z) 
);
defparam n361_s1.INIT=16'h4000;
  LUT4 n369_s1 (
    .F(n369_4),
    .I0(pairAddr_Z[2]),
    .I1(pairAddr_Z[1]),
    .I2(pairWe_Z),
    .I3(pairAddr_Z[3]) 
);
defparam n369_s1.INIT=16'h1000;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(pairAddr_Z[2]),
    .I1(pairWe_Z),
    .I2(pairAddr_Z[1]),
    .I3(pairAddr_Z[3]) 
);
defparam n377_s1.INIT=16'h4000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(pairAddr_Z[1]),
    .I1(pairAddr_Z[2]),
    .I2(pairWe_Z),
    .I3(pairAddr_Z[3]) 
);
defparam n385_s1.INIT=16'h4000;
  LUT4 n393_s1 (
    .F(n393_4),
    .I0(pairWe_Z),
    .I1(pairAddr_Z[2]),
    .I2(pairAddr_Z[1]),
    .I3(pairAddr_Z[3]) 
);
defparam n393_s1.INIT=16'h8000;
  LUT3 \regs[1]_3_s4  (
    .F(\regs[1]_3_9 ),
    .I0(irOpa[3]),
    .I1(irOpa[2]),
    .I2(regWe_Z) 
);
defparam \regs[1]_3_s4 .INIT=8'h10;
  LUT2 \regs[3]_3_s4  (
    .F(\regs[3]_3_9 ),
    .I0(irOpa[1]),
    .I1(irOpa[0]) 
);
defparam \regs[3]_3_s4 .INIT=4'h8;
  LUT3 \regs[5]_3_s4  (
    .F(\regs[5]_3_9 ),
    .I0(irOpa[3]),
    .I1(irOpa[2]),
    .I2(regWe_Z) 
);
defparam \regs[5]_3_s4 .INIT=8'h40;
  LUT3 \regs[9]_3_s4  (
    .F(\regs[9]_3_9 ),
    .I0(irOpa[2]),
    .I1(irOpa[3]),
    .I2(regWe_Z) 
);
defparam \regs[9]_3_s4 .INIT=8'h40;
  LUT3 \regs[13]_3_s4  (
    .F(\regs[13]_3_9 ),
    .I0(irOpa[3]),
    .I1(irOpa[2]),
    .I2(regWe_Z) 
);
defparam \regs[13]_3_s4 .INIT=8'h80;
  LUT2 n337_s4 (
    .F(n337_7),
    .I0(irOpa[1]),
    .I1(irOpa[0]) 
);
defparam n337_s4.INIT=4'h1;
  LUT2 n345_s3 (
    .F(n345_6),
    .I0(irOpa[0]),
    .I1(irOpa[1]) 
);
defparam n345_s3.INIT=4'h4;
  LUT4 n393_s3 (
    .F(n393_7),
    .I0(n345_6),
    .I1(irOpa[3]),
    .I2(irOpa[2]),
    .I3(regWe_Z) 
);
defparam n393_s3.INIT=16'h8000;
  LUT4 n385_s3 (
    .F(n385_7),
    .I0(n337_7),
    .I1(irOpa[3]),
    .I2(irOpa[2]),
    .I3(regWe_Z) 
);
defparam n385_s3.INIT=16'h8000;
  LUT4 n345_s4 (
    .F(n345_8),
    .I0(irOpa[3]),
    .I1(irOpa[2]),
    .I2(regWe_Z),
    .I3(n345_6) 
);
defparam n345_s4.INIT=16'h1000;
  LUT4 n337_s5 (
    .F(n337_9),
    .I0(n337_7),
    .I1(irOpa[3]),
    .I2(irOpa[2]),
    .I3(regWe_Z) 
);
defparam n337_s5.INIT=16'h0200;
  LUT4 n361_s3 (
    .F(n361_7),
    .I0(n345_6),
    .I1(irOpa[3]),
    .I2(irOpa[2]),
    .I3(regWe_Z) 
);
defparam n361_s3.INIT=16'h2000;
  LUT4 n353_s3 (
    .F(n353_7),
    .I0(n337_7),
    .I1(irOpa[3]),
    .I2(irOpa[2]),
    .I3(regWe_Z) 
);
defparam n353_s3.INIT=16'h2000;
  LUT4 n377_s3 (
    .F(n377_7),
    .I0(n345_6),
    .I1(irOpa[2]),
    .I2(irOpa[3]),
    .I3(regWe_Z) 
);
defparam n377_s3.INIT=16'h2000;
  LUT4 n369_s3 (
    .F(n369_7),
    .I0(n337_7),
    .I1(irOpa[2]),
    .I2(irOpa[3]),
    .I3(regWe_Z) 
);
defparam n369_s3.INIT=16'h2000;
  LUT4 \regs[15]_3_s4  (
    .F(\regs[15]_3_10 ),
    .I0(\regs[13]_3_9 ),
    .I1(irOpa[1]),
    .I2(irOpa[0]),
    .I3(n393_4) 
);
defparam \regs[15]_3_s4 .INIT=16'hFF80;
  LUT4 \regs[11]_3_s4  (
    .F(\regs[11]_3_10 ),
    .I0(\regs[9]_3_9 ),
    .I1(irOpa[1]),
    .I2(irOpa[0]),
    .I3(n377_4) 
);
defparam \regs[11]_3_s4 .INIT=16'hFF80;
  LUT4 \regs[7]_3_s4  (
    .F(\regs[7]_3_10 ),
    .I0(\regs[5]_3_9 ),
    .I1(irOpa[1]),
    .I2(irOpa[0]),
    .I3(n361_4) 
);
defparam \regs[7]_3_s4 .INIT=16'hFF80;
  LUT4 \regs[3]_3_s5  (
    .F(\regs[3]_3_11 ),
    .I0(\regs[1]_3_9 ),
    .I1(irOpa[1]),
    .I2(irOpa[0]),
    .I3(n345_4) 
);
defparam \regs[3]_3_s5 .INIT=16'hFF80;
  LUT4 n95_s3 (
    .F(n95_8),
    .I0(n337_5),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n95_s3.INIT=16'h4450;
  LUT4 n103_s3 (
    .F(n103_8),
    .I0(n345_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n103_s3.INIT=16'h4450;
  LUT4 n111_s3 (
    .F(n111_8),
    .I0(n353_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n111_s3.INIT=16'h4450;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(n361_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n119_s3.INIT=16'h4450;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(n369_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n127_s3.INIT=16'h4450;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(n377_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n135_s3.INIT=16'h4450;
  LUT4 n143_s3 (
    .F(n143_8),
    .I0(n385_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n143_s3.INIT=16'h4450;
  LUT4 n151_s3 (
    .F(n151_8),
    .I0(n393_4),
    .I1(tempOut_Z[3]),
    .I2(accDebug[3]),
    .I3(regSrcSel_Z) 
);
defparam n151_s3.INIT=16'h4450;
  LUT4 n96_s3 (
    .F(n96_8),
    .I0(n337_5),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n96_s3.INIT=16'h5044;
  LUT4 n104_s3 (
    .F(n104_8),
    .I0(n345_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n104_s3.INIT=16'h5044;
  LUT4 n112_s3 (
    .F(n112_8),
    .I0(n353_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n112_s3.INIT=16'h5044;
  LUT4 n120_s3 (
    .F(n120_8),
    .I0(n361_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n120_s3.INIT=16'h5044;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(n369_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n128_s3.INIT=16'h5044;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(n377_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n136_s3.INIT=16'h5044;
  LUT4 n144_s3 (
    .F(n144_8),
    .I0(n385_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n144_s3.INIT=16'h5044;
  LUT4 n152_s3 (
    .F(n152_8),
    .I0(n393_4),
    .I1(accDebug[2]),
    .I2(tempOut_Z[2]),
    .I3(regSrcSel_Z) 
);
defparam n152_s3.INIT=16'h5044;
  LUT4 n97_s3 (
    .F(n97_8),
    .I0(n337_5),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n97_s3.INIT=16'h5044;
  LUT4 n105_s3 (
    .F(n105_8),
    .I0(n345_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n105_s3.INIT=16'h5044;
  LUT4 n113_s3 (
    .F(n113_8),
    .I0(n353_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n113_s3.INIT=16'h5044;
  LUT4 n121_s3 (
    .F(n121_8),
    .I0(n361_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n121_s3.INIT=16'h5044;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(n369_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n129_s3.INIT=16'h5044;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(n377_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n137_s3.INIT=16'h5044;
  LUT4 n145_s3 (
    .F(n145_8),
    .I0(n385_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n145_s3.INIT=16'h5044;
  LUT4 n153_s3 (
    .F(n153_8),
    .I0(n393_4),
    .I1(accDebug[1]),
    .I2(tempOut_Z[1]),
    .I3(regSrcSel_Z) 
);
defparam n153_s3.INIT=16'h5044;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(n337_5),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n98_s3.INIT=16'h5044;
  LUT4 n106_s3 (
    .F(n106_8),
    .I0(n345_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n106_s3.INIT=16'h5044;
  LUT4 n114_s3 (
    .F(n114_8),
    .I0(n353_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n114_s3.INIT=16'h5044;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(n361_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n122_s3.INIT=16'h5044;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n369_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n130_s3.INIT=16'h5044;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(n377_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n138_s3.INIT=16'h5044;
  LUT4 n146_s3 (
    .F(n146_8),
    .I0(n385_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n146_s3.INIT=16'h5044;
  LUT4 n154_s3 (
    .F(n154_8),
    .I0(n393_4),
    .I1(accDebug[0]),
    .I2(tempOut_Z[0]),
    .I3(regSrcSel_Z) 
);
defparam n154_s3.INIT=16'h5044;
  DFFC \regs[0]_3_s0  (
    .Q(\regs[0] [3]),
    .D(n337_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[0]_2_s0  (
    .Q(\regs[0] [2]),
    .D(n338_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[0]_1_s0  (
    .Q(\regs[0] [1]),
    .D(n339_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[0]_0_s0  (
    .Q(\regs[0] [0]),
    .D(n340_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[2]_3_s0  (
    .Q(\regs[2] [3]),
    .D(n345_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[2]_2_s0  (
    .Q(\regs[2] [2]),
    .D(n346_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[2]_1_s0  (
    .Q(\regs[2] [1]),
    .D(n347_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[2]_0_s0  (
    .Q(\regs[2] [0]),
    .D(n348_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[4]_3_s0  (
    .Q(\regs[4] [3]),
    .D(n353_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[4]_2_s0  (
    .Q(\regs[4] [2]),
    .D(n354_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[4]_1_s0  (
    .Q(\regs[4] [1]),
    .D(n355_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[4]_0_s0  (
    .Q(\regs[4] [0]),
    .D(n356_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[6]_3_s0  (
    .Q(\regs[6] [3]),
    .D(n361_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[6]_2_s0  (
    .Q(\regs[6] [2]),
    .D(n362_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[6]_1_s0  (
    .Q(\regs[6] [1]),
    .D(n363_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[6]_0_s0  (
    .Q(\regs[6] [0]),
    .D(n364_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[8]_3_s0  (
    .Q(\regs[8] [3]),
    .D(n369_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[8]_2_s0  (
    .Q(\regs[8] [2]),
    .D(n370_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[8]_1_s0  (
    .Q(\regs[8] [1]),
    .D(n371_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[8]_0_s0  (
    .Q(\regs[8] [0]),
    .D(n372_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[10]_3_s0  (
    .Q(\regs[10] [3]),
    .D(n377_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[10]_2_s0  (
    .Q(\regs[10] [2]),
    .D(n378_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[10]_1_s0  (
    .Q(\regs[10] [1]),
    .D(n379_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[10]_0_s0  (
    .Q(\regs[10] [0]),
    .D(n380_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[12]_3_s0  (
    .Q(\regs[12] [3]),
    .D(n385_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[12]_2_s0  (
    .Q(\regs[12] [2]),
    .D(n386_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[12]_1_s0  (
    .Q(\regs[12] [1]),
    .D(n387_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[12]_0_s0  (
    .Q(\regs[12] [0]),
    .D(n388_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[14]_3_s0  (
    .Q(\regs[14] [3]),
    .D(n393_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[14]_2_s0  (
    .Q(\regs[14] [2]),
    .D(n394_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[14]_1_s0  (
    .Q(\regs[14] [1]),
    .D(n395_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC \regs[14]_0_s0  (
    .Q(\regs[14] [0]),
    .D(n396_3),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFCE \regs[1]_3_s1  (
    .Q(\regs[1] [3]),
    .D(n95_8),
    .CLK(cpuClk),
    .CE(\regs[1]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[1]_3_s1 .INIT=1'b0;
  DFFCE \regs[1]_2_s1  (
    .Q(\regs[1] [2]),
    .D(n96_8),
    .CLK(cpuClk),
    .CE(\regs[1]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[1]_2_s1 .INIT=1'b0;
  DFFCE \regs[1]_1_s1  (
    .Q(\regs[1] [1]),
    .D(n97_8),
    .CLK(cpuClk),
    .CE(\regs[1]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[1]_1_s1 .INIT=1'b0;
  DFFCE \regs[1]_0_s1  (
    .Q(\regs[1] [0]),
    .D(n98_8),
    .CLK(cpuClk),
    .CE(\regs[1]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[1]_0_s1 .INIT=1'b0;
  DFFCE \regs[3]_3_s1  (
    .Q(\regs[3] [3]),
    .D(n103_8),
    .CLK(cpuClk),
    .CE(\regs[3]_3_11 ),
    .CLEAR(n65_5) 
);
defparam \regs[3]_3_s1 .INIT=1'b0;
  DFFCE \regs[3]_2_s1  (
    .Q(\regs[3] [2]),
    .D(n104_8),
    .CLK(cpuClk),
    .CE(\regs[3]_3_11 ),
    .CLEAR(n65_5) 
);
defparam \regs[3]_2_s1 .INIT=1'b0;
  DFFCE \regs[3]_1_s1  (
    .Q(\regs[3] [1]),
    .D(n105_8),
    .CLK(cpuClk),
    .CE(\regs[3]_3_11 ),
    .CLEAR(n65_5) 
);
defparam \regs[3]_1_s1 .INIT=1'b0;
  DFFCE \regs[3]_0_s1  (
    .Q(\regs[3] [0]),
    .D(n106_8),
    .CLK(cpuClk),
    .CE(\regs[3]_3_11 ),
    .CLEAR(n65_5) 
);
defparam \regs[3]_0_s1 .INIT=1'b0;
  DFFCE \regs[5]_3_s1  (
    .Q(\regs[5] [3]),
    .D(n111_8),
    .CLK(cpuClk),
    .CE(\regs[5]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[5]_3_s1 .INIT=1'b0;
  DFFCE \regs[5]_2_s1  (
    .Q(\regs[5] [2]),
    .D(n112_8),
    .CLK(cpuClk),
    .CE(\regs[5]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[5]_2_s1 .INIT=1'b0;
  DFFCE \regs[5]_1_s1  (
    .Q(\regs[5] [1]),
    .D(n113_8),
    .CLK(cpuClk),
    .CE(\regs[5]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[5]_1_s1 .INIT=1'b0;
  DFFCE \regs[5]_0_s1  (
    .Q(\regs[5] [0]),
    .D(n114_8),
    .CLK(cpuClk),
    .CE(\regs[5]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[5]_0_s1 .INIT=1'b0;
  DFFCE \regs[7]_3_s1  (
    .Q(\regs[7] [3]),
    .D(n119_8),
    .CLK(cpuClk),
    .CE(\regs[7]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[7]_3_s1 .INIT=1'b0;
  DFFCE \regs[7]_2_s1  (
    .Q(\regs[7] [2]),
    .D(n120_8),
    .CLK(cpuClk),
    .CE(\regs[7]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[7]_2_s1 .INIT=1'b0;
  DFFCE \regs[7]_1_s1  (
    .Q(\regs[7] [1]),
    .D(n121_8),
    .CLK(cpuClk),
    .CE(\regs[7]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[7]_1_s1 .INIT=1'b0;
  DFFCE \regs[7]_0_s1  (
    .Q(\regs[7] [0]),
    .D(n122_8),
    .CLK(cpuClk),
    .CE(\regs[7]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[7]_0_s1 .INIT=1'b0;
  DFFCE \regs[9]_3_s1  (
    .Q(\regs[9] [3]),
    .D(n127_8),
    .CLK(cpuClk),
    .CE(\regs[9]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[9]_3_s1 .INIT=1'b0;
  DFFCE \regs[9]_2_s1  (
    .Q(\regs[9] [2]),
    .D(n128_8),
    .CLK(cpuClk),
    .CE(\regs[9]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[9]_2_s1 .INIT=1'b0;
  DFFCE \regs[9]_1_s1  (
    .Q(\regs[9] [1]),
    .D(n129_8),
    .CLK(cpuClk),
    .CE(\regs[9]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[9]_1_s1 .INIT=1'b0;
  DFFCE \regs[9]_0_s1  (
    .Q(\regs[9] [0]),
    .D(n130_8),
    .CLK(cpuClk),
    .CE(\regs[9]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[9]_0_s1 .INIT=1'b0;
  DFFCE \regs[11]_3_s1  (
    .Q(\regs[11] [3]),
    .D(n135_8),
    .CLK(cpuClk),
    .CE(\regs[11]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[11]_3_s1 .INIT=1'b0;
  DFFCE \regs[11]_2_s1  (
    .Q(\regs[11] [2]),
    .D(n136_8),
    .CLK(cpuClk),
    .CE(\regs[11]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[11]_2_s1 .INIT=1'b0;
  DFFCE \regs[11]_1_s1  (
    .Q(\regs[11] [1]),
    .D(n137_8),
    .CLK(cpuClk),
    .CE(\regs[11]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[11]_1_s1 .INIT=1'b0;
  DFFCE \regs[11]_0_s1  (
    .Q(\regs[11] [0]),
    .D(n138_8),
    .CLK(cpuClk),
    .CE(\regs[11]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[11]_0_s1 .INIT=1'b0;
  DFFCE \regs[13]_3_s1  (
    .Q(\regs[13] [3]),
    .D(n143_8),
    .CLK(cpuClk),
    .CE(\regs[13]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[13]_3_s1 .INIT=1'b0;
  DFFCE \regs[13]_2_s1  (
    .Q(\regs[13] [2]),
    .D(n144_8),
    .CLK(cpuClk),
    .CE(\regs[13]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[13]_2_s1 .INIT=1'b0;
  DFFCE \regs[13]_1_s1  (
    .Q(\regs[13] [1]),
    .D(n145_8),
    .CLK(cpuClk),
    .CE(\regs[13]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[13]_1_s1 .INIT=1'b0;
  DFFCE \regs[13]_0_s1  (
    .Q(\regs[13] [0]),
    .D(n146_8),
    .CLK(cpuClk),
    .CE(\regs[13]_3_8 ),
    .CLEAR(n65_5) 
);
defparam \regs[13]_0_s1 .INIT=1'b0;
  DFFCE \regs[15]_3_s1  (
    .Q(\regs[15] [3]),
    .D(n151_8),
    .CLK(cpuClk),
    .CE(\regs[15]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[15]_3_s1 .INIT=1'b0;
  DFFCE \regs[15]_2_s1  (
    .Q(\regs[15] [2]),
    .D(n152_8),
    .CLK(cpuClk),
    .CE(\regs[15]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[15]_2_s1 .INIT=1'b0;
  DFFCE \regs[15]_1_s1  (
    .Q(\regs[15] [1]),
    .D(n153_8),
    .CLK(cpuClk),
    .CE(\regs[15]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[15]_1_s1 .INIT=1'b0;
  DFFCE \regs[15]_0_s1  (
    .Q(\regs[15] [0]),
    .D(n154_8),
    .CLK(cpuClk),
    .CE(\regs[15]_3_10 ),
    .CLEAR(n65_5) 
);
defparam \regs[15]_0_s1 .INIT=1'b0;
  MUX2_LUT5 regDout_Z_3_s31 (
    .O(regDout_Z_3_26),
    .I0(regDout_Z_3_17),
    .I1(regDout_Z_3_18),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_3_s32 (
    .O(regDout_Z_3_28),
    .I0(regDout_Z_3_19),
    .I1(regDout_Z_3_20),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_3_s33 (
    .O(regDout_Z_3_30),
    .I0(regDout_Z_3_21),
    .I1(regDout_Z_3_22),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_3_s34 (
    .O(regDout_Z_3_32),
    .I0(regDout_Z_3_23),
    .I1(regDout_Z_3_24),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_2_s31 (
    .O(regDout_Z_2_26),
    .I0(regDout_Z_2_17),
    .I1(regDout_Z_2_18),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_2_s32 (
    .O(regDout_Z_2_28),
    .I0(regDout_Z_2_19),
    .I1(regDout_Z_2_20),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_2_s33 (
    .O(regDout_Z_2_30),
    .I0(regDout_Z_2_21),
    .I1(regDout_Z_2_22),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_2_s34 (
    .O(regDout_Z_2_32),
    .I0(regDout_Z_2_23),
    .I1(regDout_Z_2_24),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_1_s31 (
    .O(regDout_Z_1_26),
    .I0(regDout_Z_1_17),
    .I1(regDout_Z_1_18),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_1_s32 (
    .O(regDout_Z_1_28),
    .I0(regDout_Z_1_19),
    .I1(regDout_Z_1_20),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_1_s33 (
    .O(regDout_Z_1_30),
    .I0(regDout_Z_1_21),
    .I1(regDout_Z_1_22),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_1_s34 (
    .O(regDout_Z_1_32),
    .I0(regDout_Z_1_23),
    .I1(regDout_Z_1_24),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_0_s31 (
    .O(regDout_Z_0_26),
    .I0(regDout_Z_0_17),
    .I1(regDout_Z_0_18),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_0_s32 (
    .O(regDout_Z_0_28),
    .I0(regDout_Z_0_19),
    .I1(regDout_Z_0_20),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_0_s33 (
    .O(regDout_Z_0_30),
    .I0(regDout_Z_0_21),
    .I1(regDout_Z_0_22),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 regDout_Z_0_s34 (
    .O(regDout_Z_0_32),
    .I0(regDout_Z_0_23),
    .I1(regDout_Z_0_24),
    .S0(irOpa[1]) 
);
  MUX2_LUT5 pairDout_Z_7_s40 (
    .O(pairDout_Z_7_43),
    .I0(pairDout_Z_7_38),
    .I1(pairDout_Z_7_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_7_s41 (
    .O(pairDout_Z_7_45),
    .I0(pairDout_Z_7_40),
    .I1(pairDout_Z_7_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_6_s40 (
    .O(pairDout_Z_6_43),
    .I0(pairDout_Z_6_38),
    .I1(pairDout_Z_6_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_6_s41 (
    .O(pairDout_Z_6_45),
    .I0(pairDout_Z_6_40),
    .I1(pairDout_Z_6_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_5_s40 (
    .O(pairDout_Z_5_43),
    .I0(pairDout_Z_5_38),
    .I1(pairDout_Z_5_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_5_s41 (
    .O(pairDout_Z_5_45),
    .I0(pairDout_Z_5_40),
    .I1(pairDout_Z_5_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_4_s40 (
    .O(pairDout_Z_4_43),
    .I0(pairDout_Z_4_38),
    .I1(pairDout_Z_4_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_4_s41 (
    .O(pairDout_Z_4_45),
    .I0(pairDout_Z_4_40),
    .I1(pairDout_Z_4_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_3_s40 (
    .O(pairDout_Z_3_43),
    .I0(pairDout_Z_3_38),
    .I1(pairDout_Z_3_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_3_s41 (
    .O(pairDout_Z_3_45),
    .I0(pairDout_Z_3_40),
    .I1(pairDout_Z_3_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_2_s40 (
    .O(pairDout_Z_2_43),
    .I0(pairDout_Z_2_38),
    .I1(pairDout_Z_2_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_2_s41 (
    .O(pairDout_Z_2_45),
    .I0(pairDout_Z_2_40),
    .I1(pairDout_Z_2_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_1_s40 (
    .O(pairDout_Z_1_43),
    .I0(pairDout_Z_1_38),
    .I1(pairDout_Z_1_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_1_s41 (
    .O(pairDout_Z_1_45),
    .I0(pairDout_Z_1_40),
    .I1(pairDout_Z_1_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_0_s40 (
    .O(pairDout_Z_0_43),
    .I0(pairDout_Z_0_38),
    .I1(pairDout_Z_0_39),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT5 pairDout_Z_0_s41 (
    .O(pairDout_Z_0_45),
    .I0(pairDout_Z_0_40),
    .I1(pairDout_Z_0_41),
    .S0(pairAddr_Z[2]) 
);
  MUX2_LUT6 regDout_Z_3_s29 (
    .O(regDout_Z_3_34),
    .I0(regDout_Z_3_26),
    .I1(regDout_Z_3_28),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_3_s30 (
    .O(regDout_Z_3_36),
    .I0(regDout_Z_3_30),
    .I1(regDout_Z_3_32),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_2_s29 (
    .O(regDout_Z_2_34),
    .I0(regDout_Z_2_26),
    .I1(regDout_Z_2_28),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_2_s30 (
    .O(regDout_Z_2_36),
    .I0(regDout_Z_2_30),
    .I1(regDout_Z_2_32),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_1_s29 (
    .O(regDout_Z_1_34),
    .I0(regDout_Z_1_26),
    .I1(regDout_Z_1_28),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_1_s30 (
    .O(regDout_Z_1_36),
    .I0(regDout_Z_1_30),
    .I1(regDout_Z_1_32),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_0_s29 (
    .O(regDout_Z_0_34),
    .I0(regDout_Z_0_26),
    .I1(regDout_Z_0_28),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 regDout_Z_0_s30 (
    .O(regDout_Z_0_36),
    .I0(regDout_Z_0_30),
    .I1(regDout_Z_0_32),
    .S0(irOpa[2]) 
);
  MUX2_LUT6 pairDout_Z_7_s39 (
    .O(pairDout_Z[7]),
    .I0(pairDout_Z_7_43),
    .I1(pairDout_Z_7_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_6_s39 (
    .O(pairDout_Z[6]),
    .I0(pairDout_Z_6_43),
    .I1(pairDout_Z_6_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_5_s39 (
    .O(pairDout_Z[5]),
    .I0(pairDout_Z_5_43),
    .I1(pairDout_Z_5_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_4_s39 (
    .O(pairDout_Z[4]),
    .I0(pairDout_Z_4_43),
    .I1(pairDout_Z_4_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_3_s39 (
    .O(pairDout_Z[3]),
    .I0(pairDout_Z_3_43),
    .I1(pairDout_Z_3_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_2_s39 (
    .O(pairDout_Z[2]),
    .I0(pairDout_Z_2_43),
    .I1(pairDout_Z_2_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_1_s39 (
    .O(pairDout_Z[1]),
    .I0(pairDout_Z_1_43),
    .I1(pairDout_Z_1_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT6 pairDout_Z_0_s39 (
    .O(pairDout_Z[0]),
    .I0(pairDout_Z_0_43),
    .I1(pairDout_Z_0_45),
    .S0(pairAddr_Z[3]) 
);
  MUX2_LUT7 regDout_Z_3_s28 (
    .O(regDout_Z[3]),
    .I0(regDout_Z_3_34),
    .I1(regDout_Z_3_36),
    .S0(irOpa[3]) 
);
  MUX2_LUT7 regDout_Z_2_s28 (
    .O(regDout_Z[2]),
    .I0(regDout_Z_2_34),
    .I1(regDout_Z_2_36),
    .S0(irOpa[3]) 
);
  MUX2_LUT7 regDout_Z_1_s28 (
    .O(regDout_Z[1]),
    .I0(regDout_Z_1_34),
    .I1(regDout_Z_1_36),
    .S0(irOpa[3]) 
);
  MUX2_LUT7 regDout_Z_0_s28 (
    .O(regDout_Z[0]),
    .I0(regDout_Z_0_34),
    .I1(regDout_Z_0_36),
    .S0(irOpa[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* registerFile */
module stack (
  cpuClk,
  n65_5,
  stackPop_Z,
  stackPush_Z,
  pcAddr,
  stackPcLoad_Z,
  \stackMem[2] ,
  sp_Z
)
;
input cpuClk;
input n65_5;
input stackPop_Z;
input stackPush_Z;
input [11:0] pcAddr;
output stackPcLoad_Z;
output [11:0] \stackMem[2] ;
output [2:0] sp_Z;
wire n331_3;
wire n837_3;
wire sp_1_5;
wire n350_5;
wire n837_4;
wire sp_1_6;
wire n332_5;
wire n333_5;
wire VCC;
wire GND;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(sp_Z[0]),
    .I1(sp_Z[1]),
    .I2(sp_Z[2]),
    .I3(n350_5) 
);
defparam n331_s0.INIT=16'hE178;
  LUT4 n837_s0 (
    .F(n837_3),
    .I0(stackPop_Z),
    .I1(stackPush_Z),
    .I2(n837_4),
    .I3(sp_Z[0]) 
);
defparam n837_s0.INIT=16'h4000;
  LUT4 sp_1_s3 (
    .F(sp_1_5),
    .I0(sp_1_6),
    .I1(sp_Z[2]),
    .I2(stackPush_Z),
    .I3(stackPop_Z) 
);
defparam sp_1_s3.INIT=16'h0E70;
  LUT2 n350_s1 (
    .F(n350_5),
    .I0(stackPop_Z),
    .I1(sp_1_5) 
);
defparam n350_s1.INIT=4'h8;
  LUT2 n837_s1 (
    .F(n837_4),
    .I0(sp_Z[1]),
    .I1(sp_Z[2]) 
);
defparam n837_s1.INIT=4'h1;
  LUT3 sp_1_s4 (
    .F(sp_1_6),
    .I0(stackPush_Z),
    .I1(sp_Z[0]),
    .I2(sp_Z[1]) 
);
defparam sp_1_s4.INIT=8'hD4;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(sp_Z[0]),
    .I1(sp_Z[1]),
    .I2(stackPop_Z),
    .I3(sp_1_5) 
);
defparam n332_s1.INIT=16'h9666;
  DFFC stackPcLoad_s0 (
    .Q(stackPcLoad_Z),
    .D(n350_5),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_11_s0  (
    .Q(\stackMem[2] [11]),
    .D(pcAddr[11]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_10_s0  (
    .Q(\stackMem[2] [10]),
    .D(pcAddr[10]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_9_s0  (
    .Q(\stackMem[2] [9]),
    .D(pcAddr[9]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_8_s0  (
    .Q(\stackMem[2] [8]),
    .D(pcAddr[8]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_7_s0  (
    .Q(\stackMem[2] [7]),
    .D(pcAddr[7]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_6_s0  (
    .Q(\stackMem[2] [6]),
    .D(pcAddr[6]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_5_s0  (
    .Q(\stackMem[2] [5]),
    .D(pcAddr[5]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_4_s0  (
    .Q(\stackMem[2] [4]),
    .D(pcAddr[4]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_3_s0  (
    .Q(\stackMem[2] [3]),
    .D(pcAddr[3]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_2_s0  (
    .Q(\stackMem[2] [2]),
    .D(pcAddr[2]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_1_s0  (
    .Q(\stackMem[2] [1]),
    .D(pcAddr[1]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE \stackMem[2]_0_s0  (
    .Q(\stackMem[2] [0]),
    .D(pcAddr[0]),
    .CLK(cpuClk),
    .CE(n837_3),
    .CLEAR(n65_5) 
);
  DFFCE sp_1_s1 (
    .Q(sp_Z[1]),
    .D(n332_5),
    .CLK(cpuClk),
    .CE(sp_1_5),
    .CLEAR(n65_5) 
);
defparam sp_1_s1.INIT=1'b0;
  DFFCE sp_0_s1 (
    .Q(sp_Z[0]),
    .D(n333_5),
    .CLK(cpuClk),
    .CE(sp_1_5),
    .CLEAR(n65_5) 
);
defparam sp_0_s1.INIT=1'b0;
  DFFCE sp_2_s1 (
    .Q(sp_Z[2]),
    .D(n331_3),
    .CLK(cpuClk),
    .CE(sp_1_5),
    .CLEAR(n65_5) 
);
defparam sp_2_s1.INIT=1'b0;
  INV n333_s2 (
    .O(n333_5),
    .I(sp_Z[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* stack */
module accTempRegs (
  cpuClk,
  n65_5,
  tempWe_Z,
  accWe_Z,
  carryFlag_2,
  aluResult_Z,
  aluOp_Z,
  aluSubOp_Z,
  accOut_2_10,
  accDebug,
  tempOut_Z
)
;
input cpuClk;
input n65_5;
input tempWe_Z;
input accWe_Z;
input carryFlag_2;
input [3:0] aluResult_Z;
input [3:0] aluOp_Z;
input [3:0] aluSubOp_Z;
output accOut_2_10;
output [3:0] accDebug;
output [3:0] tempOut_Z;
wire accOut_0_8;
wire accOut_2_9;
wire accOut_0_9;
wire accOut_2_12;
wire accOut_0_10;
wire accOut_2_14;
wire VCC;
wire GND;
  LUT4 accOut_0_s6 (
    .F(accOut_0_8),
    .I0(aluOp_Z[0]),
    .I1(aluOp_Z[3]),
    .I2(accOut_0_9),
    .I3(accWe_Z) 
);
defparam accOut_0_s6.INIT=16'h1C00;
  LUT4 accOut_2_s7 (
    .F(accOut_2_9),
    .I0(accOut_2_10),
    .I1(accOut_2_14),
    .I2(accOut_2_12),
    .I3(accOut_0_8) 
);
defparam accOut_2_s7.INIT=16'hFF10;
  LUT4 accOut_0_s7 (
    .F(accOut_0_9),
    .I0(accOut_0_10),
    .I1(aluOp_Z[0]),
    .I2(aluOp_Z[2]),
    .I3(aluOp_Z[1]) 
);
defparam accOut_0_s7.INIT=16'h7C00;
  LUT4 accOut_2_s8 (
    .F(accOut_2_10),
    .I0(aluOp_Z[0]),
    .I1(aluOp_Z[3]),
    .I2(aluOp_Z[2]),
    .I3(aluOp_Z[1]) 
);
defparam accOut_2_s8.INIT=16'h6FF3;
  LUT4 accOut_2_s10 (
    .F(accOut_2_12),
    .I0(aluSubOp_Z[2]),
    .I1(aluSubOp_Z[0]),
    .I2(aluSubOp_Z[3]),
    .I3(accWe_Z) 
);
defparam accOut_2_s10.INIT=16'h4000;
  LUT4 accOut_0_s8 (
    .F(accOut_0_10),
    .I0(aluSubOp_Z[1]),
    .I1(aluSubOp_Z[2]),
    .I2(aluSubOp_Z[0]),
    .I3(aluSubOp_Z[3]) 
);
defparam accOut_0_s8.INIT=16'h15CF;
  LUT4 accOut_2_s11 (
    .F(accOut_2_14),
    .I0(accDebug[2]),
    .I1(accDebug[1]),
    .I2(accDebug[3]),
    .I3(carryFlag_2) 
);
defparam accOut_2_s11.INIT=16'h001F;
  DFFCE accOut_2_s0 (
    .Q(accDebug[2]),
    .D(aluResult_Z[2]),
    .CLK(cpuClk),
    .CE(accOut_2_9),
    .CLEAR(n65_5) 
);
  DFFCE accOut_1_s0 (
    .Q(accDebug[1]),
    .D(aluResult_Z[1]),
    .CLK(cpuClk),
    .CE(accOut_2_9),
    .CLEAR(n65_5) 
);
  DFFCE accOut_0_s0 (
    .Q(accDebug[0]),
    .D(aluResult_Z[0]),
    .CLK(cpuClk),
    .CE(accOut_0_8),
    .CLEAR(n65_5) 
);
  DFFCE tempOut_3_s0 (
    .Q(tempOut_Z[3]),
    .D(accDebug[3]),
    .CLK(cpuClk),
    .CE(tempWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE tempOut_2_s0 (
    .Q(tempOut_Z[2]),
    .D(accDebug[2]),
    .CLK(cpuClk),
    .CE(tempWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE tempOut_1_s0 (
    .Q(tempOut_Z[1]),
    .D(accDebug[1]),
    .CLK(cpuClk),
    .CE(tempWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE tempOut_0_s0 (
    .Q(tempOut_Z[0]),
    .D(accDebug[0]),
    .CLK(cpuClk),
    .CE(tempWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE accOut_3_s0 (
    .Q(accDebug[3]),
    .D(aluResult_Z[3]),
    .CLK(cpuClk),
    .CE(accOut_2_9),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* accTempRegs */
module alu (
  carryFlag_2,
  \regs[3]_3_9 ,
  segD_3_52,
  segD_4_49,
  segD_3_48,
  accDebug,
  aluOpaSrc,
  aluOp_Z,
  aluSel_Z,
  aluSubOp_Z,
  regDout_Z,
  ramDataOut,
  n15_3,
  n37_5,
  aluResult_Z_2_5,
  aluResult_Z_0_12,
  aluResult_Z
)
;
input carryFlag_2;
input \regs[3]_3_9 ;
input segD_3_52;
input segD_4_49;
input segD_3_48;
input [3:0] accDebug;
input [3:0] aluOpaSrc;
input [3:0] aluOp_Z;
input [1:0] aluSel_Z;
input [3:0] aluSubOp_Z;
input [1:0] regDout_Z;
input [1:0] ramDataOut;
output n15_3;
output n37_5;
output aluResult_Z_2_5;
output aluResult_Z_0_12;
output [3:0] aluResult_Z;
wire aluResult_Z_3_4;
wire aluResult_Z_3_5;
wire aluResult_Z_3_6;
wire aluResult_Z_2_4;
wire aluResult_Z_1_4;
wire aluResult_Z_0_4;
wire aluResult_Z_0_5;
wire aluResult_Z_3_7;
wire aluResult_Z_3_8;
wire aluResult_Z_3_9;
wire aluResult_Z_2_6;
wire aluResult_Z_2_7;
wire aluResult_Z_2_8;
wire aluResult_Z_1_5;
wire aluResult_Z_1_6;
wire aluResult_Z_0_6;
wire aluResult_Z_0_7;
wire aluResult_Z_3_10;
wire aluResult_Z_3_11;
wire aluResult_Z_3_12;
wire aluResult_Z_3_13;
wire aluResult_Z_2_9;
wire aluResult_Z_2_10;
wire aluResult_Z_2_11;
wire aluResult_Z_1_7;
wire aluResult_Z_1_8;
wire aluResult_Z_1_9;
wire aluResult_Z_1_10;
wire aluResult_Z_0_8;
wire aluResult_Z_0_9;
wire aluResult_Z_3_14;
wire aluResult_Z_3_15;
wire aluResult_Z_2_12;
wire aluResult_Z_2_13;
wire aluResult_Z_2_14;
wire aluResult_Z_2_15;
wire aluResult_Z_1_11;
wire aluResult_Z_1_12;
wire aluResult_Z_1_13;
wire aluResult_Z_0_10;
wire aluResult_Z_0_11;
wire aluResult_Z_2_16;
wire aluResult_Z_2_17;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n41_6;
wire n41_5;
wire n40_6;
wire n40_5;
wire n39_6;
wire n39_5;
wire n38_5;
wire VCC;
wire GND;
  LUT4 aluResult_Z_3_s (
    .F(aluResult_Z[3]),
    .I0(aluResult_Z_3_4),
    .I1(aluResult_Z_3_5),
    .I2(aluResult_Z_3_6),
    .I3(aluOp_Z[3]) 
);
defparam aluResult_Z_3_s.INIT=16'hBB0F;
  LUT4 aluResult_Z_2_s (
    .F(aluResult_Z[2]),
    .I0(aluResult_Z_2_4),
    .I1(aluOpaSrc[2]),
    .I2(aluResult_Z_2_5),
    .I3(aluOp_Z[3]) 
);
defparam aluResult_Z_2_s.INIT=16'h553C;
  LUT4 aluResult_Z_1_s (
    .F(aluResult_Z[1]),
    .I0(aluResult_Z_1_4),
    .I1(aluOpaSrc[1]),
    .I2(aluOpaSrc[0]),
    .I3(aluOp_Z[3]) 
);
defparam aluResult_Z_1_s.INIT=16'hAA3C;
  LUT4 aluResult_Z_0_s (
    .F(aluResult_Z[0]),
    .I0(aluResult_Z_0_4),
    .I1(aluResult_Z_0_5),
    .I2(aluOp_Z[3]),
    .I3(aluOpaSrc[0]) 
);
defparam aluResult_Z_0_s.INIT=16'h702F;
  LUT4 aluResult_Z_3_s0 (
    .F(aluResult_Z_3_4),
    .I0(aluResult_Z_3_7),
    .I1(aluResult_Z_3_8),
    .I2(aluOp_Z[1]),
    .I3(aluOp_Z[2]) 
);
defparam aluResult_Z_3_s0.INIT=16'h1000;
  LUT4 aluResult_Z_3_s1 (
    .F(aluResult_Z_3_5),
    .I0(aluResult_Z_3_9),
    .I1(aluOpaSrc[3]),
    .I2(aluOp_Z[1]),
    .I3(aluOp_Z[2]) 
);
defparam aluResult_Z_3_s1.INIT=16'hF33A;
  LUT3 aluResult_Z_3_s2 (
    .F(aluResult_Z_3_6),
    .I0(aluResult_Z_2_5),
    .I1(aluOpaSrc[2]),
    .I2(aluOpaSrc[3]) 
);
defparam aluResult_Z_3_s2.INIT=8'h87;
  LUT4 aluResult_Z_2_s0 (
    .F(aluResult_Z_2_4),
    .I0(aluResult_Z_2_6),
    .I1(aluOpaSrc[2]),
    .I2(aluOp_Z[1]),
    .I3(aluOp_Z[2]) 
);
defparam aluResult_Z_2_s0.INIT=16'h5335;
  LUT4 aluResult_Z_2_s1 (
    .F(aluResult_Z_2_5),
    .I0(aluResult_Z_2_7),
    .I1(\regs[3]_3_9 ),
    .I2(aluSel_Z[1]),
    .I3(aluResult_Z_2_8) 
);
defparam aluResult_Z_2_s1.INIT=16'hFA0C;
  LUT4 aluResult_Z_1_s0 (
    .F(aluResult_Z_1_4),
    .I0(aluResult_Z_1_5),
    .I1(aluResult_Z_1_6),
    .I2(aluOp_Z[2]),
    .I3(aluOp_Z[1]) 
);
defparam aluResult_Z_1_s0.INIT=16'h53CC;
  LUT2 aluResult_Z_0_s0 (
    .F(aluResult_Z_0_4),
    .I0(aluOp_Z[1]),
    .I1(aluOp_Z[2]) 
);
defparam aluResult_Z_0_s0.INIT=4'h9;
  LUT3 aluResult_Z_0_s1 (
    .F(aluResult_Z_0_5),
    .I0(aluResult_Z_0_6),
    .I1(aluResult_Z_0_7),
    .I2(aluOp_Z[2]) 
);
defparam aluResult_Z_0_s1.INIT=8'hAC;
  LUT3 aluResult_Z_3_s3 (
    .F(aluResult_Z_3_7),
    .I0(aluResult_Z_3_10),
    .I1(aluSubOp_Z[2]),
    .I2(aluSubOp_Z[3]) 
);
defparam aluResult_Z_3_s3.INIT=8'h40;
  LUT4 aluResult_Z_3_s4 (
    .F(aluResult_Z_3_8),
    .I0(aluResult_Z_3_11),
    .I1(aluResult_Z_3_12),
    .I2(aluResult_Z_3_13),
    .I3(aluSubOp_Z[2]) 
);
defparam aluResult_Z_3_s4.INIT=16'h0A03;
  LUT3 aluResult_Z_3_s5 (
    .F(aluResult_Z_3_9),
    .I0(n38_5),
    .I1(n16_1),
    .I2(aluOp_Z[0]) 
);
defparam aluResult_Z_3_s5.INIT=8'h53;
  LUT4 aluResult_Z_2_s2 (
    .F(aluResult_Z_2_6),
    .I0(aluResult_Z_2_9),
    .I1(aluResult_Z_2_10),
    .I2(aluResult_Z_2_11),
    .I3(aluOp_Z[1]) 
);
defparam aluResult_Z_2_s2.INIT=16'hEE0F;
  LUT2 aluResult_Z_2_s3 (
    .F(aluResult_Z_2_7),
    .I0(regDout_Z[1]),
    .I1(regDout_Z[0]) 
);
defparam aluResult_Z_2_s3.INIT=4'h8;
  LUT4 aluResult_Z_2_s4 (
    .F(aluResult_Z_2_8),
    .I0(ramDataOut[0]),
    .I1(ramDataOut[1]),
    .I2(aluSel_Z[1]),
    .I3(aluSel_Z[0]) 
);
defparam aluResult_Z_2_s4.INIT=16'h008F;
  LUT4 aluResult_Z_1_s1 (
    .F(aluResult_Z_1_5),
    .I0(aluResult_Z_1_7),
    .I1(aluResult_Z_1_8),
    .I2(aluResult_Z_1_9),
    .I3(aluSubOp_Z[3]) 
);
defparam aluResult_Z_1_s1.INIT=16'hEE0F;
  LUT4 aluResult_Z_1_s2 (
    .F(aluResult_Z_1_6),
    .I0(aluOp_Z[2]),
    .I1(aluResult_Z_1_10),
    .I2(aluOp_Z[1]),
    .I3(aluOpaSrc[1]) 
);
defparam aluResult_Z_1_s2.INIT=16'h0B71;
  LUT3 aluResult_Z_0_s2 (
    .F(aluResult_Z_0_6),
    .I0(aluResult_Z_0_8),
    .I1(aluResult_Z_0_9),
    .I2(aluSubOp_Z[3]) 
);
defparam aluResult_Z_0_s2.INIT=8'h3A;
  LUT3 aluResult_Z_0_s3 (
    .F(aluResult_Z_0_7),
    .I0(n19_1),
    .I1(n41_6),
    .I2(aluOp_Z[0]) 
);
defparam aluResult_Z_0_s3.INIT=8'h35;
  LUT4 aluResult_Z_3_s6 (
    .F(aluResult_Z_3_10),
    .I0(accDebug[3]),
    .I1(accDebug[2]),
    .I2(accDebug[1]),
    .I3(accDebug[0]) 
);
defparam aluResult_Z_3_s6.INIT=16'hFEE8;
  LUT4 aluResult_Z_3_s7 (
    .F(aluResult_Z_3_11),
    .I0(carryFlag_2),
    .I1(aluSubOp_Z[1]),
    .I2(aluResult_Z_3_14),
    .I3(aluSubOp_Z[3]) 
);
defparam aluResult_Z_3_s7.INIT=16'h00F4;
  LUT4 aluResult_Z_3_s8 (
    .F(aluResult_Z_3_12),
    .I0(aluSubOp_Z[3]),
    .I1(accDebug[3]),
    .I2(segD_3_52),
    .I3(aluSubOp_Z[1]) 
);
defparam aluResult_Z_3_s8.INIT=16'h1400;
  LUT4 aluResult_Z_3_s9 (
    .F(aluResult_Z_3_13),
    .I0(aluSubOp_Z[0]),
    .I1(aluResult_Z_3_15),
    .I2(aluSubOp_Z[1]),
    .I3(aluSubOp_Z[3]) 
);
defparam aluResult_Z_3_s9.INIT=16'h3E00;
  LUT4 aluResult_Z_2_s5 (
    .F(aluResult_Z_2_9),
    .I0(aluResult_Z_2_12),
    .I1(aluResult_Z_2_13),
    .I2(aluSubOp_Z[2]),
    .I3(aluSubOp_Z[3]) 
);
defparam aluResult_Z_2_s5.INIT=16'h3500;
  LUT4 aluResult_Z_2_s6 (
    .F(aluResult_Z_2_10),
    .I0(aluSubOp_Z[2]),
    .I1(aluResult_Z_2_14),
    .I2(aluSubOp_Z[3]),
    .I3(aluResult_Z_2_15) 
);
defparam aluResult_Z_2_s6.INIT=16'h000D;
  LUT3 aluResult_Z_2_s7 (
    .F(aluResult_Z_2_11),
    .I0(n17_1),
    .I1(n39_6),
    .I2(aluOp_Z[0]) 
);
defparam aluResult_Z_2_s7.INIT=8'h35;
  LUT4 aluResult_Z_1_s3 (
    .F(aluResult_Z_1_7),
    .I0(accDebug[0]),
    .I1(accDebug[3]),
    .I2(aluSubOp_Z[2]),
    .I3(segD_4_49) 
);
defparam aluResult_Z_1_s3.INIT=16'h7000;
  LUT4 aluResult_Z_1_s4 (
    .F(aluResult_Z_1_8),
    .I0(aluResult_Z_1_11),
    .I1(aluSubOp_Z[1]),
    .I2(aluSubOp_Z[2]),
    .I3(accDebug[1]) 
);
defparam aluResult_Z_1_s4.INIT=16'h0D02;
  LUT4 aluResult_Z_1_s5 (
    .F(aluResult_Z_1_9),
    .I0(aluResult_Z_1_12),
    .I1(aluResult_Z_1_13),
    .I2(aluSubOp_Z[2]),
    .I3(aluSubOp_Z[1]) 
);
defparam aluResult_Z_1_s5.INIT=16'hA3C0;
  LUT3 aluResult_Z_1_s6 (
    .F(aluResult_Z_1_10),
    .I0(n18_1),
    .I1(n40_6),
    .I2(aluOp_Z[0]) 
);
defparam aluResult_Z_1_s6.INIT=8'h35;
  LUT4 aluResult_Z_0_s4 (
    .F(aluResult_Z_0_8),
    .I0(carryFlag_2),
    .I1(aluResult_Z_0_10),
    .I2(aluSubOp_Z[0]),
    .I3(aluSubOp_Z[2]) 
);
defparam aluResult_Z_0_s4.INIT=16'h5C33;
  LUT4 aluResult_Z_0_s5 (
    .F(aluResult_Z_0_9),
    .I0(segD_4_49),
    .I1(aluResult_Z_0_11),
    .I2(aluResult_Z_0_12),
    .I3(aluSubOp_Z[2]) 
);
defparam aluResult_Z_0_s5.INIT=16'h0D33;
  LUT4 aluResult_Z_3_s10 (
    .F(aluResult_Z_3_14),
    .I0(accDebug[2]),
    .I1(accDebug[3]),
    .I2(aluSubOp_Z[1]),
    .I3(aluSubOp_Z[0]) 
);
defparam aluResult_Z_3_s10.INIT=16'hF50C;
  LUT4 aluResult_Z_3_s11 (
    .F(aluResult_Z_3_15),
    .I0(aluSubOp_Z[1]),
    .I1(accDebug[0]),
    .I2(segD_4_49),
    .I3(accDebug[3]) 
);
defparam aluResult_Z_3_s11.INIT=16'h4FB0;
  LUT4 aluResult_Z_2_s8 (
    .F(aluResult_Z_2_12),
    .I0(aluSubOp_Z[0]),
    .I1(aluSubOp_Z[1]),
    .I2(aluResult_Z_2_16),
    .I3(accDebug[2]) 
);
defparam aluResult_Z_2_s8.INIT=16'hE33E;
  LUT4 aluResult_Z_2_s9 (
    .F(aluResult_Z_2_13),
    .I0(accDebug[2]),
    .I1(accDebug[1]),
    .I2(accDebug[0]),
    .I3(accDebug[3]) 
);
defparam aluResult_Z_2_s9.INIT=16'h0017;
  LUT4 aluResult_Z_2_s10 (
    .F(aluResult_Z_2_14),
    .I0(accDebug[1]),
    .I1(accDebug[3]),
    .I2(aluSubOp_Z[1]),
    .I3(aluSubOp_Z[0]) 
);
defparam aluResult_Z_2_s10.INIT=16'h0ACF;
  LUT4 aluResult_Z_2_s11 (
    .F(aluResult_Z_2_15),
    .I0(aluSubOp_Z[2]),
    .I1(segD_3_48),
    .I2(aluResult_Z_2_17),
    .I3(aluSubOp_Z[1]) 
);
defparam aluResult_Z_2_s11.INIT=16'h415F;
  LUT4 aluResult_Z_1_s7 (
    .F(aluResult_Z_1_11),
    .I0(accDebug[0]),
    .I1(accDebug[1]),
    .I2(carryFlag_2),
    .I3(aluSubOp_Z[0]) 
);
defparam aluResult_Z_1_s7.INIT=16'h3CAA;
  LUT2 aluResult_Z_1_s8 (
    .F(aluResult_Z_1_12),
    .I0(aluSubOp_Z[0]),
    .I1(accDebug[2]) 
);
defparam aluResult_Z_1_s8.INIT=4'h4;
  LUT4 aluResult_Z_1_s9 (
    .F(aluResult_Z_1_13),
    .I0(aluSubOp_Z[0]),
    .I1(accDebug[1]),
    .I2(accDebug[0]),
    .I3(aluSubOp_Z[2]) 
);
defparam aluResult_Z_1_s9.INIT=16'hB1C3;
  LUT4 aluResult_Z_0_s6 (
    .F(aluResult_Z_0_10),
    .I0(accDebug[1]),
    .I1(accDebug[0]),
    .I2(aluSubOp_Z[2]),
    .I3(aluSubOp_Z[1]) 
);
defparam aluResult_Z_0_s6.INIT=16'h53C0;
  LUT4 aluResult_Z_0_s7 (
    .F(aluResult_Z_0_11),
    .I0(carryFlag_2),
    .I1(accDebug[0]),
    .I2(aluSubOp_Z[2]),
    .I3(aluSubOp_Z[0]) 
);
defparam aluResult_Z_0_s7.INIT=16'hC5CC;
  LUT3 aluResult_Z_0_s8 (
    .F(aluResult_Z_0_12),
    .I0(accDebug[3]),
    .I1(accDebug[2]),
    .I2(accDebug[0]) 
);
defparam aluResult_Z_0_s8.INIT=8'h01;
  LUT3 aluResult_Z_2_s12 (
    .F(aluResult_Z_2_16),
    .I0(accDebug[0]),
    .I1(accDebug[1]),
    .I2(aluSubOp_Z[1]) 
);
defparam aluResult_Z_2_s12.INIT=8'h3E;
  LUT3 aluResult_Z_2_s13 (
    .F(aluResult_Z_2_17),
    .I0(aluSubOp_Z[0]),
    .I1(aluSubOp_Z[1]),
    .I2(accDebug[2]) 
);
defparam aluResult_Z_2_s13.INIT=8'hE3;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(accDebug[0]),
    .I1(aluOpaSrc[0]),
    .I3(GND),
    .CIN(carryFlag_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(accDebug[1]),
    .I1(aluOpaSrc[1]),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(accDebug[2]),
    .I1(aluOpaSrc[2]),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n15_3),
    .I0(accDebug[3]),
    .I1(aluOpaSrc[3]),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n41_s1 (
    .SUM(n41_6),
    .COUT(n41_5),
    .I0(accDebug[0]),
    .I1(aluOpaSrc[0]),
    .I3(GND),
    .CIN(carryFlag_2) 
);
defparam n41_s1.ALU_MODE=1;
  ALU n40_s1 (
    .SUM(n40_6),
    .COUT(n40_5),
    .I0(accDebug[1]),
    .I1(aluOpaSrc[1]),
    .I3(GND),
    .CIN(n41_5) 
);
defparam n40_s1.ALU_MODE=1;
  ALU n39_s1 (
    .SUM(n39_6),
    .COUT(n39_5),
    .I0(accDebug[2]),
    .I1(aluOpaSrc[2]),
    .I3(GND),
    .CIN(n40_5) 
);
defparam n39_s1.ALU_MODE=1;
  ALU n38_s1 (
    .SUM(n38_5),
    .COUT(n37_5),
    .I0(accDebug[3]),
    .I1(aluOpaSrc[3]),
    .I3(GND),
    .CIN(n39_5) 
);
defparam n38_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* alu */
module decoderWithCc (
  cpuClk,
  n65_5,
  n53_5,
  immFetchActive_Z,
  n345_6,
  n337_7,
  accOut_2_10,
  aluResult_Z_2_5,
  aluResult_Z_0_12,
  n15_3,
  n37_5,
  cycle_Z,
  irOpr,
  immA1,
  immA2,
  irOpa,
  accDebug,
  aluOpaSrc,
  accWe_Z,
  tempWe_Z,
  regWe_Z,
  ramWe_Z,
  regSrcSel_Z,
  bankSelWe_Z,
  pairWe_Z,
  needImm_Z,
  pcLoadFromDec,
  stackPush_Z,
  stackPop_Z,
  carryFlag_2,
  aluOp_Z,
  aluSubOp_Z,
  aluSel_Z,
  bankSelData_Z,
  pairAddr_Z,
  pcLoadDataFromDec
)
;
input cpuClk;
input n65_5;
input n53_5;
input immFetchActive_Z;
input n345_6;
input n337_7;
input accOut_2_10;
input aluResult_Z_2_5;
input aluResult_Z_0_12;
input n15_3;
input n37_5;
input [2:0] cycle_Z;
input [3:0] irOpr;
input [3:0] immA1;
input [3:0] immA2;
input [3:0] irOpa;
input [3:0] accDebug;
input [3:2] aluOpaSrc;
output accWe_Z;
output tempWe_Z;
output regWe_Z;
output ramWe_Z;
output regSrcSel_Z;
output bankSelWe_Z;
output pairWe_Z;
output needImm_Z;
output pcLoadFromDec;
output stackPush_Z;
output stackPop_Z;
output carryFlag_2;
output [3:0] aluOp_Z;
output [3:0] aluSubOp_Z;
output [1:0] aluSel_Z;
output [3:0] bankSelData_Z;
output [3:1] pairAddr_Z;
output [11:0] pcLoadDataFromDec;
wire n18_5;
wire n280_39;
wire n284_28;
wire carryFlag_8;
wire n289_31;
wire n305_27;
wire n304_27;
wire n303_27;
wire n302_27;
wire n301_27;
wire n300_27;
wire n299_27;
wire n298_27;
wire n297_27;
wire n296_27;
wire n295_27;
wire n294_27;
wire n293_27;
wire n291_27;
wire n279_22;
wire n269_30;
wire n268_31;
wire n266_29;
wire n309_8;
wire n308_8;
wire n307_8;
wire n306_11;
wire n292_10;
wire n290_9;
wire n288_10;
wire n286_9;
wire n278_8;
wire n277_8;
wire n276_8;
wire n275_8;
wire n274_8;
wire n273_8;
wire n272_8;
wire n271_8;
wire n270_8;
wire n280_40;
wire n280_41;
wire n280_42;
wire n280_43;
wire n283_28;
wire n283_29;
wire n284_29;
wire carryFlag_9;
wire carryFlag_10;
wire n293_28;
wire n279_23;
wire n269_31;
wire n268_32;
wire n266_30;
wire n306_12;
wire n280_44;
wire n280_45;
wire n280_46;
wire n280_47;
wire n280_48;
wire n280_50;
wire n280_51;
wire n280_52;
wire n280_53;
wire n284_31;
wire carryFlag_11;
wire n279_24;
wire n269_32;
wire n268_33;
wire n280_54;
wire n280_55;
wire n280_56;
wire n280_58;
wire n269_33;
wire n280_59;
wire n280_60;
wire n280_61;
wire n280_62;
wire n280_63;
wire n280_64;
wire n280_65;
wire n280_66;
wire n286_12;
wire n267_68;
wire n280_68;
wire n284_33;
wire n278_11;
wire n289_34;
wire n280_70;
wire n283_31;
wire VCC;
wire GND;
  LUT3 n18_s2 (
    .F(n18_5),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[2]) 
);
defparam n18_s2.INIT=8'h40;
  LUT4 n280_s35 (
    .F(n280_39),
    .I0(n280_40),
    .I1(n280_41),
    .I2(n280_42),
    .I3(n280_43) 
);
defparam n280_s35.INIT=16'h000D;
  LUT4 n284_s21 (
    .F(n284_28),
    .I0(n284_29),
    .I1(n283_28),
    .I2(n284_33),
    .I3(n283_29) 
);
defparam n284_s21.INIT=16'h007F;
  LUT4 carryFlag_s6 (
    .F(carryFlag_8),
    .I0(carryFlag_9),
    .I1(n283_28),
    .I2(carryFlag_10),
    .I3(n53_5) 
);
defparam carryFlag_s6.INIT=16'h7000;
  LUT4 n289_s22 (
    .F(n289_31),
    .I0(irOpr[0]),
    .I1(irOpr[3]),
    .I2(irOpr[2]),
    .I3(n289_34) 
);
defparam n289_s22.INIT=16'h1800;
  LUT2 n305_s20 (
    .F(n305_27),
    .I0(immA1[0]),
    .I1(n293_27) 
);
defparam n305_s20.INIT=4'h8;
  LUT2 n304_s20 (
    .F(n304_27),
    .I0(immA1[1]),
    .I1(n293_27) 
);
defparam n304_s20.INIT=4'h8;
  LUT2 n303_s20 (
    .F(n303_27),
    .I0(immA1[2]),
    .I1(n293_27) 
);
defparam n303_s20.INIT=4'h8;
  LUT2 n302_s20 (
    .F(n302_27),
    .I0(immA1[3]),
    .I1(n293_27) 
);
defparam n302_s20.INIT=4'h8;
  LUT2 n301_s20 (
    .F(n301_27),
    .I0(immA2[0]),
    .I1(n293_27) 
);
defparam n301_s20.INIT=4'h8;
  LUT2 n300_s20 (
    .F(n300_27),
    .I0(immA2[1]),
    .I1(n293_27) 
);
defparam n300_s20.INIT=4'h8;
  LUT2 n299_s20 (
    .F(n299_27),
    .I0(immA2[2]),
    .I1(n293_27) 
);
defparam n299_s20.INIT=4'h8;
  LUT2 n298_s20 (
    .F(n298_27),
    .I0(immA2[3]),
    .I1(n293_27) 
);
defparam n298_s20.INIT=4'h8;
  LUT2 n297_s20 (
    .F(n297_27),
    .I0(irOpa[0]),
    .I1(n293_27) 
);
defparam n297_s20.INIT=4'h8;
  LUT2 n296_s20 (
    .F(n296_27),
    .I0(irOpa[1]),
    .I1(n293_27) 
);
defparam n296_s20.INIT=4'h8;
  LUT2 n295_s20 (
    .F(n295_27),
    .I0(irOpa[2]),
    .I1(n293_27) 
);
defparam n295_s20.INIT=4'h8;
  LUT2 n294_s20 (
    .F(n294_27),
    .I0(irOpa[3]),
    .I1(n293_27) 
);
defparam n294_s20.INIT=4'h8;
  LUT4 n293_s20 (
    .F(n293_27),
    .I0(irOpr[1]),
    .I1(immFetchActive_Z),
    .I2(n53_5),
    .I3(n293_28) 
);
defparam n293_s20.INIT=16'h4000;
  LUT4 n291_s20 (
    .F(n291_27),
    .I0(immFetchActive_Z),
    .I1(irOpr[1]),
    .I2(n53_5),
    .I3(n293_28) 
);
defparam n291_s20.INIT=16'h1000;
  LUT4 n279_s17 (
    .F(n279_22),
    .I0(n279_23),
    .I1(irOpr[2]),
    .I2(n53_5),
    .I3(irOpr[3]) 
);
defparam n279_s17.INIT=16'h7000;
  LUT4 n269_s21 (
    .F(n269_30),
    .I0(irOpr[1]),
    .I1(irOpr[2]),
    .I2(n269_31),
    .I3(irOpr[3]) 
);
defparam n269_s21.INIT=16'h0D00;
  LUT2 n268_s22 (
    .F(n268_31),
    .I0(irOpr[1]),
    .I1(n268_32) 
);
defparam n268_s22.INIT=4'h8;
  LUT3 n266_s21 (
    .F(n266_29),
    .I0(irOpr[1]),
    .I1(n266_30),
    .I2(irOpr[3]) 
);
defparam n266_s21.INIT=8'hD0;
  LUT2 n309_s3 (
    .F(n309_8),
    .I0(irOpa[1]),
    .I1(n306_11) 
);
defparam n309_s3.INIT=4'h8;
  LUT2 n308_s3 (
    .F(n308_8),
    .I0(irOpa[2]),
    .I1(n306_11) 
);
defparam n308_s3.INIT=4'h8;
  LUT2 n307_s3 (
    .F(n307_8),
    .I0(irOpa[3]),
    .I1(n306_11) 
);
defparam n307_s3.INIT=4'h8;
  LUT4 n306_s6 (
    .F(n306_11),
    .I0(irOpa[0]),
    .I1(n306_12),
    .I2(n53_5),
    .I3(n284_29) 
);
defparam n306_s6.INIT=16'h4000;
  LUT2 n292_s5 (
    .F(n292_10),
    .I0(irOpr[0]),
    .I1(n293_27) 
);
defparam n292_s5.INIT=4'h8;
  LUT4 n290_s4 (
    .F(n290_9),
    .I0(irOpr[2]),
    .I1(irOpr[0]),
    .I2(irOpr[3]),
    .I3(n289_34) 
);
defparam n290_s4.INIT=16'h4000;
  LUT4 n288_s5 (
    .F(n288_10),
    .I0(irOpr[0]),
    .I1(irOpr[1]),
    .I2(n53_5),
    .I3(n283_28) 
);
defparam n288_s5.INIT=16'h1000;
  LUT4 n286_s4 (
    .F(n286_9),
    .I0(irOpa[3]),
    .I1(n286_12),
    .I2(n53_5),
    .I3(n283_28) 
);
defparam n286_s4.INIT=16'h4000;
  LUT4 n278_s3 (
    .F(n278_8),
    .I0(irOpa[1]),
    .I1(irOpa[2]),
    .I2(n278_11),
    .I3(n270_8) 
);
defparam n278_s3.INIT=16'h4000;
  LUT2 n277_s3 (
    .F(n277_8),
    .I0(accDebug[0]),
    .I1(n278_8) 
);
defparam n277_s3.INIT=4'h8;
  LUT2 n276_s3 (
    .F(n276_8),
    .I0(accDebug[1]),
    .I1(n278_8) 
);
defparam n276_s3.INIT=4'h8;
  LUT2 n275_s3 (
    .F(n275_8),
    .I0(accDebug[2]),
    .I1(n278_8) 
);
defparam n275_s3.INIT=4'h8;
  LUT2 n274_s3 (
    .F(n274_8),
    .I0(accDebug[3]),
    .I1(n278_8) 
);
defparam n274_s3.INIT=4'h8;
  LUT4 n273_s3 (
    .F(n273_8),
    .I0(irOpa[0]),
    .I1(irOpr[0]),
    .I2(irOpr[1]),
    .I3(n283_28) 
);
defparam n273_s3.INIT=16'h8000;
  LUT4 n272_s3 (
    .F(n272_8),
    .I0(irOpa[1]),
    .I1(irOpr[0]),
    .I2(irOpr[1]),
    .I3(n283_28) 
);
defparam n272_s3.INIT=16'h8000;
  LUT4 n271_s3 (
    .F(n271_8),
    .I0(irOpa[2]),
    .I1(irOpr[0]),
    .I2(irOpr[1]),
    .I3(n283_28) 
);
defparam n271_s3.INIT=16'h8000;
  LUT4 n270_s3 (
    .F(n270_8),
    .I0(irOpa[3]),
    .I1(irOpr[0]),
    .I2(irOpr[1]),
    .I3(n283_28) 
);
defparam n270_s3.INIT=16'h8000;
  LUT4 n280_s36 (
    .F(n280_40),
    .I0(n280_44),
    .I1(n345_6),
    .I2(n280_45),
    .I3(n280_46) 
);
defparam n280_s36.INIT=16'hBF00;
  LUT4 n280_s37 (
    .F(n280_41),
    .I0(irOpa[1]),
    .I1(n280_47),
    .I2(n280_48),
    .I3(irOpa[2]) 
);
defparam n280_s37.INIT=16'h0100;
  LUT4 n280_s38 (
    .F(n280_42),
    .I0(n280_47),
    .I1(n280_48),
    .I2(n280_70),
    .I3(n280_50) 
);
defparam n280_s38.INIT=16'hFE00;
  LUT4 n280_s39 (
    .F(n280_43),
    .I0(n280_51),
    .I1(n280_44),
    .I2(n280_52),
    .I3(n280_53) 
);
defparam n280_s39.INIT=16'hEF00;
  LUT2 n283_s21 (
    .F(n283_28),
    .I0(irOpr[2]),
    .I1(irOpr[3]) 
);
defparam n283_s21.INIT=4'h8;
  LUT4 n283_s22 (
    .F(n283_29),
    .I0(n284_29),
    .I1(irOpr[3]),
    .I2(irOpr[2]),
    .I3(n53_5) 
);
defparam n283_s22.INIT=16'h2C00;
  LUT2 n284_s22 (
    .F(n284_29),
    .I0(irOpr[0]),
    .I1(irOpr[1]) 
);
defparam n284_s22.INIT=4'h4;
  LUT4 carryFlag_s7 (
    .F(carryFlag_9),
    .I0(irOpa[2]),
    .I1(carryFlag_11),
    .I2(irOpa[3]),
    .I3(irOpr[0]) 
);
defparam carryFlag_s7.INIT=16'hA8EF;
  LUT3 carryFlag_s8 (
    .F(carryFlag_10),
    .I0(irOpr[1]),
    .I1(irOpr[3]),
    .I2(n283_29) 
);
defparam carryFlag_s8.INIT=8'h78;
  LUT2 n293_s21 (
    .F(n293_28),
    .I0(irOpr[3]),
    .I1(irOpr[2]) 
);
defparam n293_s21.INIT=4'h4;
  LUT4 n279_s18 (
    .F(n279_23),
    .I0(n337_7),
    .I1(irOpa[3]),
    .I2(n279_24),
    .I3(irOpr[1]) 
);
defparam n279_s18.INIT=16'h4300;
  LUT2 n269_s22 (
    .F(n269_31),
    .I0(n269_32),
    .I1(irOpr[0]) 
);
defparam n269_s22.INIT=4'h1;
  LUT4 n268_s23 (
    .F(n268_32),
    .I0(n268_33),
    .I1(irOpr[0]),
    .I2(irOpr[2]),
    .I3(irOpr[3]) 
);
defparam n268_s23.INIT=16'hE330;
  LUT3 n266_s22 (
    .F(n266_30),
    .I0(n284_33),
    .I1(irOpr[0]),
    .I2(irOpr[2]) 
);
defparam n266_s22.INIT=8'hE3;
  LUT2 n306_s7 (
    .F(n306_12),
    .I0(irOpr[2]),
    .I1(irOpr[3]) 
);
defparam n306_s7.INIT=4'h1;
  LUT4 n280_s40 (
    .F(n280_44),
    .I0(n280_54),
    .I1(n280_55),
    .I2(accOut_2_10),
    .I3(n280_56) 
);
defparam n280_s40.INIT=16'h0B00;
  LUT3 n280_s41 (
    .F(n280_45),
    .I0(accOut_2_10),
    .I1(carryFlag_2),
    .I2(n280_51) 
);
defparam n280_s41.INIT=8'h0D;
  LUT4 n280_s42 (
    .F(n280_46),
    .I0(n280_68),
    .I1(irOpa[3]),
    .I2(irOpr[0]),
    .I3(n283_28) 
);
defparam n280_s42.INIT=16'h1000;
  LUT3 n280_s43 (
    .F(n280_47),
    .I0(n280_54),
    .I1(n280_55),
    .I2(n280_56) 
);
defparam n280_s43.INIT=8'hB0;
  LUT4 n280_s44 (
    .F(n280_48),
    .I0(aluResult_Z_2_5),
    .I1(aluOpaSrc[2]),
    .I2(aluOpaSrc[3]),
    .I3(aluOp_Z[3]) 
);
defparam n280_s44.INIT=16'h007F;
  LUT4 n280_s46 (
    .F(n280_50),
    .I0(carryFlag_2),
    .I1(accOut_2_10),
    .I2(irOpr[0]),
    .I3(n283_28) 
);
defparam n280_s46.INIT=16'h0F77;
  LUT4 n280_s47 (
    .F(n280_51),
    .I0(aluResult_Z_2_5),
    .I1(aluOpaSrc[2]),
    .I2(aluOpaSrc[3]),
    .I3(n280_58) 
);
defparam n280_s47.INIT=16'h7F00;
  LUT4 n280_s48 (
    .F(n280_52),
    .I0(carryFlag_2),
    .I1(accOut_2_10),
    .I2(irOpa[1]),
    .I3(irOpa[0]) 
);
defparam n280_s48.INIT=16'hB0BB;
  LUT4 n280_s49 (
    .F(n280_53),
    .I0(n345_6),
    .I1(irOpr[0]),
    .I2(irOpa[3]),
    .I3(n283_28) 
);
defparam n280_s49.INIT=16'h4000;
  LUT4 n284_s24 (
    .F(n284_31),
    .I0(cycle_Z[0]),
    .I1(irOpa[3]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam n284_s24.INIT=16'h4000;
  LUT4 carryFlag_s9 (
    .F(carryFlag_11),
    .I0(accOut_2_10),
    .I1(irOpa[1]),
    .I2(irOpa[0]),
    .I3(irOpa[3]) 
);
defparam carryFlag_s9.INIT=16'hBE23;
  LUT3 n279_s19 (
    .F(n279_24),
    .I0(irOpa[0]),
    .I1(irOpa[2]),
    .I2(irOpr[0]) 
);
defparam n279_s19.INIT=8'hD0;
  LUT4 n269_s23 (
    .F(n269_32),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[2]),
    .I2(n337_7),
    .I3(n269_33) 
);
defparam n269_s23.INIT=16'h8000;
  LUT4 n268_s24 (
    .F(n268_33),
    .I0(irOpa[1]),
    .I1(irOpa[0]),
    .I2(irOpa[2]),
    .I3(n284_31) 
);
defparam n268_s24.INIT=16'hF400;
  LUT4 n280_s50 (
    .F(n280_54),
    .I0(n280_59),
    .I1(n280_60),
    .I2(aluSubOp_Z[3]),
    .I3(aluSubOp_Z[2]) 
);
defparam n280_s50.INIT=16'h0A03;
  LUT4 n280_s51 (
    .F(n280_55),
    .I0(n280_61),
    .I1(n280_62),
    .I2(aluSubOp_Z[3]),
    .I3(aluOp_Z[2]) 
);
defparam n280_s51.INIT=16'hBF00;
  LUT3 n280_s52 (
    .F(n280_56),
    .I0(aluOp_Z[2]),
    .I1(n280_63),
    .I2(aluOp_Z[3]) 
);
defparam n280_s52.INIT=8'hE0;
  LUT4 n280_s54 (
    .F(n280_58),
    .I0(aluOp_Z[0]),
    .I1(aluOp_Z[3]),
    .I2(aluOp_Z[2]),
    .I3(aluOp_Z[1]) 
);
defparam n280_s54.INIT=16'h1000;
  LUT4 n269_s24 (
    .F(n269_33),
    .I0(irOpa[2]),
    .I1(cycle_Z[0]),
    .I2(irOpa[3]),
    .I3(irOpr[1]) 
);
defparam n269_s24.INIT=16'h1000;
  LUT4 n280_s55 (
    .F(n280_59),
    .I0(accDebug[0]),
    .I1(n280_64),
    .I2(aluSubOp_Z[0]),
    .I3(aluSubOp_Z[1]) 
);
defparam n280_s55.INIT=16'hF53C;
  LUT4 n280_s56 (
    .F(n280_60),
    .I0(n280_65),
    .I1(carryFlag_2),
    .I2(aluSubOp_Z[0]),
    .I3(aluSubOp_Z[1]) 
);
defparam n280_s56.INIT=16'h3A00;
  LUT4 n280_s57 (
    .F(n280_61),
    .I0(accDebug[1]),
    .I1(aluSubOp_Z[0]),
    .I2(aluSubOp_Z[2]),
    .I3(aluResult_Z_0_12) 
);
defparam n280_s57.INIT=16'h0100;
  LUT4 n280_s58 (
    .F(n280_62),
    .I0(n280_66),
    .I1(aluSubOp_Z[1]),
    .I2(carryFlag_2),
    .I3(aluSubOp_Z[2]) 
);
defparam n280_s58.INIT=16'h0FBB;
  LUT3 n280_s59 (
    .F(n280_63),
    .I0(n15_3),
    .I1(n37_5),
    .I2(aluOp_Z[0]) 
);
defparam n280_s59.INIT=8'hC5;
  LUT3 n280_s60 (
    .F(n280_64),
    .I0(carryFlag_2),
    .I1(accDebug[3]),
    .I2(aluSubOp_Z[0]) 
);
defparam n280_s60.INIT=8'hC5;
  LUT4 n280_s61 (
    .F(n280_65),
    .I0(accDebug[3]),
    .I1(accDebug[2]),
    .I2(accDebug[1]),
    .I3(accDebug[0]) 
);
defparam n280_s61.INIT=16'h8000;
  LUT4 n280_s62 (
    .F(n280_66),
    .I0(accDebug[2]),
    .I1(accDebug[1]),
    .I2(accDebug[3]),
    .I3(aluSubOp_Z[0]) 
);
defparam n280_s62.INIT=16'h1F00;
  LUT4 n286_s6 (
    .F(n286_12),
    .I0(n337_7),
    .I1(irOpa[2]),
    .I2(irOpr[0]),
    .I3(irOpr[1]) 
);
defparam n286_s6.INIT=16'h0E00;
  LUT4 n267_s47 (
    .F(n267_68),
    .I0(irOpr[3]),
    .I1(irOpr[0]),
    .I2(irOpr[1]),
    .I3(irOpr[2]) 
);
defparam n267_s47.INIT=16'h9A00;
  LUT4 n280_s63 (
    .F(n280_68),
    .I0(irOpa[2]),
    .I1(carryFlag_2),
    .I2(irOpa[1]),
    .I3(irOpa[0]) 
);
defparam n280_s63.INIT=16'h1000;
  LUT4 n284_s25 (
    .F(n284_33),
    .I0(irOpa[0]),
    .I1(irOpa[1]),
    .I2(irOpa[2]),
    .I3(n284_31) 
);
defparam n284_s25.INIT=16'hFB00;
  LUT4 n278_s5 (
    .F(n278_11),
    .I0(irOpa[0]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam n278_s5.INIT=16'h8000;
  LUT4 n289_s24 (
    .F(n289_34),
    .I0(irOpr[1]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(cycle_Z[2]) 
);
defparam n289_s24.INIT=16'h8000;
  LUT3 n280_s64 (
    .F(n280_70),
    .I0(irOpr[2]),
    .I1(irOpr[3]),
    .I2(accOut_2_10) 
);
defparam n280_s64.INIT=8'h70;
  LUT4 n283_s23 (
    .F(n283_31),
    .I0(irOpr[2]),
    .I1(irOpr[3]),
    .I2(irOpr[1]),
    .I3(n283_29) 
);
defparam n283_s23.INIT=16'h00F7;
  DFFC aluOp_3_s0 (
    .Q(aluOp_Z[3]),
    .D(n266_29),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluOp_2_s0 (
    .Q(aluOp_Z[2]),
    .D(n267_68),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluOp_1_s0 (
    .Q(aluOp_Z[1]),
    .D(n268_31),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluOp_0_s0 (
    .Q(aluOp_Z[0]),
    .D(n269_30),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSubOp_3_s0 (
    .Q(aluSubOp_Z[3]),
    .D(n270_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSubOp_2_s0 (
    .Q(aluSubOp_Z[2]),
    .D(n271_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSubOp_1_s0 (
    .Q(aluSubOp_Z[1]),
    .D(n272_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSubOp_0_s0 (
    .Q(aluSubOp_Z[0]),
    .D(n273_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC accWe_s0 (
    .Q(accWe_Z),
    .D(n279_22),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC tempWe_s0 (
    .Q(tempWe_Z),
    .D(n18_5),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC regWe_s0 (
    .Q(regWe_Z),
    .D(n289_31),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC ramWe_s0 (
    .Q(ramWe_Z),
    .D(n286_9),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSel_1_s0 (
    .Q(aluSel_Z[1]),
    .D(n283_31),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC aluSel_0_s0 (
    .Q(aluSel_Z[0]),
    .D(n284_28),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC regSrcSel_s0 (
    .Q(regSrcSel_Z),
    .D(n290_9),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC bankSelWe_s0 (
    .Q(bankSelWe_Z),
    .D(n278_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC bankSelData_3_s0 (
    .Q(bankSelData_Z[3]),
    .D(n274_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC bankSelData_2_s0 (
    .Q(bankSelData_Z[2]),
    .D(n275_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC bankSelData_1_s0 (
    .Q(bankSelData_Z[1]),
    .D(n276_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC bankSelData_0_s0 (
    .Q(bankSelData_Z[0]),
    .D(n277_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pairWe_s0 (
    .Q(pairWe_Z),
    .D(n306_11),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pairAddr_3_s0 (
    .Q(pairAddr_Z[3]),
    .D(n307_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pairAddr_2_s0 (
    .Q(pairAddr_Z[2]),
    .D(n308_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pairAddr_1_s0 (
    .Q(pairAddr_Z[1]),
    .D(n309_8),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC needImm_s0 (
    .Q(needImm_Z),
    .D(n291_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoad_s0 (
    .Q(pcLoadFromDec),
    .D(n293_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_11_s0 (
    .Q(pcLoadDataFromDec[11]),
    .D(n294_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_10_s0 (
    .Q(pcLoadDataFromDec[10]),
    .D(n295_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_9_s0 (
    .Q(pcLoadDataFromDec[9]),
    .D(n296_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_8_s0 (
    .Q(pcLoadDataFromDec[8]),
    .D(n297_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_7_s0 (
    .Q(pcLoadDataFromDec[7]),
    .D(n298_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_6_s0 (
    .Q(pcLoadDataFromDec[6]),
    .D(n299_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_5_s0 (
    .Q(pcLoadDataFromDec[5]),
    .D(n300_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_4_s0 (
    .Q(pcLoadDataFromDec[4]),
    .D(n301_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_3_s0 (
    .Q(pcLoadDataFromDec[3]),
    .D(n302_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_2_s0 (
    .Q(pcLoadDataFromDec[2]),
    .D(n303_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_1_s0 (
    .Q(pcLoadDataFromDec[1]),
    .D(n304_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC pcLoadData_0_s0 (
    .Q(pcLoadDataFromDec[0]),
    .D(n305_27),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC stackPush_s0 (
    .Q(stackPush_Z),
    .D(n292_10),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFC stackPop_s0 (
    .Q(stackPop_Z),
    .D(n288_10),
    .CLK(cpuClk),
    .CLEAR(n65_5) 
);
  DFFCE carryFlag_s1 (
    .Q(carryFlag_2),
    .D(n280_39),
    .CLK(cpuClk),
    .CE(carryFlag_8),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* decoderWithCc */
module cpuTop (
  cpuClk,
  n65_5,
  n16_6,
  n17_8,
  n15_6,
  segD_3_52,
  segD_4_49,
  segD_3_48,
  cycle_Z,
  accDebug,
  pcAddr
)
;
input cpuClk;
input n65_5;
input n16_6;
input n17_8;
input n15_6;
input segD_3_52;
input segD_4_49;
input segD_3_48;
output [2:0] cycle_Z;
output [3:0] accDebug;
output [11:0] pcAddr;
wire aluOpaSrc_3_4;
wire aluOpaSrc_2_4;
wire aluOpaSrc_1_4;
wire aluOpaSrc_0_4;
wire n53_5;
wire irOprLatch_Z_3;
wire irOpaLatch_Z_3;
wire immA1Latch_Z;
wire irOpaLatch_Z;
wire immA2Latch_Z;
wire irOprLatch_Z;
wire immFetchActive_Z;
wire nibble_1_8;
wire nibble_3_8;
wire \regs[3]_3_9 ;
wire n337_7;
wire n345_6;
wire stackPcLoad_Z;
wire accOut_2_10;
wire n15_3;
wire n37_5;
wire aluResult_Z_2_5;
wire aluResult_Z_0_12;
wire accWe_Z;
wire tempWe_Z;
wire regWe_Z;
wire ramWe_Z;
wire regSrcSel_Z;
wire bankSelWe_Z;
wire pairWe_Z;
wire needImm_Z;
wire pcLoadFromDec;
wire stackPush_Z;
wire stackPop_Z;
wire carryFlag_2;
wire [3:0] aluOpaSrc;
wire [3:0] irOpr;
wire [3:0] irOpa;
wire [3:0] immA2;
wire [3:0] immA1;
wire [3:0] bankSel;
wire [2:0] romData;
wire [3:0] ramDataOut;
wire [7:0] pairDout_Z;
wire [3:0] regDout_Z;
wire [11:0] \stackMem[2] ;
wire [2:0] sp_Z;
wire [3:0] tempOut_Z;
wire [3:0] aluResult_Z;
wire [3:0] aluOp_Z;
wire [3:0] aluSubOp_Z;
wire [1:0] aluSel_Z;
wire [3:0] bankSelData_Z;
wire [3:1] pairAddr_Z;
wire [11:0] pcLoadDataFromDec;
wire VCC;
wire GND;
  LUT4 aluOpaSrc_3_s0 (
    .F(aluOpaSrc[3]),
    .I0(aluSel_Z[0]),
    .I1(ramDataOut[3]),
    .I2(aluOpaSrc_3_4),
    .I3(aluSel_Z[1]) 
);
defparam aluOpaSrc_3_s0.INIT=16'h440F;
  LUT4 aluOpaSrc_2_s0 (
    .F(aluOpaSrc[2]),
    .I0(aluSel_Z[0]),
    .I1(ramDataOut[2]),
    .I2(aluOpaSrc_2_4),
    .I3(aluSel_Z[1]) 
);
defparam aluOpaSrc_2_s0.INIT=16'h440F;
  LUT4 aluOpaSrc_1_s0 (
    .F(aluOpaSrc[1]),
    .I0(aluSel_Z[0]),
    .I1(ramDataOut[1]),
    .I2(aluOpaSrc_1_4),
    .I3(aluSel_Z[1]) 
);
defparam aluOpaSrc_1_s0.INIT=16'h440F;
  LUT4 aluOpaSrc_0_s0 (
    .F(aluOpaSrc[0]),
    .I0(aluSel_Z[0]),
    .I1(ramDataOut[0]),
    .I2(aluOpaSrc_0_4),
    .I3(aluSel_Z[1]) 
);
defparam aluOpaSrc_0_s0.INIT=16'h440F;
  LUT3 aluOpaSrc_3_s1 (
    .F(aluOpaSrc_3_4),
    .I0(regDout_Z[3]),
    .I1(irOpa[3]),
    .I2(aluSel_Z[0]) 
);
defparam aluOpaSrc_3_s1.INIT=8'h35;
  LUT3 aluOpaSrc_2_s1 (
    .F(aluOpaSrc_2_4),
    .I0(regDout_Z[2]),
    .I1(irOpa[2]),
    .I2(aluSel_Z[0]) 
);
defparam aluOpaSrc_2_s1.INIT=8'h35;
  LUT3 aluOpaSrc_1_s1 (
    .F(aluOpaSrc_1_4),
    .I0(regDout_Z[1]),
    .I1(irOpa[1]),
    .I2(aluSel_Z[0]) 
);
defparam aluOpaSrc_1_s1.INIT=8'h35;
  LUT3 aluOpaSrc_0_s1 (
    .F(aluOpaSrc_0_4),
    .I0(regDout_Z[0]),
    .I1(irOpa[0]),
    .I2(aluSel_Z[0]) 
);
defparam aluOpaSrc_0_s1.INIT=8'h35;
  DFFCE irOpr_2_s0 (
    .Q(irOpr[2]),
    .D(romData[2]),
    .CLK(cpuClk),
    .CE(irOprLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpr_1_s0 (
    .Q(irOpr[1]),
    .D(nibble_1_8),
    .CLK(cpuClk),
    .CE(irOprLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpr_0_s0 (
    .Q(irOpr[0]),
    .D(romData[0]),
    .CLK(cpuClk),
    .CE(irOprLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpa_3_s0 (
    .Q(irOpa[3]),
    .D(nibble_3_8),
    .CLK(cpuClk),
    .CE(irOpaLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpa_2_s0 (
    .Q(irOpa[2]),
    .D(romData[2]),
    .CLK(cpuClk),
    .CE(irOpaLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpa_1_s0 (
    .Q(irOpa[1]),
    .D(nibble_1_8),
    .CLK(cpuClk),
    .CE(irOpaLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpa_0_s0 (
    .Q(irOpa[0]),
    .D(romData[0]),
    .CLK(cpuClk),
    .CE(irOpaLatch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA2_3_s0 (
    .Q(immA2[3]),
    .D(nibble_3_8),
    .CLK(cpuClk),
    .CE(immA2Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA2_2_s0 (
    .Q(immA2[2]),
    .D(romData[2]),
    .CLK(cpuClk),
    .CE(immA2Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA2_1_s0 (
    .Q(immA2[1]),
    .D(nibble_1_8),
    .CLK(cpuClk),
    .CE(immA2Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA2_0_s0 (
    .Q(immA2[0]),
    .D(romData[0]),
    .CLK(cpuClk),
    .CE(immA2Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA1_3_s0 (
    .Q(immA1[3]),
    .D(nibble_3_8),
    .CLK(cpuClk),
    .CE(immA1Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA1_2_s0 (
    .Q(immA1[2]),
    .D(romData[2]),
    .CLK(cpuClk),
    .CE(immA1Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA1_1_s0 (
    .Q(immA1[1]),
    .D(nibble_1_8),
    .CLK(cpuClk),
    .CE(immA1Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE immA1_0_s0 (
    .Q(immA1[0]),
    .D(romData[0]),
    .CLK(cpuClk),
    .CE(immA1Latch_Z),
    .CLEAR(n65_5) 
);
  DFFCE bankSel_3_s0 (
    .Q(bankSel[3]),
    .D(bankSelData_Z[3]),
    .CLK(cpuClk),
    .CE(bankSelWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE bankSel_2_s0 (
    .Q(bankSel[2]),
    .D(bankSelData_Z[2]),
    .CLK(cpuClk),
    .CE(bankSelWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE bankSel_1_s0 (
    .Q(bankSel[1]),
    .D(bankSelData_Z[1]),
    .CLK(cpuClk),
    .CE(bankSelWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE bankSel_0_s0 (
    .Q(bankSel[0]),
    .D(bankSelData_Z[0]),
    .CLK(cpuClk),
    .CE(bankSelWe_Z),
    .CLEAR(n65_5) 
);
  DFFCE irOpr_3_s0 (
    .Q(irOpr[3]),
    .D(nibble_3_8),
    .CLK(cpuClk),
    .CE(irOprLatch_Z),
    .CLEAR(n65_5) 
);
  cpuMicrocycle uMc (
    .n16_6(n16_6),
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .n17_8(n17_8),
    .n15_6(n15_6),
    .needImm_Z(needImm_Z),
    .n53_5(n53_5),
    .irOprLatch_Z_3(irOprLatch_Z_3),
    .irOpaLatch_Z_3(irOpaLatch_Z_3),
    .immA1Latch_Z(immA1Latch_Z),
    .irOpaLatch_Z(irOpaLatch_Z),
    .immA2Latch_Z(immA2Latch_Z),
    .irOprLatch_Z(irOprLatch_Z),
    .immFetchActive_Z(immFetchActive_Z),
    .cycle_Z(cycle_Z[2:0])
);
  pc uPc (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .stackPcLoad_Z(stackPcLoad_Z),
    .pcLoadFromDec(pcLoadFromDec),
    .\stackMem[2] (\stackMem[2] [11:0]),
    .sp_Z(sp_Z[2:0]),
    .pcLoadDataFromDec(pcLoadDataFromDec[11:0]),
    .cycle_Z(cycle_Z[2:0]),
    .pcAddr(pcAddr[11:0])
);
  rom uRom (
    .cpuClk(cpuClk),
    .irOprLatch_Z_3(irOprLatch_Z_3),
    .irOpaLatch_Z_3(irOpaLatch_Z_3),
    .pcAddr(pcAddr[11:0]),
    .cycle_Z(cycle_Z[2:0]),
    .nibble_1_8(nibble_1_8),
    .nibble_3_8(nibble_3_8),
    .romData_0(romData[0]),
    .romData_2(romData[2])
);
  ram uRam (
    .ramWe_Z(ramWe_Z),
    .cpuClk(cpuClk),
    .accDebug(accDebug[3:0]),
    .pairDout_Z(pairDout_Z[7:0]),
    .bankSel(bankSel[3:0]),
    .ramDataOut(ramDataOut[3:0])
);
  registerFile uRegisters (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .regSrcSel_Z(regSrcSel_Z),
    .pairWe_Z(pairWe_Z),
    .regWe_Z(regWe_Z),
    .irOpa(irOpa[3:0]),
    .pairAddr_Z(pairAddr_Z[3:1]),
    .tempOut_Z(tempOut_Z[3:0]),
    .accDebug(accDebug[3:0]),
    .\regs[3]_3_9 (\regs[3]_3_9 ),
    .n337_7(n337_7),
    .n345_6(n345_6),
    .pairDout_Z(pairDout_Z[7:0]),
    .regDout_Z(regDout_Z[3:0])
);
  stack uStack (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .stackPop_Z(stackPop_Z),
    .stackPush_Z(stackPush_Z),
    .pcAddr(pcAddr[11:0]),
    .stackPcLoad_Z(stackPcLoad_Z),
    .\stackMem[2] (\stackMem[2] [11:0]),
    .sp_Z(sp_Z[2:0])
);
  accTempRegs uAccTemp (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .tempWe_Z(tempWe_Z),
    .accWe_Z(accWe_Z),
    .carryFlag_2(carryFlag_2),
    .aluResult_Z(aluResult_Z[3:0]),
    .aluOp_Z(aluOp_Z[3:0]),
    .aluSubOp_Z(aluSubOp_Z[3:0]),
    .accOut_2_10(accOut_2_10),
    .accDebug(accDebug[3:0]),
    .tempOut_Z(tempOut_Z[3:0])
);
  alu uAlu (
    .carryFlag_2(carryFlag_2),
    .\regs[3]_3_9 (\regs[3]_3_9 ),
    .segD_3_52(segD_3_52),
    .segD_4_49(segD_4_49),
    .segD_3_48(segD_3_48),
    .accDebug(accDebug[3:0]),
    .aluOpaSrc(aluOpaSrc[3:0]),
    .aluOp_Z(aluOp_Z[3:0]),
    .aluSel_Z(aluSel_Z[1:0]),
    .aluSubOp_Z(aluSubOp_Z[3:0]),
    .regDout_Z(regDout_Z[1:0]),
    .ramDataOut(ramDataOut[1:0]),
    .n15_3(n15_3),
    .n37_5(n37_5),
    .aluResult_Z_2_5(aluResult_Z_2_5),
    .aluResult_Z_0_12(aluResult_Z_0_12),
    .aluResult_Z(aluResult_Z[3:0])
);
  decoderWithCc uDecoder (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .n53_5(n53_5),
    .immFetchActive_Z(immFetchActive_Z),
    .n345_6(n345_6),
    .n337_7(n337_7),
    .accOut_2_10(accOut_2_10),
    .aluResult_Z_2_5(aluResult_Z_2_5),
    .aluResult_Z_0_12(aluResult_Z_0_12),
    .n15_3(n15_3),
    .n37_5(n37_5),
    .cycle_Z(cycle_Z[2:0]),
    .irOpr(irOpr[3:0]),
    .immA1(immA1[3:0]),
    .immA2(immA2[3:0]),
    .irOpa(irOpa[3:0]),
    .accDebug(accDebug[3:0]),
    .aluOpaSrc(aluOpaSrc[3:2]),
    .accWe_Z(accWe_Z),
    .tempWe_Z(tempWe_Z),
    .regWe_Z(regWe_Z),
    .ramWe_Z(ramWe_Z),
    .regSrcSel_Z(regSrcSel_Z),
    .bankSelWe_Z(bankSelWe_Z),
    .pairWe_Z(pairWe_Z),
    .needImm_Z(needImm_Z),
    .pcLoadFromDec(pcLoadFromDec),
    .stackPush_Z(stackPush_Z),
    .stackPop_Z(stackPop_Z),
    .carryFlag_2(carryFlag_2),
    .aluOp_Z(aluOp_Z[3:0]),
    .aluSubOp_Z(aluSubOp_Z[3:0]),
    .aluSel_Z(aluSel_Z[1:0]),
    .bankSelData_Z(bankSelData_Z[3:0]),
    .pairAddr_Z(pairAddr_Z[3:1]),
    .pcLoadDataFromDec(pcLoadDataFromDec[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cpuTop */
module clockReset (
  cycle_Z,
  n16_6,
  n15_6,
  n17_8
)
;
input [2:0] cycle_Z;
output n16_6;
output n15_6;
output n17_8;
wire VCC;
wire GND;
  LUT2 n16_s2 (
    .F(n16_6),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[1]) 
);
defparam n16_s2.INIT=4'h6;
  LUT3 n15_s2 (
    .F(n15_6),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[1]),
    .I2(cycle_Z[2]) 
);
defparam n15_s2.INIT=8'h78;
  INV n17_s4 (
    .O(n17_8),
    .I(cycle_Z[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clockReset */
module drv7seg (
  accDebug,
  segD_4_49,
  segD_3_48,
  segD_3_52
)
;
input [2:0] accDebug;
output segD_4_49;
output segD_3_48;
output segD_3_52;
wire VCC;
wire GND;
  LUT2 segD_4_s31 (
    .F(segD_4_49),
    .I0(accDebug[2]),
    .I1(accDebug[1]) 
);
defparam segD_4_s31.INIT=4'h1;
  LUT2 segD_3_s31 (
    .F(segD_3_48),
    .I0(accDebug[1]),
    .I1(accDebug[0]) 
);
defparam segD_3_s31.INIT=4'h8;
  LUT3 segD_3_s33 (
    .F(segD_3_52),
    .I0(accDebug[2]),
    .I1(accDebug[1]),
    .I2(accDebug[0]) 
);
defparam segD_3_s33.INIT=8'h80;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* drv7seg */
module clkDiv_2 (
  clk_d,
  n65_5,
  clk10Khz
)
;
input clk_d;
input n65_5;
output clk10Khz;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire clk10Khz_5;
wire n53_7;
wire n52_7;
wire n50_7;
wire n47_7;
wire n49_9;
wire n56_8;
wire [10:0] count;
wire VCC;
wire GND;
  LUT3 n55_s2 (
    .F(n55_6),
    .I0(clk10Khz),
    .I1(count[1]),
    .I2(count[0]) 
);
defparam n55_s2.INIT=8'h14;
  LUT4 n54_s2 (
    .F(n54_6),
    .I0(count[1]),
    .I1(count[0]),
    .I2(clk10Khz),
    .I3(count[2]) 
);
defparam n54_s2.INIT=16'h0708;
  LUT3 n53_s2 (
    .F(n53_6),
    .I0(clk10Khz),
    .I1(n53_7),
    .I2(count[3]) 
);
defparam n53_s2.INIT=8'h14;
  LUT3 n52_s2 (
    .F(n52_6),
    .I0(clk10Khz),
    .I1(count[4]),
    .I2(n52_7) 
);
defparam n52_s2.INIT=8'h14;
  LUT4 n51_s2 (
    .F(n51_6),
    .I0(count[4]),
    .I1(n52_7),
    .I2(clk10Khz),
    .I3(count[5]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n50_s2 (
    .F(n50_6),
    .I0(n50_7),
    .I1(n52_7),
    .I2(clk10Khz),
    .I3(count[6]) 
);
defparam n50_s2.INIT=16'h0708;
  LUT3 n49_s2 (
    .F(n49_6),
    .I0(clk10Khz),
    .I1(count[7]),
    .I2(n49_9) 
);
defparam n49_s2.INIT=8'h14;
  LUT4 n48_s2 (
    .F(n48_6),
    .I0(count[7]),
    .I1(n49_9),
    .I2(clk10Khz),
    .I3(count[8]) 
);
defparam n48_s2.INIT=16'h0708;
  LUT3 n47_s2 (
    .F(n47_6),
    .I0(clk10Khz),
    .I1(count[9]),
    .I2(n47_7) 
);
defparam n47_s2.INIT=8'h14;
  LUT4 n46_s2 (
    .F(n46_6),
    .I0(count[9]),
    .I1(n47_7),
    .I2(count[10]),
    .I3(clk10Khz) 
);
defparam n46_s2.INIT=16'h00F8;
  LUT4 clk10Khz_s0 (
    .F(clk10Khz_5),
    .I0(count[6]),
    .I1(n50_7),
    .I2(count[7]),
    .I3(count[9]) 
);
defparam clk10Khz_s0.INIT=16'h001F;
  LUT3 n53_s3 (
    .F(n53_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]) 
);
defparam n53_s3.INIT=8'h80;
  LUT4 n52_s3 (
    .F(n52_7),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(count[3]) 
);
defparam n52_s3.INIT=16'h8000;
  LUT2 n50_s3 (
    .F(n50_7),
    .I0(count[5]),
    .I1(count[4]) 
);
defparam n50_s3.INIT=4'h8;
  LUT3 n47_s3 (
    .F(n47_7),
    .I0(count[7]),
    .I1(count[8]),
    .I2(n49_9) 
);
defparam n47_s3.INIT=8'h80;
  LUT4 n49_s4 (
    .F(n49_9),
    .I0(count[6]),
    .I1(count[5]),
    .I2(count[4]),
    .I3(n52_7) 
);
defparam n49_s4.INIT=16'h8000;
  LUT3 clk10Khz_s5 (
    .F(clk10Khz),
    .I0(count[8]),
    .I1(clk10Khz_5),
    .I2(count[10]) 
);
defparam clk10Khz_s5.INIT=8'hB0;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(count[0]),
    .I1(count[8]),
    .I2(clk10Khz_5),
    .I3(count[10]) 
);
defparam n56_s3.INIT=16'h1055;
  DFFC count_10_s0 (
    .Q(count[10]),
    .D(n46_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_9_s0 (
    .Q(count[9]),
    .D(n47_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_8_s0 (
    .Q(count[8]),
    .D(n48_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_7_s0 (
    .Q(count[7]),
    .D(n49_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_6_s0 (
    .Q(count[6]),
    .D(n50_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_5_s0 (
    .Q(count[5]),
    .D(n51_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_4_s0 (
    .Q(count[4]),
    .D(n52_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_3_s0 (
    .Q(count[3]),
    .D(n53_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_2_s0 (
    .Q(count[2]),
    .D(n54_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_1_s0 (
    .Q(count[1]),
    .D(n55_6),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  DFFC count_0_s0 (
    .Q(count[0]),
    .D(n56_8),
    .CLK(clk_d),
    .CLEAR(n65_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* clkDiv_2 */
module mux7seg (
  segD_3_52,
  clk_d,
  n65_5,
  pcAddr,
  accDebug,
  seg_d,
  segDig_d
)
;
input segD_3_52;
input clk_d;
input n65_5;
input [11:0] pcAddr;
input [3:0] accDebug;
output [6:0] seg_d;
output [3:0] segDig_d;
wire segA_4_46;
wire segA_3_44;
wire segA_3_46;
wire segA_1_47;
wire segA_0_47;
wire segA_0_49;
wire segB_4_46;
wire segB_3_44;
wire segB_3_46;
wire segB_1_47;
wire segB_0_47;
wire segB_0_49;
wire segC_3_44;
wire segC_3_46;
wire segC_1_47;
wire segC_0_47;
wire segC_0_49;
wire segD_4_46;
wire segD_3_46;
wire segD_1_47;
wire segD_0_47;
wire segD_0_49;
wire segD_1_49;
wire segD_2_50;
wire segD_2_52;
wire segC_1_49;
wire segC_2_50;
wire segC_2_52;
wire segC_4_48;
wire segB_1_49;
wire segB_2_50;
wire segB_2_52;
wire segB_4_48;
wire segA_1_49;
wire segA_2_50;
wire segA_2_52;
wire segA_4_48;
wire n8_4;
wire n7_4;
wire segC_4_50;
wire segD_3_50;
wire segD_4_51;
wire seg_6_5;
wire seg_6_7;
wire seg_5_5;
wire seg_5_7;
wire seg_4_5;
wire seg_4_7;
wire seg_3_5;
wire seg_3_7;
wire seg_2_5;
wire seg_2_7;
wire seg_1_5;
wire seg_1_7;
wire seg_0_5;
wire seg_0_7;
wire n9_6;
wire clk10Khz;
wire [6:0] segA;
wire [6:0] segB;
wire [6:0] segC;
wire [6:0] segD;
wire [2:0] segNo;
wire VCC;
wire GND;
  LUT4 seg_d_5_s2 (
    .F(segA[5]),
    .I0(pcAddr[8]),
    .I1(pcAddr[9]),
    .I2(pcAddr[10]),
    .I3(pcAddr[11]) 
);
defparam seg_d_5_s2.INIT=16'hCFF1;
  LUT3 seg_d_4_s6 (
    .F(segA_4_46),
    .I0(pcAddr[10]),
    .I1(pcAddr[9]),
    .I2(pcAddr[8]) 
);
defparam seg_d_4_s6.INIT=8'h0D;
  LUT3 seg_d_3_s6 (
    .F(segA_3_44),
    .I0(pcAddr[9]),
    .I1(pcAddr[8]),
    .I2(pcAddr[10]) 
);
defparam seg_d_3_s6.INIT=8'h6B;
  LUT3 seg_d_3_s7 (
    .F(segA_3_46),
    .I0(pcAddr[8]),
    .I1(pcAddr[10]),
    .I2(pcAddr[9]) 
);
defparam seg_d_3_s7.INIT=8'h6F;
  LUT3 seg_d_1_s7 (
    .F(segA_1_47),
    .I0(pcAddr[10]),
    .I1(pcAddr[9]),
    .I2(pcAddr[8]) 
);
defparam seg_d_1_s7.INIT=8'h35;
  LUT3 seg_d_0_s6 (
    .F(segA_0_47),
    .I0(pcAddr[9]),
    .I1(pcAddr[8]),
    .I2(pcAddr[10]) 
);
defparam seg_d_0_s6.INIT=8'hEB;
  LUT3 seg_d_0_s7 (
    .F(segA_0_49),
    .I0(pcAddr[8]),
    .I1(pcAddr[10]),
    .I2(pcAddr[9]) 
);
defparam seg_d_0_s7.INIT=8'hD3;
  LUT4 seg_d_5_s3 (
    .F(segB[5]),
    .I0(pcAddr[4]),
    .I1(pcAddr[5]),
    .I2(pcAddr[6]),
    .I3(pcAddr[7]) 
);
defparam seg_d_5_s3.INIT=16'hCFF1;
  LUT3 seg_d_4_s8 (
    .F(segB_4_46),
    .I0(pcAddr[6]),
    .I1(pcAddr[5]),
    .I2(pcAddr[4]) 
);
defparam seg_d_4_s8.INIT=8'h0D;
  LUT3 seg_d_3_s8 (
    .F(segB_3_44),
    .I0(pcAddr[5]),
    .I1(pcAddr[4]),
    .I2(pcAddr[6]) 
);
defparam seg_d_3_s8.INIT=8'h6B;
  LUT3 seg_d_3_s9 (
    .F(segB_3_46),
    .I0(pcAddr[4]),
    .I1(pcAddr[6]),
    .I2(pcAddr[5]) 
);
defparam seg_d_3_s9.INIT=8'h6F;
  LUT3 seg_d_1_s9 (
    .F(segB_1_47),
    .I0(pcAddr[6]),
    .I1(pcAddr[5]),
    .I2(pcAddr[4]) 
);
defparam seg_d_1_s9.INIT=8'h35;
  LUT3 seg_d_0_s8 (
    .F(segB_0_47),
    .I0(pcAddr[5]),
    .I1(pcAddr[4]),
    .I2(pcAddr[6]) 
);
defparam seg_d_0_s8.INIT=8'hEB;
  LUT3 seg_d_0_s9 (
    .F(segB_0_49),
    .I0(pcAddr[4]),
    .I1(pcAddr[6]),
    .I2(pcAddr[5]) 
);
defparam seg_d_0_s9.INIT=8'hD3;
  LUT4 seg_d_5_s4 (
    .F(segC[5]),
    .I0(pcAddr[0]),
    .I1(pcAddr[1]),
    .I2(pcAddr[3]),
    .I3(pcAddr[2]) 
);
defparam seg_d_5_s4.INIT=16'hCFF1;
  LUT3 seg_d_3_s10 (
    .F(segC_3_44),
    .I0(pcAddr[1]),
    .I1(pcAddr[0]),
    .I2(pcAddr[2]) 
);
defparam seg_d_3_s10.INIT=8'h6B;
  LUT3 seg_d_3_s11 (
    .F(segC_3_46),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam seg_d_3_s11.INIT=8'h6F;
  LUT3 seg_d_1_s11 (
    .F(segC_1_47),
    .I0(pcAddr[2]),
    .I1(pcAddr[1]),
    .I2(pcAddr[0]) 
);
defparam seg_d_1_s11.INIT=8'h35;
  LUT3 seg_d_0_s10 (
    .F(segC_0_47),
    .I0(pcAddr[1]),
    .I1(pcAddr[0]),
    .I2(pcAddr[2]) 
);
defparam seg_d_0_s10.INIT=8'hEB;
  LUT3 seg_d_0_s11 (
    .F(segC_0_49),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam seg_d_0_s11.INIT=8'hD3;
  LUT4 seg_d_5_s5 (
    .F(segD[5]),
    .I0(accDebug[0]),
    .I1(accDebug[1]),
    .I2(accDebug[2]),
    .I3(accDebug[3]) 
);
defparam seg_d_5_s5.INIT=16'hCFF1;
  LUT3 seg_d_4_s12 (
    .F(segD_4_46),
    .I0(accDebug[1]),
    .I1(accDebug[2]),
    .I2(accDebug[0]) 
);
defparam seg_d_4_s12.INIT=8'h0B;
  LUT3 seg_d_3_s13 (
    .F(segD_3_46),
    .I0(accDebug[2]),
    .I1(accDebug[0]),
    .I2(accDebug[1]) 
);
defparam seg_d_3_s13.INIT=8'h6F;
  LUT3 seg_d_1_s13 (
    .F(segD_1_47),
    .I0(accDebug[1]),
    .I1(accDebug[2]),
    .I2(accDebug[0]) 
);
defparam seg_d_1_s13.INIT=8'h53;
  LUT3 seg_d_0_s12 (
    .F(segD_0_47),
    .I0(accDebug[1]),
    .I1(accDebug[2]),
    .I2(accDebug[0]) 
);
defparam seg_d_0_s12.INIT=8'hEB;
  LUT3 seg_d_0_s13 (
    .F(segD_0_49),
    .I0(accDebug[0]),
    .I1(accDebug[2]),
    .I2(accDebug[1]) 
);
defparam seg_d_0_s13.INIT=8'hD3;
  LUT2 segDig_d_0_s5 (
    .F(segDig_d[0]),
    .I0(segNo[2]),
    .I1(segNo[1]) 
);
defparam segDig_d_0_s5.INIT=4'hE;
  LUT2 segDig_d_1_s6 (
    .F(segDig_d[1]),
    .I0(segNo[2]),
    .I1(segNo[1]) 
);
defparam segDig_d_1_s6.INIT=4'hB;
  LUT2 segDig_d_2_s6 (
    .F(segDig_d[2]),
    .I0(segNo[1]),
    .I1(segNo[2]) 
);
defparam segDig_d_2_s6.INIT=4'hB;
  LUT2 segDig_d_3_s7 (
    .F(segDig_d[3]),
    .I0(segNo[2]),
    .I1(segNo[1]) 
);
defparam segDig_d_3_s7.INIT=4'h7;
  LUT3 seg_d_1_s12 (
    .F(segD_1_49),
    .I0(accDebug[1]),
    .I1(accDebug[0]),
    .I2(accDebug[2]) 
);
defparam seg_d_1_s12.INIT=8'h9F;
  LUT3 seg_d_2_s13 (
    .F(segD_2_50),
    .I0(accDebug[1]),
    .I1(accDebug[0]),
    .I2(accDebug[2]) 
);
defparam seg_d_2_s13.INIT=8'h4F;
  LUT3 seg_d_2_s12 (
    .F(segD_2_52),
    .I0(accDebug[2]),
    .I1(accDebug[0]),
    .I2(accDebug[1]) 
);
defparam seg_d_2_s12.INIT=8'hEF;
  LUT3 seg_d_1_s10 (
    .F(segC_1_49),
    .I0(pcAddr[0]),
    .I1(pcAddr[1]),
    .I2(pcAddr[2]) 
);
defparam seg_d_1_s10.INIT=8'h9F;
  LUT3 seg_d_2_s11 (
    .F(segC_2_50),
    .I0(pcAddr[1]),
    .I1(pcAddr[0]),
    .I2(pcAddr[2]) 
);
defparam seg_d_2_s11.INIT=8'h4F;
  LUT3 seg_d_2_s10 (
    .F(segC_2_52),
    .I0(pcAddr[0]),
    .I1(pcAddr[2]),
    .I2(pcAddr[1]) 
);
defparam seg_d_2_s10.INIT=8'hEF;
  LUT3 seg_d_4_s11 (
    .F(segC_4_48),
    .I0(pcAddr[1]),
    .I1(pcAddr[2]),
    .I2(pcAddr[0]) 
);
defparam seg_d_4_s11.INIT=8'hEF;
  LUT3 seg_d_1_s8 (
    .F(segB_1_49),
    .I0(pcAddr[4]),
    .I1(pcAddr[5]),
    .I2(pcAddr[6]) 
);
defparam seg_d_1_s8.INIT=8'h9F;
  LUT3 seg_d_2_s9 (
    .F(segB_2_50),
    .I0(pcAddr[5]),
    .I1(pcAddr[4]),
    .I2(pcAddr[6]) 
);
defparam seg_d_2_s9.INIT=8'h4F;
  LUT3 seg_d_2_s8 (
    .F(segB_2_52),
    .I0(pcAddr[4]),
    .I1(pcAddr[6]),
    .I2(pcAddr[5]) 
);
defparam seg_d_2_s8.INIT=8'hEF;
  LUT3 seg_d_4_s9 (
    .F(segB_4_48),
    .I0(pcAddr[5]),
    .I1(pcAddr[6]),
    .I2(pcAddr[4]) 
);
defparam seg_d_4_s9.INIT=8'hEF;
  LUT3 seg_d_1_s6 (
    .F(segA_1_49),
    .I0(pcAddr[8]),
    .I1(pcAddr[9]),
    .I2(pcAddr[10]) 
);
defparam seg_d_1_s6.INIT=8'h9F;
  LUT3 seg_d_2_s7 (
    .F(segA_2_50),
    .I0(pcAddr[9]),
    .I1(pcAddr[8]),
    .I2(pcAddr[10]) 
);
defparam seg_d_2_s7.INIT=8'h4F;
  LUT3 seg_d_2_s6 (
    .F(segA_2_52),
    .I0(pcAddr[8]),
    .I1(pcAddr[10]),
    .I2(pcAddr[9]) 
);
defparam seg_d_2_s6.INIT=8'hEF;
  LUT3 seg_d_4_s7 (
    .F(segA_4_48),
    .I0(pcAddr[9]),
    .I1(pcAddr[10]),
    .I2(pcAddr[8]) 
);
defparam seg_d_4_s7.INIT=8'hEF;
  LUT4 seg_d_6_s4 (
    .F(segC[6]),
    .I0(pcAddr[0]),
    .I1(pcAddr[3]),
    .I2(pcAddr[1]),
    .I3(pcAddr[2]) 
);
defparam seg_d_6_s4.INIT=16'hDFFC;
  LUT4 seg_d_6_s3 (
    .F(segB[6]),
    .I0(pcAddr[4]),
    .I1(pcAddr[7]),
    .I2(pcAddr[6]),
    .I3(pcAddr[5]) 
);
defparam seg_d_6_s3.INIT=16'hDFFC;
  LUT4 seg_d_6_s2 (
    .F(segA[6]),
    .I0(pcAddr[8]),
    .I1(pcAddr[11]),
    .I2(pcAddr[10]),
    .I3(pcAddr[9]) 
);
defparam seg_d_6_s2.INIT=16'hDFFC;
  LUT2 n8_s0 (
    .F(n8_4),
    .I0(segNo[1]),
    .I1(segNo[0]) 
);
defparam n8_s0.INIT=4'h6;
  LUT3 n7_s0 (
    .F(n7_4),
    .I0(segNo[1]),
    .I1(segNo[0]),
    .I2(segNo[2]) 
);
defparam n7_s0.INIT=8'h78;
  LUT3 seg_d_4_s10 (
    .F(segC_4_50),
    .I0(pcAddr[0]),
    .I1(pcAddr[1]),
    .I2(pcAddr[2]) 
);
defparam seg_d_4_s10.INIT=8'h45;
  LUT4 seg_d_3_s12 (
    .F(segD_3_50),
    .I0(segD_3_52),
    .I1(accDebug[1]),
    .I2(accDebug[2]),
    .I3(accDebug[0]) 
);
defparam seg_d_3_s12.INIT=16'h5445;
  LUT4 seg_d_6_s5 (
    .F(segD[6]),
    .I0(accDebug[2]),
    .I1(accDebug[1]),
    .I2(segD_3_52),
    .I3(accDebug[3]) 
);
defparam seg_d_6_s5.INIT=16'hFF0E;
  LUT3 seg_d_4_s13 (
    .F(segD_4_51),
    .I0(accDebug[0]),
    .I1(accDebug[2]),
    .I2(accDebug[1]) 
);
defparam seg_d_4_s13.INIT=8'hFD;
  DFF segNo_1_s0 (
    .Q(segNo[1]),
    .D(n8_4),
    .CLK(clk10Khz) 
);
  DFF segNo_0_s0 (
    .Q(segNo[0]),
    .D(n9_6),
    .CLK(clk10Khz) 
);
  DFF segNo_2_s0 (
    .Q(segNo[2]),
    .D(n7_4),
    .CLK(clk10Khz) 
);
  MUX2_LUT6 seg_d_6_s (
    .O(seg_d[6]),
    .I0(seg_6_5),
    .I1(seg_6_7),
    .S0(segNo[2]) 
);
  MUX2_LUT5 seg_d_6_s0 (
    .O(seg_6_5),
    .I0(segA[6]),
    .I1(segB[6]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_6_s1 (
    .O(seg_6_7),
    .I0(segC[6]),
    .I1(segD[6]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_5_s (
    .O(seg_d[5]),
    .I0(seg_5_5),
    .I1(seg_5_7),
    .S0(segNo[2]) 
);
  MUX2_LUT5 seg_d_5_s0 (
    .O(seg_5_5),
    .I0(segA[5]),
    .I1(segB[5]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_5_s1 (
    .O(seg_5_7),
    .I0(segC[5]),
    .I1(segD[5]),
    .S0(segNo[1]) 
);
  MUX2_LUT7 seg_d_4_s (
    .O(seg_d[4]),
    .I0(seg_4_5),
    .I1(seg_4_7),
    .S0(segNo[2]) 
);
  MUX2_LUT6 seg_d_4_s0 (
    .O(seg_4_5),
    .I0(segA[4]),
    .I1(segB[4]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_4_s1 (
    .O(seg_4_7),
    .I0(segC[4]),
    .I1(segD[4]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_4_s2 (
    .O(segA[4]),
    .I0(segA_4_46),
    .I1(segA_4_48),
    .S0(pcAddr[11]) 
);
  MUX2_LUT5 seg_d_4_s3 (
    .O(segB[4]),
    .I0(segB_4_46),
    .I1(segB_4_48),
    .S0(pcAddr[7]) 
);
  MUX2_LUT5 seg_d_4_s4 (
    .O(segC[4]),
    .I0(segC_4_50),
    .I1(segC_4_48),
    .S0(pcAddr[3]) 
);
  MUX2_LUT5 seg_d_4_s5 (
    .O(segD[4]),
    .I0(segD_4_46),
    .I1(segD_4_51),
    .S0(accDebug[3]) 
);
  MUX2_LUT7 seg_d_3_s (
    .O(seg_d[3]),
    .I0(seg_3_5),
    .I1(seg_3_7),
    .S0(segNo[2]) 
);
  MUX2_LUT6 seg_d_3_s0 (
    .O(seg_3_5),
    .I0(segA[3]),
    .I1(segB[3]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_3_s1 (
    .O(seg_3_7),
    .I0(segC[3]),
    .I1(segD[3]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_3_s2 (
    .O(segA[3]),
    .I0(segA_3_44),
    .I1(segA_3_46),
    .S0(pcAddr[11]) 
);
  MUX2_LUT5 seg_d_3_s3 (
    .O(segB[3]),
    .I0(segB_3_44),
    .I1(segB_3_46),
    .S0(pcAddr[7]) 
);
  MUX2_LUT5 seg_d_3_s4 (
    .O(segC[3]),
    .I0(segC_3_44),
    .I1(segC_3_46),
    .S0(pcAddr[3]) 
);
  MUX2_LUT5 seg_d_3_s5 (
    .O(segD[3]),
    .I0(segD_3_50),
    .I1(segD_3_46),
    .S0(accDebug[3]) 
);
  MUX2_LUT7 seg_d_2_s (
    .O(seg_d[2]),
    .I0(seg_2_5),
    .I1(seg_2_7),
    .S0(segNo[2]) 
);
  MUX2_LUT6 seg_d_2_s0 (
    .O(seg_2_5),
    .I0(segA[2]),
    .I1(segB[2]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_2_s1 (
    .O(seg_2_7),
    .I0(segC[2]),
    .I1(segD[2]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_2_s2 (
    .O(segA[2]),
    .I0(segA_2_52),
    .I1(segA_2_50),
    .S0(pcAddr[11]) 
);
  MUX2_LUT5 seg_d_2_s3 (
    .O(segB[2]),
    .I0(segB_2_52),
    .I1(segB_2_50),
    .S0(pcAddr[7]) 
);
  MUX2_LUT5 seg_d_2_s4 (
    .O(segC[2]),
    .I0(segC_2_52),
    .I1(segC_2_50),
    .S0(pcAddr[3]) 
);
  MUX2_LUT5 seg_d_2_s5 (
    .O(segD[2]),
    .I0(segD_2_52),
    .I1(segD_2_50),
    .S0(accDebug[3]) 
);
  MUX2_LUT7 seg_d_1_s (
    .O(seg_d[1]),
    .I0(seg_1_5),
    .I1(seg_1_7),
    .S0(segNo[2]) 
);
  MUX2_LUT6 seg_d_1_s0 (
    .O(seg_1_5),
    .I0(segA[1]),
    .I1(segB[1]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_1_s1 (
    .O(seg_1_7),
    .I0(segC[1]),
    .I1(segD[1]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_1_s2 (
    .O(segA[1]),
    .I0(segA_1_49),
    .I1(segA_1_47),
    .S0(pcAddr[11]) 
);
  MUX2_LUT5 seg_d_1_s3 (
    .O(segB[1]),
    .I0(segB_1_49),
    .I1(segB_1_47),
    .S0(pcAddr[7]) 
);
  MUX2_LUT5 seg_d_1_s4 (
    .O(segC[1]),
    .I0(segC_1_49),
    .I1(segC_1_47),
    .S0(pcAddr[3]) 
);
  MUX2_LUT5 seg_d_1_s5 (
    .O(segD[1]),
    .I0(segD_1_49),
    .I1(segD_1_47),
    .S0(accDebug[3]) 
);
  MUX2_LUT7 seg_d_0_s (
    .O(seg_d[0]),
    .I0(seg_0_5),
    .I1(seg_0_7),
    .S0(segNo[2]) 
);
  MUX2_LUT6 seg_d_0_s0 (
    .O(seg_0_5),
    .I0(segA[0]),
    .I1(segB[0]),
    .S0(segNo[1]) 
);
  MUX2_LUT6 seg_d_0_s1 (
    .O(seg_0_7),
    .I0(segC[0]),
    .I1(segD[0]),
    .S0(segNo[1]) 
);
  MUX2_LUT5 seg_d_0_s2 (
    .O(segA[0]),
    .I0(segA_0_47),
    .I1(segA_0_49),
    .S0(pcAddr[11]) 
);
  MUX2_LUT5 seg_d_0_s3 (
    .O(segB[0]),
    .I0(segB_0_47),
    .I1(segB_0_49),
    .S0(pcAddr[7]) 
);
  MUX2_LUT5 seg_d_0_s4 (
    .O(segC[0]),
    .I0(segC_0_47),
    .I1(segC_0_49),
    .S0(pcAddr[3]) 
);
  MUX2_LUT5 seg_d_0_s5 (
    .O(segD[0]),
    .I0(segD_0_47),
    .I1(segD_0_49),
    .S0(accDebug[3]) 
);
  INV n9_s2 (
    .O(n9_6),
    .I(segNo[0]) 
);
  clkDiv_2 uClkDiv (
    .clk_d(clk_d),
    .n65_5(n65_5),
    .clk10Khz(clk10Khz)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* mux7seg */
module cpuTopWith7seg (
  clk,
  clkBtn,
  clkSel,
  extRstBtn,
  testIn,
  seg,
  segDig,
  led
)
;
input clk;
input clkBtn;
input [1:0] clkSel;
input extRstBtn;
input testIn;
output [7:0] seg;
output [3:0] segDig;
output [7:0] led;
wire clk_d;
wire clkBtn_d;
wire extRstBtn_d;
wire testIn_d;
wire n65_5;
wire n39_5;
wire cpuClk;
wire n39_6;
wire n39_7;
wire n39_8;
wire n39_9;
wire cpuClk_9;
wire cpuClk_10;
wire n5_70;
wire porRstN;
wire prevBtn;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n22_6;
wire pulse1Hz;
wire n50_7;
wire n45_8;
wire clk1Hz;
wire clk10Hz;
wire n10_4;
wire clkBtnDebounced;
wire n16_6;
wire n15_6;
wire n17_8;
wire segD_4_49;
wire segD_3_48;
wire segD_3_52;
wire [1:0] clkSel_d;
wire [7:0] led_d;
wire [15:0] porCnt;
wire [19:11] count;
wire [2:0] cycle_Z;
wire [3:0] accDebug;
wire [11:0] pcAddr;
wire [6:0] seg_d;
wire [3:0] segDig_d;
wire VCC;
wire GND;
  IBUF clk_ibuf (
    .O(clk_d),
    .I(clk) 
);
  IBUF clkBtn_ibuf (
    .O(clkBtn_d),
    .I(clkBtn) 
);
  IBUF clkSel_0_ibuf (
    .O(clkSel_d[0]),
    .I(clkSel[0]) 
);
  IBUF clkSel_1_ibuf (
    .O(clkSel_d[1]),
    .I(clkSel[1]) 
);
  IBUF extRstBtn_ibuf (
    .O(extRstBtn_d),
    .I(extRstBtn) 
);
  IBUF testIn_ibuf (
    .O(testIn_d),
    .I(testIn) 
);
  OBUF seg_0_obuf (
    .O(seg[0]),
    .I(seg_d[0]) 
);
  OBUF seg_1_obuf (
    .O(seg[1]),
    .I(seg_d[1]) 
);
  OBUF seg_2_obuf (
    .O(seg[2]),
    .I(seg_d[2]) 
);
  OBUF seg_3_obuf (
    .O(seg[3]),
    .I(seg_d[3]) 
);
  OBUF seg_4_obuf (
    .O(seg[4]),
    .I(seg_d[4]) 
);
  OBUF seg_5_obuf (
    .O(seg[5]),
    .I(seg_d[5]) 
);
  OBUF seg_6_obuf (
    .O(seg[6]),
    .I(seg_d[6]) 
);
  OBUF seg_7_obuf (
    .O(seg[7]),
    .I(GND) 
);
  OBUF segDig_0_obuf (
    .O(segDig[0]),
    .I(segDig_d[0]) 
);
  OBUF segDig_1_obuf (
    .O(segDig[1]),
    .I(segDig_d[1]) 
);
  OBUF segDig_2_obuf (
    .O(segDig[2]),
    .I(segDig_d[2]) 
);
  OBUF segDig_3_obuf (
    .O(segDig[3]),
    .I(segDig_d[3]) 
);
  OBUF led_0_obuf (
    .O(led[0]),
    .I(led_d[0]) 
);
  OBUF led_1_obuf (
    .O(led[1]),
    .I(led_d[1]) 
);
  OBUF led_2_obuf (
    .O(led[2]),
    .I(led_d[2]) 
);
  OBUF led_3_obuf (
    .O(led[3]),
    .I(led_d[3]) 
);
  OBUF led_4_obuf (
    .O(led[4]),
    .I(led_d[4]) 
);
  OBUF led_5_obuf (
    .O(led[5]),
    .I(led_d[5]) 
);
  OBUF led_6_obuf (
    .O(led[6]),
    .I(led_d[6]) 
);
  OBUF led_7_obuf (
    .O(led[7]),
    .I(led_d[7]) 
);
  LUT2 n65_s1 (
    .F(n65_5),
    .I0(porRstN),
    .I1(extRstBtn_d) 
);
defparam n65_s1.INIT=4'h7;
  LUT4 n39_s1 (
    .F(n39_5),
    .I0(n39_6),
    .I1(n39_7),
    .I2(n39_8),
    .I3(n39_9) 
);
defparam n39_s1.INIT=16'h8000;
  LUT4 cpuClk_s4 (
    .F(cpuClk),
    .I0(clk10Hz),
    .I1(cpuClk_9),
    .I2(clkSel_d[0]),
    .I3(cpuClk_10) 
);
defparam cpuClk_s4.INIT=16'h0AFC;
  LUT4 led_d_0_s (
    .F(led_d[0]),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[0]),
    .I3(testIn_d) 
);
defparam led_d_0_s.INIT=16'h01FF;
  LUT4 led_d_1_s (
    .F(led_d[1]),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[0]),
    .I3(testIn_d) 
);
defparam led_d_1_s.INIT=16'h10FF;
  LUT4 led_d_2_s (
    .F(led_d[2]),
    .I0(cycle_Z[2]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[1]),
    .I3(testIn_d) 
);
defparam led_d_2_s.INIT=16'h10FF;
  LUT4 led_d_3_s (
    .F(led_d[3]),
    .I0(cycle_Z[2]),
    .I1(cycle_Z[1]),
    .I2(cycle_Z[0]),
    .I3(testIn_d) 
);
defparam led_d_3_s.INIT=16'h40FF;
  LUT4 led_d_4_s (
    .F(led_d[4]),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[0]),
    .I2(cycle_Z[2]),
    .I3(testIn_d) 
);
defparam led_d_4_s.INIT=16'h10FF;
  LUT4 led_d_5_s (
    .F(led_d[5]),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[0]),
    .I3(testIn_d) 
);
defparam led_d_5_s.INIT=16'h40FF;
  LUT4 led_d_6_s (
    .F(led_d[6]),
    .I0(cycle_Z[0]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[1]),
    .I3(testIn_d) 
);
defparam led_d_6_s.INIT=16'h40FF;
  LUT4 led_d_7_s (
    .F(led_d[7]),
    .I0(cycle_Z[1]),
    .I1(cycle_Z[2]),
    .I2(cycle_Z[0]),
    .I3(testIn_d) 
);
defparam led_d_7_s.INIT=16'h80FF;
  LUT4 n39_s2 (
    .F(n39_6),
    .I0(porCnt[7]),
    .I1(porCnt[6]),
    .I2(porCnt[5]),
    .I3(porCnt[4]) 
);
defparam n39_s2.INIT=16'h8000;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(porCnt[15]),
    .I1(porCnt[14]),
    .I2(porCnt[13]),
    .I3(porCnt[12]) 
);
defparam n39_s3.INIT=16'h8000;
  LUT4 n39_s4 (
    .F(n39_8),
    .I0(porCnt[3]),
    .I1(porCnt[2]),
    .I2(porCnt[1]),
    .I3(porCnt[0]) 
);
defparam n39_s4.INIT=16'h8000;
  LUT4 n39_s5 (
    .F(n39_9),
    .I0(porCnt[11]),
    .I1(porCnt[10]),
    .I2(porCnt[9]),
    .I3(porCnt[8]) 
);
defparam n39_s5.INIT=16'h8000;
  LUT2 cpuClk_s5 (
    .F(cpuClk_9),
    .I0(clkBtnDebounced),
    .I1(prevBtn) 
);
defparam cpuClk_s5.INIT=4'h4;
  LUT4 cpuClk_s6 (
    .F(cpuClk_10),
    .I0(clk_d),
    .I1(clk1Hz),
    .I2(clkSel_d[0]),
    .I3(clkSel_d[1]) 
);
defparam cpuClk_s6.INIT=16'h5F30;
  LUT4 n5_s49 (
    .F(n5_70),
    .I0(n39_6),
    .I1(n39_7),
    .I2(n39_8),
    .I3(n39_9) 
);
defparam n5_s49.INIT=16'h7FFF;
  DFFE porCnt_14_s0 (
    .Q(porCnt[14]),
    .D(n8_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_14_s0.INIT=1'b0;
  DFFE porCnt_13_s0 (
    .Q(porCnt[13]),
    .D(n9_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_13_s0.INIT=1'b0;
  DFFE porCnt_12_s0 (
    .Q(porCnt[12]),
    .D(n10_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_12_s0.INIT=1'b0;
  DFFE porCnt_11_s0 (
    .Q(porCnt[11]),
    .D(n11_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_11_s0.INIT=1'b0;
  DFFE porCnt_10_s0 (
    .Q(porCnt[10]),
    .D(n12_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_10_s0.INIT=1'b0;
  DFFE porCnt_9_s0 (
    .Q(porCnt[9]),
    .D(n13_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_9_s0.INIT=1'b0;
  DFFE porCnt_8_s0 (
    .Q(porCnt[8]),
    .D(n14_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_8_s0.INIT=1'b0;
  DFFE porCnt_7_s0 (
    .Q(porCnt[7]),
    .D(n15_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_7_s0.INIT=1'b0;
  DFFE porCnt_6_s0 (
    .Q(porCnt[6]),
    .D(n16_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_6_s0.INIT=1'b0;
  DFFE porCnt_5_s0 (
    .Q(porCnt[5]),
    .D(n17_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_5_s0.INIT=1'b0;
  DFFE porCnt_4_s0 (
    .Q(porCnt[4]),
    .D(n18_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_4_s0.INIT=1'b0;
  DFFE porCnt_3_s0 (
    .Q(porCnt[3]),
    .D(n19_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_3_s0.INIT=1'b0;
  DFFE porCnt_2_s0 (
    .Q(porCnt[2]),
    .D(n20_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_2_s0.INIT=1'b0;
  DFFE porCnt_1_s0 (
    .Q(porCnt[1]),
    .D(n21_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_1_s0.INIT=1'b0;
  DFFE porCnt_0_s0 (
    .Q(porCnt[0]),
    .D(n22_6),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_0_s0.INIT=1'b0;
  DFF porRstN_s0 (
    .Q(porRstN),
    .D(n39_5),
    .CLK(clk_d) 
);
defparam porRstN_s0.INIT=1'b0;
  DFFE porCnt_15_s0 (
    .Q(porCnt[15]),
    .D(n7_1),
    .CLK(clk_d),
    .CE(n5_70) 
);
defparam porCnt_15_s0.INIT=1'b0;
  DFFP prevBtn_s0 (
    .Q(prevBtn),
    .D(clkBtnDebounced),
    .CLK(clk_d),
    .PRESET(n65_5) 
);
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(porCnt[1]),
    .I1(porCnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(porCnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(porCnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(porCnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(porCnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(porCnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(porCnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(porCnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(porCnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(porCnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(porCnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(porCnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(porCnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(porCnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(porCnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n22_s2 (
    .O(n22_6),
    .I(porCnt[0]) 
);
  clkDiv u_clkDiv1Hz (
    .clk_d(clk_d),
    .n65_5(n65_5),
    .pulse1Hz(pulse1Hz)
);
  clkDiv_0 u_clkDiv10Hz (
    .clk_d(clk_d),
    .n65_5(n65_5),
    .n10_4(n10_4),
    .n50_7(n50_7),
    .n45_8(n45_8),
    .count(count[19:11])
);
  toggle u_toggle1Hz (
    .pulse1Hz(pulse1Hz),
    .clk_d(clk_d),
    .n65_5(n65_5),
    .clk1Hz(clk1Hz)
);
  toggle_0 u_toggle10Hz (
    .clk_d(clk_d),
    .n65_5(n65_5),
    .n50_7(n50_7),
    .n45_8(n45_8),
    .count(count[19:11]),
    .clk10Hz(clk10Hz),
    .n10_4(n10_4)
);
  debounce uDebounce (
    .n65_5(n65_5),
    .clkBtn_d(clkBtn_d),
    .clk_d(clk_d),
    .clkBtnDebounced(clkBtnDebounced)
);
  cpuTop uCpu (
    .cpuClk(cpuClk),
    .n65_5(n65_5),
    .n16_6(n16_6),
    .n17_8(n17_8),
    .n15_6(n15_6),
    .segD_3_52(segD_3_52),
    .segD_4_49(segD_4_49),
    .segD_3_48(segD_3_48),
    .cycle_Z(cycle_Z[2:0]),
    .accDebug(accDebug[3:0]),
    .pcAddr(pcAddr[11:0])
);
  clockReset uclockReset (
    .cycle_Z(cycle_Z[2:0]),
    .n16_6(n16_6),
    .n15_6(n15_6),
    .n17_8(n17_8)
);
  drv7seg uDrvD (
    .accDebug(accDebug[2:0]),
    .segD_4_49(segD_4_49),
    .segD_3_48(segD_3_48),
    .segD_3_52(segD_3_52)
);
  mux7seg uMux (
    .segD_3_52(segD_3_52),
    .clk_d(clk_d),
    .n65_5(n65_5),
    .pcAddr(pcAddr[11:0]),
    .accDebug(accDebug[3:0]),
    .seg_d(seg_d[6:0]),
    .segDig_d(segDig_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* cpuTopWith7seg */
