Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 13 19:06:15 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   491 |
|    Minimum number of control sets                        |   491 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   831 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   491 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |   223 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2221 |          676 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             386 |          183 |
| Yes          | No                    | No                     |            5062 |         1824 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1420 |          425 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                              Enable Signal                                                                                             |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/ap_phi_mux_f_0_0_phi_fu_334_p41                                                                                                                            | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/f_0_0_reg_330[4]_i_1_n_12                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/ap_CS_fsm_state2                                                                                                                                           |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_16_in                                                                                                                                                      |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/p_1_in                                                                                                                                                     |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/add_ln46_8_reg_14070                                                                                                                                       |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/ap_CS_fsm_state10                                                                                                                                          | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/ap_NS_fsm11_out                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/zext_ln29_reg_340_reg0                                                                                                                 |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/m_0_reg_1100                                                                                                                           | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/m_0_reg_110                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[0]                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/j_0_reg_1440                                                                                                                           | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/ap_CS_fsm_state10                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_exp_15_7_s_fu_155_ap_start_reg0                                                                                                    | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/i_0_reg_133                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/dense_array_V_addr_1_reg_3100                                                                                                          |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/zext_ln203_66_reg_7929[8]_i_1_n_12                                                                                                                                               | design_1_i/cnn_0/inst/zext_ln203_66_reg_7929[3]_i_1_n_12                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/select_ln68_2_reg_7885[3]_i_2_n_12                                                                                                                                               | design_1_i/cnn_0/inst/select_ln68_2_reg_7885[3]_i_1_n_12                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/E[0]                                                                                             |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/zext_ln120_reg_8024_reg0                                                                                                                                                         |                                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr                                                                                                                                                       |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/zext_ln1116_5_reg_1404_reg0                                                                                                                                  |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/icmp_ln935_reg_80340                                                                                                                                                             | design_1_i/cnn_0/inst/prediction_V_U/cnn_prediction_V_ram_U/q0_reg[13]_0                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i58_0_reg_50540                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/SR[0]                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/cnn_urem_5ns_3ns_eOg_U548/cnn_urem_5ns_3ns_eOg_div_U/j_0_reg_4756_reg[1]                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_5ns_3ns_eOg_U547/cnn_urem_5ns_3ns_eOg_div_U/cnn_urem_5ns_3ns_eOg_div_u_0/ap_CS_fsm_reg[1]                                                                               | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/zext_ln203_66_reg_7929[8]_i_1_n_12                                                                                                                                               |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten_reg_47120                                                                                                                                                         |                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/ap_enable_reg_pp0_iter8_16                                                                                                                                    |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/i_0_reg_106                                                                                                                                                     | design_1_i/cnn_0/inst/grp_flat_fu_5466/f_0_reg_172                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/i_1_reg_139[8]_i_1_n_12                                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/ap_CS_fsm_reg[5]_0[0]                                                                                                                                        | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/i_0_reg_356_0                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/SR[0]                                                                                              |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/select_ln28_1_reg_7603[4]_i_2_n_12                                                                                                                                               | design_1_i/cnn_0/inst/select_ln28_1_reg_7603[4]_i_1_n_12                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/zext_ln29_reg_3760_reg0                                                                                                                                   |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                       |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/f_0_reg_1785[4]_i_2_n_12                                                                                                                                  | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/f_0_reg_1785                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/E[0]                                                                                                                                                      |                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/zext_ln203_1_reg_4392[4]_i_1_n_12                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/zext_ln203_reg_4397[4]_i_1_n_12                                                                                                                           |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/ap_CS_fsm_pp2_stage0                                                                                                                   |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p_1_in                                                                                              |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_pp7_stage0                                                                                                                                                             |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/ap_CS_fsm_pp1_stage0                                                                                                                   |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/f_0_reg_1720                                                                                                                                                    |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ce0                                                                                                                                                          |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/add_ln203_reg_4387[5]_i_1_n_12                                                                                                                            |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/c_0_reg_150[2]_i_2_n_12                                                                                                                                         | design_1_i/cnn_0/inst/grp_flat_fu_5466/c_0_reg_150                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/max_pool_2_out_V_U/cnn_max_pool_2_oueNU_ram_U/icmp_ln79_reg_7910_reg[0]                                                                                                          | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/SR[0]                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i56_0_reg_50210                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/SR[0]                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten145_reg_49550                                                                                                                                                      |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_dcmp_64ns_64ndEe_U94/din0_buf1[38]_i_1_n_12                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_dcmp_64ns_64ndEe_U1/din0_buf1[38]_i_1_n_12                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_dcmp_64ns_64ndEe_U2/din0_buf1[38]_i_1_n_12                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_dcmp_64ns_64ndEe_U3/din0_buf1[38]_i_1_n_12                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2_i_1_n_12                                                                                                                           |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/ap_enable_reg_pp0_iter1_reg                                                  | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/c_0_reg_5297                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/tmp_33_reg_8005[3]_i_1_n_12                                                                                                                                                      |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/icmp_ln65_reg_7871_reg[0]                                                                                              | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/SR[0]                                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/ce0                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ix_in_0_reg_4723                                                                                                                                                                 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp0_iter14                                                                                                                                      |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten119_reg_49000                                                                                                                                                      |                                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten107_reg_48220                                                                                                                                                      |                                                                                                                                                                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U553/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/icmp_ln51_reg_7738_reg[0]                                                                      | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/SR[0]                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/f_0_reg_53090                                                                                                                                                 |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/select_ln15_4_reg_4250                                                                                                                                          |                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/ce0                                                                                                                                                          |                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i55_0_reg_49880                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_flat_fu_5466/SR[0]                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/and_ln54_reg_7762[0]_i_1_n_12                                                                                                                                                    |                                                                                                                                                                               |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i14_0_reg_47780                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/SR[0]                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                   |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten21_reg_47670                                                                                                                                                       |                                                                                                                                                                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/select_ln28_1_reg_7603[4]_i_2_n_12                                                                                                                                               |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/tmp_32_reg_7972[3]_i_1_n_12                                                                                                                                                      |                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/c_0_reg_14030                                                                                                                                                 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/c_0_reg_1403                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/ap_enable_reg_pp0_iter10                                                                                                                                      |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/f_0_0_reg_14150                                                                                                                                               |                                                                                                                                                                               |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/zext_ln1117_155_reg_7486[10]_i_1_n_12                                                                                                                         |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/indvar_flatten_reg_9610                                                                                                                                   | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/indvar_flatten_reg_961                                                                                                           |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/E[0]                                                                                                  |                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/add_ln13_10_reg_14910                                                                              |                                                                                                                                                                               |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                     |                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                  |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                     |                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                      |                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/SR[0]                                                                     |                9 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_151_reg_2062[3]_i_1_n_12                                                                                                                      |                                                                                                                                                                               |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                               |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_127_reg_2401[12]_i_1_n_12                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_107_reg_2376[12]_i_1_n_12                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_103_reg_2371[12]_i_1_n_12                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_123_reg_2396[12]_i_1_n_12                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ap_CS_fsm_reg[22]_0                                                                                                                                          |                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_115_reg_2386[12]_i_1_n_12                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/E[0]                                                                                                                                                         |                                                                                                                                                                               |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/p_Val2_4_reg_316[12]_i_2_n_12                                                                                                          | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_exp_15_7_s_fu_155/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_brm_rom_U/icmp_ln20_reg_301_pp1_iter2_reg_reg[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_139_reg_2416[12]_i_1_n_12                                                                                            |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ap_CS_fsm_reg[22]                                                                                                                                            |                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_111_reg_2381[12]_i_1_n_12                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                     |                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ap_CS_fsm_reg[13]_0                                                                                                                                          |                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/ap_CS_fsm_reg_n_12_[13]                                                                                                                                      | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/i_0_reg_1292                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_143_reg_2421[12]_i_1_n_12                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_131_reg_2406[12]_i_1_n_12                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_147_reg_2426[12]_i_1_n_12                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_119_reg_2391[12]_i_1_n_12                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_135_reg_2411[12]_i_1_n_12                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/add_ln203_reg_21660                                                                                                                                       | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/select_ln29_reg_2236[12]_i_1_n_12                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/cnn_sdiv_22ns_14sbsm_U526/cnn_sdiv_22ns_14sbsm_div_U/cnn_sdiv_22ns_14sbsm_div_u_0/p_0_in                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_5_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_6_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_7_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_8_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_9_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_9_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_9_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_9_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/d_0_reg_307_reg[0]                                                                               | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/p_Val2_0_reg_318[13]_i_1_n_12                                                                                                     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_0                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_4                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_1                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_6                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in                                                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_3                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_5                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/p_0_in_2                                                                                                                                                  |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_CS_fsm_reg[6]                                                                                          |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg                                                                               |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_13                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_CS_fsm_reg[6]_0                                                                                        |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_0                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_1                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_10                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in                                                                                                                      |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_12                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_35                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_16                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_2                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_5                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_25                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_1                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_40                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_8                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_9                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_6                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_32                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_7                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_3                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_37                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_7                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_39                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_24                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_30                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_33                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_10                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_17                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_19                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_11                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_21                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_22                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_23                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_27                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_15                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_36                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_14                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_18                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_3                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_41                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_29                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_4                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp2_iter7_reg_6                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_31                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_20                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_26                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_34                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_38                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_4                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_28                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_42                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_8                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_5                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_9                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2_i_1_n_12                                                                                                                           |                                                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/E[0]                                                                                               | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p_1_in                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/p_0_in                                                                                                                                                        |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp0_iter7_reg_23[0]                                                                                                                             |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp3_iter1_reg[0]                                                                                                                                |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                             |                                                                                                                                                                               |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/E[0]                                                                                                                                                         |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/E[0]                                                                                               | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/SR[0]                                                                     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/ap_CS_fsm_state10                                                                                                                      |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/ap_CS_fsm_state4                                                                                                                       |                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_soft_max_fu_342_dense_array_V_we1                                                                                                  | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/p_Val2_3_reg_121                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/p_0_in                                                                                                                                 |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/sum_V_reg_3210                                                                                                                         |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/p_Val2_1_reg_98[13]_i_2_n_12                                                                                                           | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/p_Val2_1_reg_98[13]_i_1_n_12                                                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U551/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_0                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U551/cnn_urem_4ns_3ns_bbk_div_U/p_0_in                                                                                                                      |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_3                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_20                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_1                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_10                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_7                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_0                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_13                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_4                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_11                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_18                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/remd_reg[0]_1                                                                                                               |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_14                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_16                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/remd_reg[0]_0                                                                                                               |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/remd_reg[0]_3                                                                                                               |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/remd_reg[0]_4                                                                                                               |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_12                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_17                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_6                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_2                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_5                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_8                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_9                                                                                                                    |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_15                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_urem_4ns_3ns_bbk_U552/cnn_urem_4ns_3ns_bbk_div_U/p_0_in_19                                                                                                                   |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/ap_enable_reg_pp0_iter7_reg_11                                                                            |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_2_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in |                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_3_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_2_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_4_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_5_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_6_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_7_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_4_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_3_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_8_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_0_9_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_0_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_2_out_c_1_1_V_U/cnn_max_pool_1_oucHz_ram_U/p_0_in                                                                                                                           |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/ap_enable_reg_pp0_iter9                                                                                                                                       |                                                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln26_3_reg_115470                                                                                                                                         |                                                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln13_56_reg_52690                                                                                                                                        |                                                                                                                                                                               |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                             |                                                                                                                                                                               |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p_1_in                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln885_reg_14565[0]_i_1_n_12                                                                                                                              |                                                                                                                                                                               |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln23_3_reg_64220                                                                                                                                          |                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                                               |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                               |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                               |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                               |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                     |                                                                                                                                                                               |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                                               |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i56_0_reg_50210                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/i56_0_reg_5021                                                                                                                      |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten107_reg_48220                                                                                                                                                      | design_1_i/cnn_0/inst/grp_max_pool_1_fu_5409/ap_CS_fsm_reg[9][0]                                                                                                              |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/icmp_ln935_reg_80340                                                                                                                                                             |                                                                                                                                                                               |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/f_0_0_reg_14150                                                                                                                                               | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/f_0_0_reg_1415                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/sub_ln894_reg_7358[3]_inv_i_1_n_12                                                                                                                            |                                                                                                                                                                               |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/sub_ln894_2_reg_7465[3]_inv_i_1_n_12                                                                                                                          |                                                                                                                                                                               |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/sub_ln894_1_reg_7424[3]_inv_i_1_n_12                                                                                                                          |                                                                                                                                                                               |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                             |                                                                                                                                                                               |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten145_reg_49550                                                                                                                                                      | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/ap_CS_fsm_reg[17][0]                                                                                                             |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln908_reg_145910                                                                                                                                         |                                                                                                                                                                               |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln8_reg_11506_pp0_iter6_reg                                                                                                                              |                                                                                                                                                                               |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten21_reg_47670                                                                                                                                                       | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/ap_CS_fsm_reg[4][0]                                                                                                                  |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/i55_0_reg_49880                                                                                                                                                                  | design_1_i/cnn_0/inst/grp_flat_fu_5466/i55_0_reg_4988                                                                                                                         |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_exp_15_7_s_fu_155/ap_enable_reg_pp0_iter1                                                                                          |                                                                                                                                                                               |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/f_0_reg_53090                                                                                                                                                 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/f_0_reg_5309                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten119_reg_49000                                                                                                                                                      | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_CS_fsm_reg[13][0]                                                                                                                 |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/indvar_flatten_reg_47120                                                                                                                                                         | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/p_0_in                                                                                                                                                       |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/p_0_in_2                                                                                                                                                     |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/p_0_in_0                                                                                                                                                     |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/p_0_in_1                                                                                                                                                     |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/ap_CS_fsm_reg[26]                                                                                                                                            |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in                                                                                                                                                       |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_2_fu_5452/ap_CS_fsm_reg[26]_0                                                                                                                                          |                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                                               |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                               |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                               |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                                               |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_23                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_3                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_4                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_22                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_5                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_18                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_12                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_9                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_7                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_8                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_11                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_exp_15_7_s_fu_155_ap_start_reg                                                                                                     |                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_14                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/ap_CS_fsm_reg[13]_0[0]                                                                                                                                    |                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_17                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_13                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_2                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_6                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_10                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_1                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_21                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/p_0_in                                                                                                                                                          |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_19                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_0                                                                                                                                                     |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_15                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_20                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_5254/p_0_in_16                                                                                                                                                    |                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_5466/f_0_reg_1720                                                                                                                                                    | design_1_i/cnn_0/inst/grp_flat_fu_5466/f_0_reg_172                                                                                                                            |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                  |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                          |               18 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/and_ln581_reg_7662[0]_i_1_n_12                                                                                                                                                   |                                                                                                                                                                               |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_CS_fsm_pp0_stage0                                                                                                                                          |                                                                                                                                                                               |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   |                                                                                                                                                                               |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                               |               15 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                               |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                     |                                                                                                                                                                               |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/ap_CS_fsm_pp0_stage0                                                                                                                                          |                                                                                                                                                                               |               16 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_5234/icmp_ln8_reg_6357_pp0_iter7_reg                                                                                                                               |                                                                                                                                                                               |               49 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_dense_out_fu_5393/grp_soft_max_fu_342/grp_exp_15_7_s_fu_155/ap_rst_n_0                                                                              |               86 |            189 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/E[0]                                                                                                                                                          |                                                                                                                                                                               |               70 |            238 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/ap_CS_fsm_reg[16]_0[0]                                                                                                                                    |                                                                                                                                                                               |               92 |            322 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/xor_ln203_reg_4265[4]_i_1_n_12                                                                                                                            |                                                                                                                                                                               |               98 |            327 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp0_iter9                                                                                                                                       |                                                                                                                                                                               |              163 |            448 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp0_iter7_reg_3[0]                                                                                                                              |                                                                                                                                                                               |              175 |            504 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_enable_reg_pp0_iter8                                                                                                                                       |                                                                                                                                                                               |              374 |            546 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/ap_CS_fsm_reg[1]_0[0]                                                                                                                                     |                                                                                                                                                                               |              296 |           1036 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        |                                                                                                                                                                               |              677 |           2597 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


