 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : CPU
Version: N-2017.09-SP3
Date   : Mon Apr 20 15:49:38 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: MemToCtl_port_sync
              (input port clocked by clk)
  Endpoint: clk_gate_IF_CPathxCtlToRegs_port_dst_data_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.80       0.80
  input external delay                                              5.00       5.80 r
  MemToCtl_port_sync (in)                                 0.00      0.00       5.80 r
  MemToCtl_port_sync (net)                      1                   0.00       5.80 r
  U6012/ZN (NAND2_X1)                                     0.01      0.03       5.83 f
  n4559 (net)                                   3                   0.00       5.83 f
  U6013/ZN (NOR2_X1)                                      0.02      0.05       5.88 r
  n4467 (net)                                   2                   0.00       5.88 r
  U6014/ZN (AOI21_X1)                                     0.02      0.03       5.92 f
  n4450 (net)                                   2                   0.00       5.92 f
  U6015/ZN (NOR2_X1)                                      0.02      0.05       5.97 r
  n4481 (net)                                   2                   0.00       5.97 r
  U6016/ZN (INV_X1)                                       0.01      0.03       6.00 f
  n4482 (net)                                   4                   0.00       6.00 f
  U6084/ZN (OAI221_X1)                                    0.05      0.06       6.06 r
  IF_CPathxN2044 (net)                          1                   0.00       6.06 r
  clk_gate_IF_CPathxCtlToRegs_port_dst_data_reg/EN (SNPS_CLOCK_GATE_HIGH_CPU_41)     0.00     6.06 r
  clk_gate_IF_CPathxCtlToRegs_port_dst_data_reg/net3390 (net)       0.00       6.06 r
  clk_gate_IF_CPathxCtlToRegs_port_dst_data_reg/latch/D (DLL_X1)     0.05     0.01     6.07 r
  data arrival time                                                            6.07

  clock clk (fall edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.80      10.80
  clock uncertainty                                                -0.20      10.60
  clk_gate_IF_CPathxCtlToRegs_port_dst_data_reg/latch/GN (DLL_X1)     0.00    10.60 f
  time borrowed from endpoint                                       0.00      10.60
  data required time                                                          10.60
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.60
  data arrival time                                                           -6.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.53

  Time Borrowing Information
  ------------------------------------------------------------------------
  clk nominal pulse width                                          10.00   
  library setup time                                               -0.24   
  ------------------------------------------------------------------------
  max time borrow                                                   9.76   
  actual time borrow                                                0.00   
  ------------------------------------------------------------------------


  Startpoint: IF_CPathxCtlToMem_port_notify_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CtlToMem_port_notify
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.80       0.80
  IF_CPathxCtlToMem_port_notify_reg/CK (DFF_X1)           1.00      0.00       0.80 r
  IF_CPathxCtlToMem_port_notify_reg/Q (DFF_X1)            0.01      0.13       0.93 r
  CtlToMem_port_notify (net)                    3                   0.00       0.93 r
  CtlToMem_port_notify (out)                              0.01      0.00       0.94 r
  data arrival time                                                            0.94

  clock clk (rise edge)                                            20.00      20.00
  clock network delay (ideal)                                       0.80      20.80
  clock uncertainty                                                -0.20      20.60
  output external delay                                            -5.00      15.60
  data required time                                                          15.60
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          15.60
  data arrival time                                                           -0.94
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 14.66


  Startpoint: IF_DecoderxDecToCtl_port_encType_regx0x
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_IF_CPathxCtlToRegs_port_req_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.80       0.80
  IF_DecoderxDecToCtl_port_encType_regx0x/CK (DFF_X1)     1.00      0.00       0.80 r
  IF_DecoderxDecToCtl_port_encType_regx0x/Q (DFF_X1)      0.02      0.14       0.94 f
  DecToCtl_port_encType(0) (net)                9                   0.00       0.94 f
  U5593/ZN (NOR2_X1)                                      0.04      0.08       1.01 r
  n4224 (net)                                   3                   0.00       1.01 r
  U5594/ZN (INV_X1)                                       0.01      0.03       1.04 f
  n4230 (net)                                   2                   0.00       1.04 f
  U5595/ZN (NOR2_X1)                                      0.06      0.08       1.13 r
  n4543 (net)                                   5                   0.00       1.13 r
  U5596/ZN (OAI221_X1)                                    0.02      0.06       1.19 f
  n4185 (net)                                   1                   0.00       1.19 f
  U5597/ZN (AOI221_X1)                                    0.06      0.10       1.29 r
  n4200 (net)                                   2                   0.00       1.29 r
  U5630/ZN (NAND2_X1)                                     0.02      0.04       1.33 f
  n4540 (net)                                   2                   0.00       1.33 f
  U5631/ZN (AND2_X1)                                      0.01      0.05       1.38 f
  n4453 (net)                                   2                   0.00       1.38 f
  U5632/ZN (AOI211_X1)                                    0.04      0.08       1.46 r
  n4202 (net)                                   1                   0.00       1.46 r
  U5633/ZN (INV_X1)                                       0.01      0.03       1.49 f
  n4444 (net)                                   3                   0.00       1.49 f
  U5640/ZN (NAND3_X1)                                     0.02      0.05       1.54 r
  n4469 (net)                                   3                   0.00       1.54 r
  U6051/ZN (NAND2_X1)                                     0.03      0.03       1.57 f
  IF_CPathxN2078 (net)                          2                   0.00       1.57 f
  U6085/ZN (OR2_X1)                                       0.01      0.07       1.64 f
  IF_CPathxN2038 (net)                          1                   0.00       1.64 f
  clk_gate_IF_CPathxCtlToRegs_port_req_reg/EN (SNPS_CLOCK_GATE_HIGH_CPU_42)     0.00     1.64 f
  clk_gate_IF_CPathxCtlToRegs_port_req_reg/net3390 (net)            0.00       1.64 f
  clk_gate_IF_CPathxCtlToRegs_port_req_reg/latch/D (DLL_X1)     0.01     0.01     1.65 f
  data arrival time                                                            1.65

  clock clk (fall edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.80      10.80
  clock uncertainty                                                -0.20      10.60
  clk_gate_IF_CPathxCtlToRegs_port_req_reg/latch/GN (DLL_X1)        0.00      10.60 f
  time borrowed from endpoint                                       0.00      10.60
  data required time                                                          10.60
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.60
  data arrival time                                                           -1.65
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.95

  Time Borrowing Information
  ------------------------------------------------------------------------
  clk nominal pulse width                                          10.00   
  library setup time                                               -0.03   
  ------------------------------------------------------------------------
  max time borrow                                                   9.97   
  actual time borrow                                                0.00   
  ------------------------------------------------------------------------


1
