
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Mon Oct 21 14:12:11 2024
| Design       : test_ddr
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing -configuration 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                   
**************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                     
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                            
--------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                  20.000       {0 10}         Declared               2030           5  {ref_clk}                                          
   ddrphy_clkin           10.000       {0 5}          Generated (ref_clk)    7257           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.500        {0 1.25}       Generated (ref_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.500        {0 1.25}       Generated (ref_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                 2.500        {0 1.25}       Generated (ref_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk         10.000       {0 5}          Generated (ref_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
==================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     197.122 MHz         20.000          5.073         14.927
 ddrphy_clkin               100.000 MHz     116.374 MHz         10.000          8.593          1.407
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     14.927       0.000              0           5832
 ddrphy_clkin           ddrphy_clkin                 1.407       0.000              0          23080
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.315       0.000              0           5832
 ddrphy_clkin           ddrphy_clkin                 0.057       0.000              0          23080
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.147       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 4.538       0.000              0           5811
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.719       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 0.509       0.000              0           5811
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0           2030
 ddrphy_clkin                                        3.100       0.000              0           7257
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.414       0.000              0           5832
 ddrphy_clkin           ddrphy_clkin                 3.775       0.000              0          23080
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.254       0.000              0           5832
 ddrphy_clkin           ddrphy_clkin                -0.001      -0.001              1          23080
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.454       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 5.977       0.000              0           5811
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.546       0.000              0           2028
 ddrphy_clkin           ddrphy_clkin                 0.327       0.000              0           5811
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.504       0.000              0           2030
 ddrphy_clkin                                        3.480       0.000              0           7257
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMS_50_129/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/CLK

 CLMS_50_129/Q1                    tco                   0.289       7.492 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/Q
                                   net (fanout=488)      2.530      10.022         uart_read_addr[1]
 CLMA_114_212/Y2                   td                    0.286      10.308 r       u_uart_rd_lock/N380[95:64]_5[143]/gateop_perm/Z
                                   net (fanout=1)        1.685      11.993         u_uart_rd_lock/_N11910
 CLMS_46_205/D0                                                            r       u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.993         Logic Levels: 1  
                                                                                   Logic: 0.575ns(12.004%), Route: 4.215ns(87.996%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMS_46_205/CLK                                                           r       u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Setup time                                             -0.197      26.920                          

 Data required time                                                 26.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.920                          
 Data arrival time                                                  11.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[3]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel[215]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.929
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_58_120/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[3]/opit_0_inv/CLK

 CLMA_58_120/Q1                    tco                   0.289       7.492 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[3]/opit_0_inv/Q
                                   net (fanout=588)      2.269       9.761         uart_read_addr[3]
 CLMS_46_217/Y1                    td                    0.466      10.227 f       u_uart_rd_lock/N380[95:64]_5[151]/gateop_perm/Z
                                   net (fanout=1)        1.819      12.046         u_uart_rd_lock/_N11918
 CLMA_42_316/C0                                                            f       u_uart_rd_lock/status_bus_sel[215]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  12.046         Logic Levels: 1  
                                                                                   Logic: 0.755ns(15.590%), Route: 4.088ns(84.410%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.652      26.929         free_clk_g       
 CLMA_42_316/CLK                                                           r       u_uart_rd_lock/status_bus_sel[215]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.341      27.270                          
 clock uncertainty                                      -0.050      27.220                          

 Setup time                                             -0.200      27.020                          

 Data required time                                                 27.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.020                          
 Data arrival time                                                  12.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_58_120/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK

 CLMA_58_120/Y0                    tco                   0.375       7.578 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/Q
                                   net (fanout=65)       0.351       7.929         uart_read_addr[4]
 CLMS_50_121/Y2                    td                    0.492       8.421 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.255       8.676         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N69056
 CLMS_46_121/Y0                    td                    0.210       8.886 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.606       9.492         _N63322          
 CLMA_42_108/Y0                    td                    0.196       9.688 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519/gateop_perm/Z
                                   net (fanout=32)       1.823      11.511         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519
 CLMS_70_121/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CE

 Data arrival time                                                  11.511         Logic Levels: 3  
                                                                                   Logic: 1.273ns(29.550%), Route: 3.035ns(70.450%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMS_70_121/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Setup time                                             -0.617      26.500                          

 Data required time                                                 26.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.500                          
 Data arrival time                                                  11.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.989                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_184/Q0                   tco                   0.222       7.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       7.117         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMS_122_185/B4                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.117         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_122_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.366       6.837                          
 clock uncertainty                                       0.000       6.837                          

 Hold time                                              -0.035       6.802                          

 Data required time                                                  6.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.802                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_185/Q3                   tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       7.115         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4]
 CLMA_126_185/D4                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.115         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.034       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                   7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       6.808         free_clk_g       
 CLMA_58_117/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_117/Q3                    tco                   0.221       7.029 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       7.115         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/in_st_w_addrm
 CLMA_58_117/D4                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.115         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_58_117/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.034       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                   7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_18_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/CLK

 CLMA_18_196/Q0                    tco                   0.287      13.017 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/Q
                                   net (fanout=5)        0.795      13.812         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [90]
 CLMA_14_152/Y1                    td                    0.197      14.009 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_44/gateop_perm/Z
                                   net (fanout=1)        1.729      15.738         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N69654
 CLMA_10_276/Y3                    td                    0.210      15.948 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_72/gateop_perm/Z
                                   net (fanout=1)        0.121      16.069         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N69682
 CLMS_10_277/Y3                    td                    0.465      16.534 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_76/gateop_perm/Z
                                   net (fanout=2)        1.994      18.528         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N64357
 CLMA_114_216/Y2                   td                    0.210      18.738 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N202/gateop/Z
                                   net (fanout=2)        0.121      18.859         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdata_check
 CLMA_114_216/Y1                   td                    0.304      19.163 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N21/gateop_perm/Z
                                   net (fanout=5)        0.612      19.775         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N328_alias [2]
 CLMS_94_221/Y2                    td                    0.210      19.985 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N57_12_or[0]/gateop_perm/Z
                                   net (fanout=1)        0.122      20.107         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_next_state [0]
 CLMA_94_220/Y1                    td                    0.304      20.411 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N277_2/gateop_perm/Z
                                   net (fanout=1)        0.406      20.817         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N70879
 CLMA_90_216/B4                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  20.817         Logic Levels: 7  
                                                                                   Logic: 2.187ns(27.043%), Route: 5.900ns(72.957%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      22.099         ntclkbufg_0      
 CLMA_90_216/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Setup time                                             -0.120      22.224                          

 Data required time                                                 22.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.224                          
 Data arrival time                                                  20.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.407                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_10_97/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/CLK

 CLMS_10_97/Q0                     tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/Q
                                   net (fanout=5)        1.047      14.066         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [63]
 CLMA_34_136/Y2                    td                    0.492      14.558 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_61/gateop_perm/Z
                                   net (fanout=1)        0.623      15.181         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70262
 CLMA_18_120/Y3                    td                    0.287      15.468 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_64/gateop_perm/Z
                                   net (fanout=1)        0.775      16.243         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70265
 CLMA_38_132/Y2                    td                    0.210      16.453 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_68/gateop_perm/Z
                                   net (fanout=2)        0.640      17.093         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N64343
 CLMA_18_116/Y0                    td                    0.196      17.289 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N257_53/gateop_perm/Z
                                   net (fanout=1)        0.628      17.917         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70296
 CLMS_18_153/Y3                    td                    0.197      18.114 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N257_57/gateop_perm/Z
                                   net (fanout=2)        1.754      19.868         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdata_check_falling
 CLMA_98_196/Y3                    td                    0.210      20.078 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N295_7/gateop_perm/Z
                                   net (fanout=1)        0.641      20.719         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N68684_2
 CLMS_74_201/CD                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  20.719         Logic Levels: 6  
                                                                                   Logic: 1.881ns(23.545%), Route: 6.108ns(76.455%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      22.099         ntclkbufg_0      
 CLMS_74_201/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.577      22.676                          
 clock uncertainty                                      -0.350      22.326                          

 Setup time                                             -0.188      22.138                          

 Data required time                                                 22.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.138                          
 Data arrival time                                                  20.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.419                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_90_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_192/Q0                    tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.827      13.846         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [7]
 CLMS_74_165/Y3                    td                    0.468      14.314 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[0]/gateop/F
                                   net (fanout=1)        0.119      14.433         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13284
 CLMA_74_164/Y3                    td                    0.210      14.643 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_13[0]/gateop_perm/Z
                                   net (fanout=1)        0.993      15.636         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13292
 CLMA_98_192/Y3                    td                    0.210      15.846 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[0]/gateop_perm/Z
                                   net (fanout=2)        0.123      15.969         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13300
 CLMS_98_193/Y3                    td                    0.210      16.179 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[0]/gateop/Z
                                   net (fanout=7)        1.379      17.558         _N13304          
 CLMA_30_221/Y3                    td                    0.210      17.768 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N180/gateop_perm/Z
                                   net (fanout=1)        0.489      18.257         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N180
 CLMS_18_217/Y3                    td                    0.210      18.467 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=201)      1.200      19.667         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_30_152/CECO                  td                    0.184      19.851 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[199]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      19.851         ntR1433          
 CLMA_30_156/CECO                  td                    0.184      20.035 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      20.035         ntR1432          
 CLMA_30_160/CECI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  20.035         Logic Levels: 8  
                                                                                   Logic: 2.175ns(29.774%), Route: 5.130ns(70.226%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      22.099         ntclkbufg_0      
 CLMA_30_160/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Setup time                                             -0.729      21.615                          

 Data required time                                                 21.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.615                          
 Data arrival time                                                  20.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.580                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.631

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/CLK

 CLMA_110_192/Q2                   tco                   0.224      12.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/Q
                                   net (fanout=5)        0.086      12.409         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1]
 CLMA_110_192/CD                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/D

 Data arrival time                                                  12.409         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/CLK
 clock pessimism                                        -0.631      12.099                          
 clock uncertainty                                       0.200      12.299                          

 Hold time                                               0.053      12.352                          

 Data required time                                                 12.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.352                          
 Data arrival time                                                  12.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.057                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/CLK

 CLMA_126_128/Q0                   tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.084      12.405         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [3]
 CLMA_126_129/A0                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.405         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Hold time                                              -0.094      12.234                          

 Data required time                                                 12.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.234                          
 Data arrival time                                                  12.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMA_90_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_90_156/Q0                    tco                   0.222      12.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086      12.407         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [5]
 CLMA_90_157/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.407         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_90_157/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Hold time                                              -0.094      12.234                          

 Data required time                                                 12.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.234                          
 Data arrival time                                                  12.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       7.777         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.289       7.492 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      2.567      10.059         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.147      10.206 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.206         ntR1105          
 CLMA_46_100/RSCO                  td                    0.147      10.353 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.353         ntR1104          
 CLMA_46_104/RSCO                  td                    0.147      10.500 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.500         ntR1103          
 CLMA_46_108/RSCO                  td                    0.147      10.647 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.647         ntR1102          
 CLMA_46_112/RSCO                  td                    0.147      10.794 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.794         ntR1101          
 CLMA_46_116/RSCO                  td                    0.147      10.941 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.941         ntR1100          
 CLMA_46_120/RSCO                  td                    0.147      11.088 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.088         ntR1099          
 CLMA_46_124/RSCO                  td                    0.147      11.235 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.235         ntR1098          
 CLMA_46_128/RSCO                  td                    0.147      11.382 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.382         ntR1097          
 CLMA_46_132/RSCO                  td                    0.147      11.529 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.529         ntR1096          
 CLMA_46_136/RSCO                  td                    0.147      11.676 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.676         ntR1095          
 CLMA_46_140/RSCO                  td                    0.147      11.823 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.823         ntR1094          
 CLMA_46_144/RSCO                  td                    0.147      11.970 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.970         ntR1093          
 CLMA_46_148/RSCI                                                          f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/RS

 Data arrival time                                                  11.970         Logic Levels: 13 
                                                                                   Logic: 2.200ns(46.151%), Route: 2.567ns(53.849%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMA_46_148/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                           0.000      27.117                          

 Data required time                                                 27.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.117                          
 Data arrival time                                                  11.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.287       7.490 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      2.698      10.188         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.137      10.325 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.325         ntR1105          
 CLMA_46_100/RSCO                  td                    0.137      10.462 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.462         ntR1104          
 CLMA_46_104/RSCO                  td                    0.137      10.599 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.599         ntR1103          
 CLMA_46_108/RSCO                  td                    0.137      10.736 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.736         ntR1102          
 CLMA_46_112/RSCO                  td                    0.137      10.873 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.873         ntR1101          
 CLMA_46_116/RSCO                  td                    0.137      11.010 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.010         ntR1100          
 CLMA_46_120/RSCO                  td                    0.137      11.147 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.147         ntR1099          
 CLMA_46_124/RSCO                  td                    0.137      11.284 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.284         ntR1098          
 CLMA_46_128/RSCO                  td                    0.137      11.421 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.421         ntR1097          
 CLMA_46_132/RSCO                  td                    0.137      11.558 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.558         ntR1096          
 CLMA_46_136/RSCO                  td                    0.137      11.695 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.695         ntR1095          
 CLMA_46_140/RSCO                  td                    0.137      11.832 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.832         ntR1094          
 CLMA_46_144/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/RS

 Data arrival time                                                  11.832         Logic Levels: 12 
                                                                                   Logic: 1.931ns(41.715%), Route: 2.698ns(58.285%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMA_46_144/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                           0.000      27.117                          

 Data required time                                                 27.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.117                          
 Data arrival time                                                  11.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       7.203         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.287       7.490 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      2.698      10.188         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.137      10.325 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.325         ntR1105          
 CLMA_46_100/RSCO                  td                    0.137      10.462 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.462         ntR1104          
 CLMA_46_104/RSCO                  td                    0.137      10.599 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.599         ntR1103          
 CLMA_46_108/RSCO                  td                    0.137      10.736 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.736         ntR1102          
 CLMA_46_112/RSCO                  td                    0.137      10.873 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.873         ntR1101          
 CLMA_46_116/RSCO                  td                    0.137      11.010 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.010         ntR1100          
 CLMA_46_120/RSCO                  td                    0.137      11.147 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.147         ntR1099          
 CLMA_46_124/RSCO                  td                    0.137      11.284 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.284         ntR1098          
 CLMA_46_128/RSCO                  td                    0.137      11.421 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.421         ntR1097          
 CLMA_46_132/RSCO                  td                    0.137      11.558 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.558         ntR1096          
 CLMA_46_136/RSCO                  td                    0.137      11.695 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.695         ntR1095          
 CLMA_46_140/RSCO                  td                    0.137      11.832 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.832         ntR1094          
 CLMA_46_144/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RS

 Data arrival time                                                  11.832         Logic Levels: 12 
                                                                                   Logic: 1.931ns(41.715%), Route: 2.698ns(58.285%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      25.277         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531      26.808         free_clk_g       
 CLMA_46_144/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                           0.000      27.117                          

 Data required time                                                 27.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.117                          
 Data arrival time                                                  11.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.285                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.311       7.343         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_134_185/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   7.343         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.869%), Route: 0.311ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_134_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.311       7.343         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_134_185/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   7.343         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.869%), Route: 0.311ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_134_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.457       7.489         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_126_180/RSCO                 td                    0.105       7.594 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.594         ntR498           
 CLMA_126_184/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.594         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.858%), Route: 0.457ns(58.142%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                            0.000       6.844                          

 Data required time                                                  6.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.844                          
 Data arrival time                                                   7.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.750                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     2.538      15.557         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_244/RSCO                  td                    0.147      15.704 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[146]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.704         ntR695           
 CLMA_10_248/RSCO                  td                    0.147      15.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.851         ntR694           
 CLMA_10_252/RSCO                  td                    0.147      15.998 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      15.998         ntR693           
 CLMA_10_256/RSCO                  td                    0.147      16.145 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[222]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.145         ntR692           
 CLMA_10_260/RSCO                  td                    0.147      16.292 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[217]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.292         ntR691           
 CLMA_10_264/RSCO                  td                    0.147      16.439 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.439         ntR690           
 CLMA_10_268/RSCO                  td                    0.147      16.586 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[251]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.586         ntR689           
 CLMA_10_272/RSCO                  td                    0.147      16.733 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.733         ntR688           
 CLMA_10_276/RSCO                  td                    0.147      16.880 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.880         ntR687           
 CLMA_10_280/RSCO                  td                    0.147      17.027 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.027         ntR686           
 CLMA_10_284/RSCO                  td                    0.147      17.174 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[255]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.174         ntR685           
 CLMA_10_288/RSCO                  td                    0.147      17.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.321         ntR684           
 CLMA_10_292/RSCO                  td                    0.147      17.468 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.468         ntR683           
 CLMA_10_296/RSCO                  td                    0.147      17.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[222]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.615         ntR682           
 CLMA_10_300/RSCO                  td                    0.147      17.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.762         ntR681           
 CLMA_10_304/RSCO                  td                    0.147      17.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.909         ntR680           
 CLMA_10_308/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.909         Logic Levels: 16 
                                                                                   Logic: 2.641ns(50.994%), Route: 2.538ns(49.006%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.652      22.220         ntclkbufg_0      
 CLMA_10_308/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  17.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.538                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     2.538      15.557         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_244/RSCO                  td                    0.147      15.704 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[146]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.704         ntR695           
 CLMA_10_248/RSCO                  td                    0.147      15.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.851         ntR694           
 CLMA_10_252/RSCO                  td                    0.147      15.998 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      15.998         ntR693           
 CLMA_10_256/RSCO                  td                    0.147      16.145 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[222]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.145         ntR692           
 CLMA_10_260/RSCO                  td                    0.147      16.292 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[217]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.292         ntR691           
 CLMA_10_264/RSCO                  td                    0.147      16.439 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.439         ntR690           
 CLMA_10_268/RSCO                  td                    0.147      16.586 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[251]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.586         ntR689           
 CLMA_10_272/RSCO                  td                    0.147      16.733 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.733         ntR688           
 CLMA_10_276/RSCO                  td                    0.147      16.880 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.880         ntR687           
 CLMA_10_280/RSCO                  td                    0.147      17.027 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.027         ntR686           
 CLMA_10_284/RSCO                  td                    0.147      17.174 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[255]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.174         ntR685           
 CLMA_10_288/RSCO                  td                    0.147      17.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.321         ntR684           
 CLMA_10_292/RSCO                  td                    0.147      17.468 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.468         ntR683           
 CLMA_10_296/RSCO                  td                    0.147      17.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[222]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.615         ntR682           
 CLMA_10_300/RSCO                  td                    0.147      17.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.762         ntR681           
 CLMA_10_304/RSCO                  td                    0.147      17.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      17.909         ntR680           
 CLMA_10_308/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.909         Logic Levels: 16 
                                                                                   Logic: 2.641ns(50.994%), Route: 2.538ns(49.006%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.652      22.220         ntclkbufg_0      
 CLMA_10_308/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  17.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.538                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.289      13.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     2.538      15.557         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_245/RSCO                  td                    0.147      15.704 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[210]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.704         ntR782           
 CLMS_10_249/RSCO                  td                    0.147      15.851 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.851         ntR781           
 CLMS_10_253/RSCO                  td                    0.147      15.998 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.998         ntR780           
 CLMS_10_257/RSCO                  td                    0.147      16.145 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[159]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.145         ntR779           
 CLMS_10_261/RSCO                  td                    0.147      16.292 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[255]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.292         ntR778           
 CLMS_10_265/RSCO                  td                    0.147      16.439 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[254]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.439         ntR777           
 CLMS_10_269/RSCO                  td                    0.147      16.586 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[220]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.586         ntR776           
 CLMS_10_273/RSCO                  td                    0.147      16.733 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.733         ntR775           
 CLMS_10_277/RSCO                  td                    0.147      16.880 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.880         ntR774           
 CLMS_10_281/RSCO                  td                    0.147      17.027 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[248]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.027         ntR773           
 CLMS_10_285/RSCO                  td                    0.147      17.174 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[218]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.174         ntR772           
 CLMS_10_289/RSCO                  td                    0.147      17.321 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[190]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.321         ntR771           
 CLMS_10_293/RSCO                  td                    0.147      17.468 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[242]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.468         ntR770           
 CLMS_10_297/RSCO                  td                    0.147      17.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.615         ntR769           
 CLMS_10_301/RSCO                  td                    0.147      17.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      17.762         ntR768           
 CLMS_10_305/RSCO                  td                    0.147      17.909 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      17.909         ntR767           
 CLMS_10_309/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.909         Logic Levels: 16 
                                                                                   Logic: 2.641ns(50.994%), Route: 2.538ns(49.006%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      15.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.652      22.220         ntclkbufg_0      
 CLMS_10_309/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Recovery time                                           0.000      22.447                          

 Data required time                                                 22.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.447                          
 Data arrival time                                                  17.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.224      12.323 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.409      12.732         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.105      12.837 r       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.837         ntR567           
 CLMS_70_197/RSCI                                                          r       u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/RS

 Data arrival time                                                  12.837         Logic Levels: 1  
                                                                                   Logic: 0.329ns(44.580%), Route: 0.409ns(55.420%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                            0.000      12.328                          

 Data required time                                                 12.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.328                          
 Data arrival time                                                  12.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.224      12.323 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.409      12.732         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.105      12.837 r       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.837         ntR567           
 CLMS_70_197/RSCI                                                          r       u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/RS

 Data arrival time                                                  12.837         Logic Levels: 1  
                                                                                   Logic: 0.329ns(44.580%), Route: 0.409ns(55.420%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                            0.000      12.328                          

 Data required time                                                 12.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.328                          
 Data arrival time                                                  12.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       5.277         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.531      12.099         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.224      12.323 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.409      12.732         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.105      12.837 r       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.837         ntR567           
 CLMS_70_197/RSCI                                                          r       u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/RS

 Data arrival time                                                  12.837         Logic Levels: 1  
                                                                                   Logic: 0.329ns(44.580%), Route: 0.409ns(55.420%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                            0.000      12.328                          

 Data required time                                                 12.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.328                          
 Data arrival time                                                  12.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMS_118_145/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMS_118_145/Y0                   tco                   0.375      13.105 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.832      13.937         I_ipsxb_ddr_top/u_ddrphy_top/calib_rst
 CLMA_90_160/Y1                    td                    0.197      14.134 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.901      17.035         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      17.174 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      17.174         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      21.077 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      21.173         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  21.173         Logic Levels: 3  
                                                                                   Logic: 4.614ns(54.649%), Route: 3.829ns(45.351%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_66_100/Q0                    tco                   0.287      13.017 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=28)       2.984      16.001         nt_ddr_init_done 
 IOL_19_374/DO                     td                    0.139      16.140 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.140         ddr_init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.818      19.958 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      20.067         ddr_init_done    
 B2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  20.067         Logic Levels: 2  
                                                                                   Logic: 4.244ns(57.844%), Route: 3.093ns(42.156%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       5.618         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.585      12.730         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.287      13.017 f       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=467)      2.428      15.445         nt_err_flag_led  
 IOL_19_373/DO                     td                    0.139      15.584 f       err_flag_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.584         err_flag_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.818      19.402 f       err_flag_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      19.509         err_flag_led     
 A2                                                                        f       err_flag_led (port)

 Data arrival time                                                  19.509         Logic Levels: 2  
                                                                                   Logic: 4.244ns(62.605%), Route: 2.535ns(37.395%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[24] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J6                                                      0.000       0.000 f       mem_dq[24] (port)
                                   net (fanout=1)        0.040       0.040         nt_mem_dq[24]    
 IOBS_LR_0_284/DIN                 td                    0.552       0.592 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.592         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_7_285/RX_DATA_DD              td                    0.461       1.053 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.438       1.491         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_10_284/Y1                    td                    0.156       1.647 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.473       2.120         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N71083
 CLMS_22_281/C1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.120         Logic Levels: 3  
                                                                                   Logic: 1.169ns(55.142%), Route: 0.951ns(44.858%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.552       0.646 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.646         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.461       1.107 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.433       1.540         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_14_264/Y1                    td                    0.219       1.759 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.852       2.611         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N71084
 CLMS_22_281/C3                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.611         Logic Levels: 3  
                                                                                   Logic: 1.232ns(47.185%), Route: 1.379ns(52.815%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.305       1.398         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_241/Y3                    td                    0.197       1.595 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        1.188       2.783         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70014
 CLMS_22_281/D0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.783         Logic Levels: 3  
                                                                                   Logic: 1.210ns(43.478%), Route: 1.573ns(56.522%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width   CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMS_50_129/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/CLK

 CLMS_50_129/Q1                    tco                   0.223       5.440 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[1]/opit_0_inv/Q
                                   net (fanout=488)      1.795       7.235         uart_read_addr[1]
 CLMA_114_212/Y2                   td                    0.227       7.462 f       u_uart_rd_lock/N380[95:64]_5[143]/gateop_perm/Z
                                   net (fanout=1)        1.124       8.586         u_uart_rd_lock/_N11910
 CLMS_46_205/D0                                                            f       u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   8.586         Logic Levels: 1  
                                                                                   Logic: 0.450ns(13.357%), Route: 2.919ns(86.643%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_46_205/CLK                                                           r       u_uart_rd_lock/status_bus_sel[207]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.148      25.000                          

 Data required time                                                 25.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.000                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_58_120/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK

 CLMA_58_120/Y0                    tco                   0.289       5.506 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/Q
                                   net (fanout=65)       0.219       5.725         uart_read_addr[4]
 CLMS_50_121/Y2                    td                    0.379       6.104 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.172       6.276         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N69056
 CLMS_46_121/Y0                    td                    0.150       6.426 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.381       6.807         _N63322          
 CLMA_42_108/Y0                    td                    0.150       6.957 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519/gateop_perm/Z
                                   net (fanout=32)       1.279       8.236         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519
 CLMS_70_121/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CE

 Data arrival time                                                   8.236         Logic Levels: 3  
                                                                                   Logic: 0.968ns(32.064%), Route: 2.051ns(67.936%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_70_121/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[2]/opit_0_inv/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.476      24.672                          

 Data required time                                                 24.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.672                          
 Data arrival time                                                   8.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[3]/opit_0_inv/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_58_120/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/CLK

 CLMA_58_120/Y0                    tco                   0.289       5.506 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrl[4]/opit_0_inv/Q
                                   net (fanout=65)       0.219       5.725         uart_read_addr[4]
 CLMS_50_121/Y2                    td                    0.379       6.104 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.172       6.276         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N69056
 CLMS_46_121/Y0                    td                    0.150       6.426 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.381       6.807         _N63322          
 CLMA_42_108/Y0                    td                    0.150       6.957 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519/gateop_perm/Z
                                   net (fanout=32)       1.279       8.236         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N519
 CLMS_70_121/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[3]/opit_0_inv/CE

 Data arrival time                                                   8.236         Logic Levels: 3  
                                                                                   Logic: 0.968ns(32.064%), Route: 2.051ns(67.936%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMS_70_121/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[3]/opit_0_inv/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.476      24.672                          

 Data required time                                                 24.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.672                          
 Data arrival time                                                   8.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.436                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_184/Q0                   tco                   0.179       5.061 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       5.122         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMS_122_185/B4                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.122         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMS_122_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.320       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                              -0.029       4.868                          

 Data required time                                                  4.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.868                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_185/Q3                   tco                   0.178       5.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.119         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4]
 CLMA_126_185/D4                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Hold time                                              -0.028       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       4.882         free_clk_g       
 CLMA_58_117/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_117/Q3                    tco                   0.178       5.060 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.119         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/in_st_w_addrm
 CLMA_58_117/D4                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_58_117/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Hold time                                              -0.028       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_18_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/CLK

 CLMA_18_196/Q0                    tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[26]/opit_0_inv/Q
                                   net (fanout=5)        0.551       9.358         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [90]
 CLMA_14_152/Y1                    td                    0.151       9.509 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_44/gateop_perm/Z
                                   net (fanout=1)        1.221      10.730         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N69654
 CLMA_10_276/Y3                    td                    0.162      10.892 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_72/gateop_perm/Z
                                   net (fanout=1)        0.073      10.965         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N69682
 CLMS_10_277/Y3                    td                    0.358      11.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N257_76/gateop_perm/Z
                                   net (fanout=2)        1.419      12.742         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N64357
 CLMA_114_216/Y2                   td                    0.162      12.904 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N202/gateop/Z
                                   net (fanout=2)        0.073      12.977         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdata_check
 CLMA_114_216/Y1                   td                    0.244      13.221 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N21/gateop_perm/Z
                                   net (fanout=5)        0.405      13.626         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N328_alias [2]
 CLMS_94_221/Y2                    td                    0.162      13.788 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N57_12_or[0]/gateop_perm/Z
                                   net (fanout=1)        0.074      13.862         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_next_state [0]
 CLMA_94_220/Y1                    td                    0.244      14.106 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N277_2/gateop_perm/Z
                                   net (fanout=1)        0.257      14.363         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/_N70879
 CLMA_90_216/B4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.363         Logic Levels: 7  
                                                                                   Logic: 1.704ns(29.496%), Route: 4.073ns(70.504%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895      18.104         ntclkbufg_0      
 CLMA_90_216/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Setup time                                             -0.079      18.138                          

 Data required time                                                 18.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.138                          
 Data arrival time                                                  14.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.775                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_10_97/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/CLK

 CLMS_10_97/Q0                     tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/Q
                                   net (fanout=5)        0.716       9.523         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [63]
 CLMA_34_136/Y2                    td                    0.379       9.902 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_61/gateop_perm/Z
                                   net (fanout=1)        0.435      10.337         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70262
 CLMA_18_120/Y3                    td                    0.222      10.559 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_64/gateop_perm/Z
                                   net (fanout=1)        0.523      11.082         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70265
 CLMA_38_132/Y2                    td                    0.150      11.232 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_68/gateop_perm/Z
                                   net (fanout=2)        0.453      11.685         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N64343
 CLMA_18_116/Y0                    td                    0.150      11.835 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N257_53/gateop_perm/Z
                                   net (fanout=1)        0.439      12.274         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N70296
 CLMS_18_153/Y3                    td                    0.151      12.425 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N257_57/gateop_perm/Z
                                   net (fanout=2)        1.218      13.643         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdata_check_falling
 CLMA_98_196/Y3                    td                    0.151      13.794 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N295_7/gateop_perm/Z
                                   net (fanout=1)        0.418      14.212         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N68684_2
 CLMS_74_201/CD                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  14.212         Logic Levels: 6  
                                                                                   Logic: 1.424ns(25.311%), Route: 4.202ns(74.689%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895      18.104         ntclkbufg_0      
 CLMS_74_201/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/data_check_pass/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.452      18.556                          
 clock uncertainty                                      -0.350      18.206                          

 Setup time                                             -0.146      18.060                          

 Data required time                                                 18.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.060                          
 Data arrival time                                                  14.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.848                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_90_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_192/Q0                    tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.554       9.361         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [7]
 CLMS_74_165/Y3                    td                    0.360       9.721 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[0]/gateop/F
                                   net (fanout=1)        0.070       9.791         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13284
 CLMA_74_164/Y3                    td                    0.151       9.942 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_13[0]/gateop_perm/Z
                                   net (fanout=1)        0.674      10.616         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13292
 CLMA_98_192/Y3                    td                    0.151      10.767 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[0]/gateop_perm/Z
                                   net (fanout=2)        0.660      11.427         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N13300
 CLMA_70_216/Y3                    td                    0.211      11.638 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[0]/gateop/F
                                   net (fanout=269)      0.735      12.373         debug_calib_ctrl[0]
 CLMS_18_217/Y3                    td                    0.222      12.595 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=201)      0.859      13.454         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_30_152/CECO                  td                    0.132      13.586 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[199]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.586         ntR1433          
 CLMA_30_156/CECO                  td                    0.132      13.718 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.718         ntR1432          
 CLMA_30_160/CECI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.718         Logic Levels: 7  
                                                                                   Logic: 1.580ns(30.787%), Route: 3.552ns(69.213%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895      18.104         ntclkbufg_0      
 CLMA_30_160/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Setup time                                             -0.576      17.641                          

 Data required time                                                 17.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.641                          
 Data arrival time                                                  13.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.923                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/CLK

 CLMA_110_192/Q2                   tco                   0.180       8.284 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/Q
                                   net (fanout=5)        0.060       8.344         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1]
 CLMA_110_192/CD                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/D

 Data arrival time                                                   8.344         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv/CLK
 clock pessimism                                        -0.481       8.105                          
 clock uncertainty                                       0.200       8.305                          

 Hold time                                               0.040       8.345                          

 Data required time                                                  8.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.345                          
 Data arrival time                                                   8.344                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/CLK

 CLMA_126_128/Q0                   tco                   0.179       8.283 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.058       8.341         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [3]
 CLMA_126_129/A0                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.341         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Hold time                                              -0.078       8.241                          

 Data required time                                                  8.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.241                          
 Data arrival time                                                   8.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[3]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_156/Q3                    tco                   0.178       8.282 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       8.340         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [3]
 CLMA_94_156/B0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.340         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.481       8.105                          
 clock uncertainty                                       0.200       8.305                          

 Hold time                                              -0.066       8.239                          

 Data required time                                                  8.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.239                          
 Data arrival time                                                   8.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       6.487         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.221       5.438 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      1.891       7.329         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.105       7.434 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.434         ntR1105          
 CLMA_46_100/RSCO                  td                    0.105       7.539 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.539         ntR1104          
 CLMA_46_104/RSCO                  td                    0.105       7.644 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.644         ntR1103          
 CLMA_46_108/RSCO                  td                    0.105       7.749 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       7.749         ntR1102          
 CLMA_46_112/RSCO                  td                    0.105       7.854 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.854         ntR1101          
 CLMA_46_116/RSCO                  td                    0.105       7.959 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.959         ntR1100          
 CLMA_46_120/RSCO                  td                    0.105       8.064 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.064         ntR1099          
 CLMA_46_124/RSCO                  td                    0.105       8.169 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.169         ntR1098          
 CLMA_46_128/RSCO                  td                    0.105       8.274 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.274         ntR1097          
 CLMA_46_132/RSCO                  td                    0.105       8.379 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.379         ntR1096          
 CLMA_46_136/RSCO                  td                    0.105       8.484 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.484         ntR1095          
 CLMA_46_140/RSCO                  td                    0.105       8.589 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.589         ntR1094          
 CLMA_46_144/RSCO                  td                    0.105       8.694 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.694         ntR1093          
 CLMA_46_148/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/RS

 Data arrival time                                                   8.694         Logic Levels: 13 
                                                                                   Logic: 1.586ns(45.614%), Route: 1.891ns(54.386%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMA_46_148/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_14[20]/opit_0_inv/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                           0.000      25.148                          

 Data required time                                                 25.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.148                          
 Data arrival time                                                   8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.221       5.438 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      1.891       7.329         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.105       7.434 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.434         ntR1105          
 CLMA_46_100/RSCO                  td                    0.105       7.539 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.539         ntR1104          
 CLMA_46_104/RSCO                  td                    0.105       7.644 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.644         ntR1103          
 CLMA_46_108/RSCO                  td                    0.105       7.749 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       7.749         ntR1102          
 CLMA_46_112/RSCO                  td                    0.105       7.854 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.854         ntR1101          
 CLMA_46_116/RSCO                  td                    0.105       7.959 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.959         ntR1100          
 CLMA_46_120/RSCO                  td                    0.105       8.064 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.064         ntR1099          
 CLMA_46_124/RSCO                  td                    0.105       8.169 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.169         ntR1098          
 CLMA_46_128/RSCO                  td                    0.105       8.274 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.274         ntR1097          
 CLMA_46_132/RSCO                  td                    0.105       8.379 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.379         ntR1096          
 CLMA_46_136/RSCO                  td                    0.105       8.484 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.484         ntR1095          
 CLMA_46_140/RSCO                  td                    0.105       8.589 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.589         ntR1094          
 CLMA_46_144/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/RS

 Data arrival time                                                   8.589         Logic Levels: 12 
                                                                                   Logic: 1.481ns(43.921%), Route: 1.891ns(56.079%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMA_46_144/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[20]/opit_0_inv/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                           0.000      25.148                          

 Data required time                                                 25.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.148                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_118_216/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_118_216/Q0                   tco                   0.221       5.438 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=904)      1.891       7.329         free_clk_rst_n   
 CLMA_46_96/RSCO                   td                    0.105       7.434 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_r1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.434         ntR1105          
 CLMA_46_100/RSCO                  td                    0.105       7.539 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rxd_tmp[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.539         ntR1104          
 CLMA_46_104/RSCO                  td                    0.105       7.644 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.644         ntR1103          
 CLMA_46_108/RSCO                  td                    0.105       7.749 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_2[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       7.749         ntR1102          
 CLMA_46_112/RSCO                  td                    0.105       7.854 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.854         ntR1101          
 CLMA_46_116/RSCO                  td                    0.105       7.959 r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.959         ntR1100          
 CLMA_46_120/RSCO                  td                    0.105       8.064 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[29]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.064         ntR1099          
 CLMA_46_124/RSCO                  td                    0.105       8.169 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_9[29]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.169         ntR1098          
 CLMA_46_128/RSCO                  td                    0.105       8.274 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.274         ntR1097          
 CLMA_46_132/RSCO                  td                    0.105       8.379 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[20]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.379         ntR1096          
 CLMA_46_136/RSCO                  td                    0.105       8.484 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.484         ntR1095          
 CLMA_46_140/RSCO                  td                    0.105       8.589 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_8[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.589         ntR1094          
 CLMA_46_144/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RS

 Data arrival time                                                   8.589         Logic Levels: 12 
                                                                                   Logic: 1.481ns(43.921%), Route: 1.891ns(56.079%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      23.987         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895      24.882         free_clk_g       
 CLMA_46_144/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                           0.000      25.148                          

 Data required time                                                 25.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.148                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.559                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.184       5.066 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.289       5.355         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_126_180/RSCO                 td                    0.092       5.447 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.447         ntR498           
 CLMA_126_184/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.447         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.850%), Route: 0.289ns(51.150%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                            0.000       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.184       5.066 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.289       5.355         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_126_180/RSCO                 td                    0.092       5.447 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.447         ntR498           
 CLMA_126_184/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.447         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.850%), Route: 0.289ns(51.150%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                            0.000       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMS_130_181/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_130_181/Q1                   tco                   0.184       5.066 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.289       5.355         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_126_180/RSCO                 td                    0.092       5.447 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.447         ntR498           
 CLMA_126_184/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.447         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.850%), Route: 0.289ns(51.150%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_184/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                            0.000       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     1.852      10.659         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_244/RSCO                  td                    0.105      10.764 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[146]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.764         ntR695           
 CLMA_10_248/RSCO                  td                    0.105      10.869 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.869         ntR694           
 CLMA_10_252/RSCO                  td                    0.105      10.974 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.974         ntR693           
 CLMA_10_256/RSCO                  td                    0.105      11.079 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[222]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.079         ntR692           
 CLMA_10_260/RSCO                  td                    0.105      11.184 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[217]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.184         ntR691           
 CLMA_10_264/RSCO                  td                    0.105      11.289 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.289         ntR690           
 CLMA_10_268/RSCO                  td                    0.105      11.394 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[251]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.394         ntR689           
 CLMA_10_272/RSCO                  td                    0.105      11.499 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.499         ntR688           
 CLMA_10_276/RSCO                  td                    0.105      11.604 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.604         ntR687           
 CLMA_10_280/RSCO                  td                    0.105      11.709 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.709         ntR686           
 CLMA_10_284/RSCO                  td                    0.105      11.814 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[255]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.814         ntR685           
 CLMA_10_288/RSCO                  td                    0.105      11.919 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.919         ntR684           
 CLMA_10_292/RSCO                  td                    0.105      12.024 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.024         ntR683           
 CLMA_10_296/RSCO                  td                    0.105      12.129 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[222]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.129         ntR682           
 CLMA_10_300/RSCO                  td                    0.105      12.234 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.234         ntR681           
 CLMA_10_304/RSCO                  td                    0.105      12.339 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.339         ntR680           
 CLMA_10_308/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.339         Logic Levels: 16 
                                                                                   Logic: 1.901ns(50.653%), Route: 1.852ns(49.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.005      18.214         ntclkbufg_0      
 CLMA_10_308/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.977                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     1.852      10.659         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_244/RSCO                  td                    0.105      10.764 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[146]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.764         ntR695           
 CLMA_10_248/RSCO                  td                    0.105      10.869 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.869         ntR694           
 CLMA_10_252/RSCO                  td                    0.105      10.974 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.974         ntR693           
 CLMA_10_256/RSCO                  td                    0.105      11.079 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[222]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.079         ntR692           
 CLMA_10_260/RSCO                  td                    0.105      11.184 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[217]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.184         ntR691           
 CLMA_10_264/RSCO                  td                    0.105      11.289 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[191]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.289         ntR690           
 CLMA_10_268/RSCO                  td                    0.105      11.394 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[251]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.394         ntR689           
 CLMA_10_272/RSCO                  td                    0.105      11.499 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.499         ntR688           
 CLMA_10_276/RSCO                  td                    0.105      11.604 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.604         ntR687           
 CLMA_10_280/RSCO                  td                    0.105      11.709 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.709         ntR686           
 CLMA_10_284/RSCO                  td                    0.105      11.814 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[255]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.814         ntR685           
 CLMA_10_288/RSCO                  td                    0.105      11.919 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.919         ntR684           
 CLMA_10_292/RSCO                  td                    0.105      12.024 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.024         ntR683           
 CLMA_10_296/RSCO                  td                    0.105      12.129 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[222]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.129         ntR682           
 CLMA_10_300/RSCO                  td                    0.105      12.234 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.234         ntR681           
 CLMA_10_304/RSCO                  td                    0.105      12.339 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.339         ntR680           
 CLMA_10_308/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.339         Logic Levels: 16 
                                                                                   Logic: 1.901ns(50.653%), Route: 1.852ns(49.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.005      18.214         ntclkbufg_0      
 CLMA_10_308/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[152]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.977                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_130_185/Q0                   tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1095)     1.852      10.659         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_245/RSCO                  td                    0.105      10.764 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[210]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.764         ntR782           
 CLMS_10_249/RSCO                  td                    0.105      10.869 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[214]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.869         ntR781           
 CLMS_10_253/RSCO                  td                    0.105      10.974 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.974         ntR780           
 CLMS_10_257/RSCO                  td                    0.105      11.079 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[159]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.079         ntR779           
 CLMS_10_261/RSCO                  td                    0.105      11.184 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[255]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.184         ntR778           
 CLMS_10_265/RSCO                  td                    0.105      11.289 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[254]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.289         ntR777           
 CLMS_10_269/RSCO                  td                    0.105      11.394 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[220]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.394         ntR776           
 CLMS_10_273/RSCO                  td                    0.105      11.499 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.499         ntR775           
 CLMS_10_277/RSCO                  td                    0.105      11.604 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.604         ntR774           
 CLMS_10_281/RSCO                  td                    0.105      11.709 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[248]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.709         ntR773           
 CLMS_10_285/RSCO                  td                    0.105      11.814 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[218]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.814         ntR772           
 CLMS_10_289/RSCO                  td                    0.105      11.919 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[190]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      11.919         ntR771           
 CLMS_10_293/RSCO                  td                    0.105      12.024 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[242]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.024         ntR770           
 CLMS_10_297/RSCO                  td                    0.105      12.129 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.129         ntR769           
 CLMS_10_301/RSCO                  td                    0.105      12.234 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.234         ntR768           
 CLMS_10_305/RSCO                  td                    0.105      12.339 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.339         ntR767           
 CLMS_10_309/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.339         Logic Levels: 16 
                                                                                   Logic: 1.901ns(50.653%), Route: 1.852ns(49.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      13.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     1.005      18.214         ntclkbufg_0      
 CLMS_10_309/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[184]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Recovery time                                           0.000      18.316                          

 Data required time                                                 18.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.316                          
 Data arrival time                                                  12.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.184       8.288 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.266       8.554         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.092       8.646 f       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.646         ntR567           
 CLMS_70_197/RSCI                                                          f       u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/RS

 Data arrival time                                                   8.646         Logic Levels: 1  
                                                                                   Logic: 0.276ns(50.923%), Route: 0.266ns(49.077%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[107]/opit_0_inv/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Removal time                                            0.000       8.319                          

 Data required time                                                  8.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.319                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.184       8.288 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.266       8.554         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.092       8.646 f       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.646         ntR567           
 CLMS_70_197/RSCI                                                          f       u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/RS

 Data arrival time                                                   8.646         Logic Levels: 1  
                                                                                   Logic: 0.276ns(50.923%), Route: 0.266ns(49.077%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[139]/opit_0_inv/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Removal time                                            0.000       8.319                          

 Data required time                                                  8.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.319                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       3.987         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.895       8.104         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_70_173/Q1                    tco                   0.184       8.288 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=1616)     0.266       8.554         core_clk_rst_n   
 CLMS_70_193/RSCO                  td                    0.092       8.646 f       u_bist_top/u_test_rd_ctrl/data_err[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.646         ntR567           
 CLMS_70_197/RSCI                                                          f       u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/RS

 Data arrival time                                                   8.646         Logic Levels: 1  
                                                                                   Logic: 0.276ns(50.923%), Route: 0.266ns(49.077%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_70_197/CLK                                                           r       u_bist_top/u_test_rd_ctrl/next_err_data[167]/opit_0_inv/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Removal time                                            0.000       8.319                          

 Data required time                                                  8.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.319                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMS_118_145/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMS_118_145/Y0                   tco                   0.283       8.869 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.567       9.436         I_ipsxb_ddr_top/u_ddrphy_top/calib_rst
 CLMA_90_160/Y1                    td                    0.151       9.587 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.026      11.613         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      11.719 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.719         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      14.948 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      15.044         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  15.044         Logic Levels: 3  
                                                                                   Logic: 3.769ns(58.362%), Route: 2.689ns(41.638%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_111/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7257)     0.925       8.586         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_66_100/Q0                    tco                   0.221       8.807 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=28)       2.066      10.873         nt_ddr_init_done 
 IOL_19_374/DO                     td                    0.106      10.979 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.979         ddr_init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.213      14.192 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.301         ddr_init_done    
 B2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  14.301         Logic Levels: 2  
                                                                                   Logic: 3.540ns(61.942%), Route: 2.175ns(38.058%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : uart_txd (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       4.292         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       5.217         free_clk_g       
 CLMA_58_124/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/CLK

 CLMA_58_124/Q2                    tco                   0.223       5.440 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/txd/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.043       6.483         nt_uart_txd      
 IOL_43_6/DO                       td                    0.106       6.589 f       uart_txd_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.589         uart_txd_obuf/ntO
 IOBD_41_0/PAD                     td                    7.323      13.912 f       uart_txd_obuf/opit_0/O
                                   net (fanout=1)        0.075      13.987         uart_txd         
 R9                                                                        f       uart_txd (port)  

 Data arrival time                                                  13.987         Logic Levels: 2  
                                                                                   Logic: 7.652ns(87.252%), Route: 1.118ns(12.748%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[24] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J6                                                      0.000       0.000 f       mem_dq[24] (port)
                                   net (fanout=1)        0.040       0.040         nt_mem_dq[24]    
 IOBS_LR_0_284/DIN                 td                    0.372       0.412 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.412         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_7_285/RX_DATA_DD              td                    0.371       0.783 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.297       1.080         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_10_284/Y1                    td                    0.131       1.211 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.308       1.519         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N71083
 CLMS_22_281/C1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.519         Logic Levels: 3  
                                                                                   Logic: 0.874ns(57.538%), Route: 0.645ns(42.462%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.372       0.466 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.466         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.371       0.837 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.287       1.124         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_14_264/Y1                    td                    0.177       1.301 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.532       1.833         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N71084
 CLMS_22_281/C3                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.833         Logic Levels: 3  
                                                                                   Logic: 0.920ns(50.191%), Route: 0.913ns(49.809%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.372       0.452 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.371       0.823 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.204       1.027         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_241/Y3                    td                    0.158       1.185 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.750       1.935         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70014
 CLMS_22_281/D0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.935         Logic Levels: 3  
                                                                                   Logic: 0.901ns(46.563%), Route: 1.034ns(53.437%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           Low Pulse Width   CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_122_185/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_114_129/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr_pnr.adf       
| Output     | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/report_timing/test_ddr_rtp.adf     
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/report_timing/test_ddr.rtr         
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/report_timing/rtr.db               
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing -configuration 
Peak memory: 1,096 MB
Total CPU time to report_timing completion : 0h:0m:11s
Process Total CPU time to report_timing completion : 0h:0m:15s
Total real time to report_timing completion : 0h:0m:12s
