/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "qemu/module.h"
#include "trace-hw_xbox_nv2a.h"

uint16_t _TRACE_NV2A_REG_READ_DSTATE;
uint16_t _TRACE_NV2A_REG_WRITE_DSTATE;
uint16_t _TRACE_NV2A_IRQ_DSTATE;
uint16_t _TRACE_NV2A_DMA_MAP_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_METHOD_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_METHOD_ABBREV_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_METHOD_UNHANDLED_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_COMPARE_MISMATCH_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_CPU_ACCESS_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_CREATE_COLOR_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_CREATE_ZETA_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_DOWNLOAD_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_EVICT_OVERLAPPING_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_EVICT_REASON_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_HIT_COLOR_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_HIT_ZETA_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_INVALIDATED_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_MATCH_COLOR_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_MATCH_ZETA_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_MIGRATE_TYPE_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_RENDER_TO_TEXTURE_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_TARGET_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_TEXTURE_COMPAT_FAILED_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_SURFACE_UPLOAD_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_FLIP_STALL_DSTATE;
uint16_t _TRACE_NV2A_PGRAPH_FLIP_INCREMENT_WRITE_DSTATE;
TraceEvent _TRACE_NV2A_REG_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_reg_read",
    .sstate = TRACE_NV2A_REG_READ_ENABLED,
    .dstate = &_TRACE_NV2A_REG_READ_DSTATE 
};
TraceEvent _TRACE_NV2A_REG_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_reg_write",
    .sstate = TRACE_NV2A_REG_WRITE_ENABLED,
    .dstate = &_TRACE_NV2A_REG_WRITE_DSTATE 
};
TraceEvent _TRACE_NV2A_IRQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_irq",
    .sstate = TRACE_NV2A_IRQ_ENABLED,
    .dstate = &_TRACE_NV2A_IRQ_DSTATE 
};
TraceEvent _TRACE_NV2A_DMA_MAP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_dma_map",
    .sstate = TRACE_NV2A_DMA_MAP_ENABLED,
    .dstate = &_TRACE_NV2A_DMA_MAP_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_METHOD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_method",
    .sstate = TRACE_NV2A_PGRAPH_METHOD_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_METHOD_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_METHOD_ABBREV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_method_abbrev",
    .sstate = TRACE_NV2A_PGRAPH_METHOD_ABBREV_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_METHOD_ABBREV_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_METHOD_UNHANDLED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_method_unhandled",
    .sstate = TRACE_NV2A_PGRAPH_METHOD_UNHANDLED_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_METHOD_UNHANDLED_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_COMPARE_MISMATCH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_compare_mismatch",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_COMPARE_MISMATCH_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_COMPARE_MISMATCH_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_CPU_ACCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_cpu_access",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_CPU_ACCESS_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_CPU_ACCESS_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_CREATE_COLOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_create_color",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_CREATE_COLOR_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_CREATE_COLOR_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_CREATE_ZETA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_create_zeta",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_CREATE_ZETA_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_CREATE_ZETA_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_DOWNLOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_download",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_DOWNLOAD_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_DOWNLOAD_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_EVICT_OVERLAPPING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_evict_overlapping",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_EVICT_OVERLAPPING_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_EVICT_OVERLAPPING_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_EVICT_REASON_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_evict_reason",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_EVICT_REASON_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_EVICT_REASON_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_HIT_COLOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_hit_color",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_HIT_COLOR_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_HIT_COLOR_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_HIT_ZETA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_hit_zeta",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_HIT_ZETA_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_HIT_ZETA_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_INVALIDATED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_invalidated",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_INVALIDATED_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_INVALIDATED_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_MATCH_COLOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_match_color",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_MATCH_COLOR_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_MATCH_COLOR_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_MATCH_ZETA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_match_zeta",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_MATCH_ZETA_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_MATCH_ZETA_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_MIGRATE_TYPE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_migrate_type",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_MIGRATE_TYPE_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_MIGRATE_TYPE_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_RENDER_TO_TEXTURE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_render_to_texture",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_RENDER_TO_TEXTURE_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_RENDER_TO_TEXTURE_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_TARGET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_target",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_TARGET_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_TARGET_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_TEXTURE_COMPAT_FAILED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_texture_compat_failed",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_TEXTURE_COMPAT_FAILED_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_TEXTURE_COMPAT_FAILED_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_SURFACE_UPLOAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_surface_upload",
    .sstate = TRACE_NV2A_PGRAPH_SURFACE_UPLOAD_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_SURFACE_UPLOAD_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_FLIP_STALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_flip_stall",
    .sstate = TRACE_NV2A_PGRAPH_FLIP_STALL_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_FLIP_STALL_DSTATE 
};
TraceEvent _TRACE_NV2A_PGRAPH_FLIP_INCREMENT_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "nv2a_pgraph_flip_increment_write",
    .sstate = TRACE_NV2A_PGRAPH_FLIP_INCREMENT_WRITE_ENABLED,
    .dstate = &_TRACE_NV2A_PGRAPH_FLIP_INCREMENT_WRITE_DSTATE 
};
TraceEvent *hw_xbox_nv2a_trace_events[] = {
    &_TRACE_NV2A_REG_READ_EVENT,
    &_TRACE_NV2A_REG_WRITE_EVENT,
    &_TRACE_NV2A_IRQ_EVENT,
    &_TRACE_NV2A_DMA_MAP_EVENT,
    &_TRACE_NV2A_PGRAPH_METHOD_EVENT,
    &_TRACE_NV2A_PGRAPH_METHOD_ABBREV_EVENT,
    &_TRACE_NV2A_PGRAPH_METHOD_UNHANDLED_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_COMPARE_MISMATCH_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_CPU_ACCESS_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_CREATE_COLOR_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_CREATE_ZETA_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_DOWNLOAD_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_EVICT_OVERLAPPING_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_EVICT_REASON_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_HIT_COLOR_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_HIT_ZETA_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_INVALIDATED_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_MATCH_COLOR_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_MATCH_ZETA_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_MIGRATE_TYPE_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_RENDER_TO_TEXTURE_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_TARGET_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_TEXTURE_COMPAT_FAILED_EVENT,
    &_TRACE_NV2A_PGRAPH_SURFACE_UPLOAD_EVENT,
    &_TRACE_NV2A_PGRAPH_FLIP_STALL_EVENT,
    &_TRACE_NV2A_PGRAPH_FLIP_INCREMENT_WRITE_EVENT,
  NULL,
};

static void trace_hw_xbox_nv2a_register_events(void)
{
    trace_event_register_group(hw_xbox_nv2a_trace_events);
}
trace_init(trace_hw_xbox_nv2a_register_events)
