INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:01:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 2.301ns (37.274%)  route 3.872ns (62.726%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2041, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X31Y83         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=38, routed)          0.457     1.181    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X30Y82         LUT5 (Prop_lut5_I3_O)        0.043     1.224 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.224    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.481 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.481    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.530 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.530    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.579 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.579    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.628 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.628    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.773 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.191     1.964    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X31Y86         LUT3 (Prop_lut3_I0_O)        0.120     2.084 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8/O
                         net (fo=34, routed)          0.559     2.643    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.043     2.686 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_5/O
                         net (fo=2, routed)           0.329     3.015    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_5_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.043     3.058 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_24/O
                         net (fo=10, routed)          0.305     3.363    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.043     3.406 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.330     3.736    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I0_O)        0.043     3.779 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.182     3.961    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.043     4.004 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.181     4.185    load1/data_tehb/control/ltOp_carry
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.043     4.228 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.097     4.325    addf0/operator/DI[3]
    SLICE_X31Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.509 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.509    addf0/operator/ltOp_carry_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.558 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    addf0/operator/ltOp_carry__0_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.607 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.607    addf0/operator/ltOp_carry__1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.656 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.656    addf0/operator/ltOp_carry__2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.783 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.351     5.134    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X32Y92         LUT2 (Prop_lut2_I0_O)        0.141     5.275 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.275    addf0/operator/p_1_in[1]
    SLICE_X32Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.206     5.481 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.481    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.585 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.337     5.922    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X33Y93         LUT4 (Prop_lut4_I2_O)        0.120     6.042 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.104     6.146    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.189 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.180     6.369    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.043     6.412 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.269     6.681    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X32Y93         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2041, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X32Y93         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X32Y93         FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 -1.829    




