#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000021f81a60c90 .scope module, "ed25519_field_add" "ed25519_field_add" 2 171;
 .timescale -9 -12;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
o0000021f81aeca48 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a496d0_0 .net "a", 254 0, o0000021f81aeca48;  0 drivers
o0000021f81aeca78 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a49770_0 .net "b", 254 0, o0000021f81aeca78;  0 drivers
v0000021f81a48730_0 .net "result", 254 0, L_0000021f81b898d0;  1 drivers
L_0000021f81b898d0 .arith/sum 255, o0000021f81aeca48, o0000021f81aeca78;
S_0000021f81a9b330 .scope module, "ed25519_field_mult" "ed25519_field_mult" 2 179;
 .timescale -9 -12;
    .port_info 0 /INPUT 255 "a";
    .port_info 1 /INPUT 255 "b";
    .port_info 2 /OUTPUT 255 "result";
v0000021f81a48d70_0 .net *"_ivl_0", 509 0, L_0000021f81b89330;  1 drivers
L_0000021f81b9f228 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81a48cd0_0 .net *"_ivl_3", 254 0, L_0000021f81b9f228;  1 drivers
v0000021f81a48410_0 .net *"_ivl_4", 509 0, L_0000021f81b89790;  1 drivers
L_0000021f81b9f270 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81a48550_0 .net *"_ivl_7", 254 0, L_0000021f81b9f270;  1 drivers
o0000021f81aecc28 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a49810_0 .net "a", 254 0, o0000021f81aecc28;  0 drivers
o0000021f81aecc58 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a487d0_0 .net "b", 254 0, o0000021f81aecc58;  0 drivers
v0000021f81a48230_0 .net "product", 509 0, L_0000021f81b893d0;  1 drivers
v0000021f81a48f50_0 .net "result", 254 0, L_0000021f81b89470;  1 drivers
L_0000021f81b89330 .concat [ 255 255 0 0], o0000021f81aecc28, L_0000021f81b9f228;
L_0000021f81b89790 .concat [ 255 255 0 0], o0000021f81aecc58, L_0000021f81b9f270;
L_0000021f81b893d0 .arith/mult 510, L_0000021f81b89330, L_0000021f81b89790;
L_0000021f81b89470 .part L_0000021f81b893d0, 0, 255;
S_0000021f817cf360 .scope module, "ed25519_point_double" "ed25519_point_double" 2 62;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P_X";
    .port_info 4 /INPUT 255 "P_Y";
    .port_info 5 /INPUT 255 "P_Z";
    .port_info 6 /INPUT 255 "P_T";
    .port_info 7 /OUTPUT 255 "R_X";
    .port_info 8 /OUTPUT 255 "R_Y";
    .port_info 9 /OUTPUT 255 "R_Z";
    .port_info 10 /OUTPUT 255 "R_T";
    .port_info 11 /OUTPUT 1 "done";
P_0000021f81a5a790 .param/l "COMPUTE" 1 2 78, +C4<00000000000000000000000000000001>;
P_0000021f81a5a7c8 .param/l "DONE" 1 2 78, +C4<00000000000000000000000000000010>;
P_0000021f81a5a800 .param/l "IDLE" 1 2 78, +C4<00000000000000000000000000000000>;
o0000021f81aecd78 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a482d0_0 .net "P_T", 254 0, o0000021f81aecd78;  0 drivers
o0000021f81aecda8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a491d0_0 .net "P_X", 254 0, o0000021f81aecda8;  0 drivers
o0000021f81aecdd8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a48a50_0 .net "P_Y", 254 0, o0000021f81aecdd8;  0 drivers
o0000021f81aece08 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81a49270_0 .net "P_Z", 254 0, o0000021f81aece08;  0 drivers
v0000021f81a48af0_0 .var "R_T", 254 0;
v0000021f81a493b0_0 .var "R_X", 254 0;
v0000021f81a48ff0_0 .var "R_Y", 254 0;
v0000021f81a49130_0 .var "R_Z", 254 0;
o0000021f81aecef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81a49310_0 .net "clk", 0 0, o0000021f81aecef8;  0 drivers
v0000021f81a484b0_0 .var "done", 0 0;
o0000021f81aecf58 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81a48b90_0 .net "rst_n", 0 0, o0000021f81aecf58;  0 drivers
o0000021f81aecf88 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81a49450_0 .net "start", 0 0, o0000021f81aecf88;  0 drivers
v0000021f81a494f0_0 .var "state", 1 0;
E_0000021f81a88fa0/0 .event negedge, v0000021f81a48b90_0;
E_0000021f81a88fa0/1 .event posedge, v0000021f81a49310_0;
E_0000021f81a88fa0 .event/or E_0000021f81a88fa0/0, E_0000021f81a88fa0/1;
S_0000021f817cf4f0 .scope module, "sha256_padded" "sha256_padded" 3 227;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 11 "msg_length";
    .port_info 4 /INPUT 512 "message";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
P_0000021f817c6ec0 .param/l "MAX_MSG_BYTES" 0 3 228, +C4<00000000000000000000000001000000>;
P_0000021f817c6ef8 .param/l "SHA256_IV" 1 3 240, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>;
L_0000021f81aa2730 .functor BUFZ 256, v0000021f8194d050_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa1af0 .functor BUFZ 1, v0000021f8194c330_0, C4<0>, C4<0>, C4<0>;
o0000021f81aedaf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81983360_0 .net "clk", 0 0, o0000021f81aedaf8;  0 drivers
v0000021f81982320_0 .net "done", 0 0, L_0000021f81aa1af0;  1 drivers
v0000021f81983a40_0 .net "hash_out", 255 0, L_0000021f81aa2730;  1 drivers
v0000021f81983cc0_0 .var/i "i", 31 0;
o0000021f81aee038 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f819823c0_0 .net "message", 511 0, o0000021f81aee038;  0 drivers
o0000021f81aee068 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000021f81982460_0 .net "msg_length", 10 0, o0000021f81aee068;  0 drivers
v0000021f819825a0_0 .var "padded_message", 511 0;
o0000021f81aedd38 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81870f20_0 .net "rst_n", 0 0, o0000021f81aedd38;  0 drivers
v0000021f818711a0_0 .net "sha_cycles", 7 0, v0000021f8194c010_0;  1 drivers
v0000021f818716a0_0 .net "sha_done", 0 0, v0000021f8194c330_0;  1 drivers
v0000021f81871920_0 .net "sha_hash_out", 255 0, v0000021f8194d050_0;  1 drivers
o0000021f81aeddc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b3df70_0 .net "start", 0 0, o0000021f81aeddc8;  0 drivers
E_0000021f81a893e0 .event edge, v0000021f81982460_0, v0000021f819823c0_0;
S_0000021f81868d10 .scope module, "core" "sha256_core" 3 269, 3 8 0, S_0000021f817cf4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_0000021f81adbd40 .param/l "COMPRESS" 1 3 44, C4<10>;
P_0000021f81adbd78 .param/l "EXPAND" 1 3 43, C4<01>;
P_0000021f81adbdb0 .param/l "FINALIZE" 1 3 45, C4<11>;
P_0000021f81adbde8 .param/l "IDLE" 1 3 42, C4<00>;
v0000021f819dda80 .array "H", 7 0, 31 0;
v0000021f819dde40 .array "K", 63 0, 31 0;
v0000021f819de3e0_0 .net "T1", 31 0, L_0000021f81b89b50;  1 drivers
v0000021f819dbd20_0 .net "T2", 31 0, L_0000021f81b7b4b0;  1 drivers
v0000021f819db000 .array "W", 63 0, 31 0;
v0000021f819dd3a0_0 .net *"_ivl_1", 31 0, L_0000021f81b89010;  1 drivers
v0000021f819dbb40_0 .net *"_ivl_10", 7 0, L_0000021f81b89510;  1 drivers
L_0000021f81b9f2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f819dcae0_0 .net *"_ivl_13", 1 0, L_0000021f81b9f2b8;  1 drivers
v0000021f819dac40_0 .net *"_ivl_14", 31 0, L_0000021f81b896f0;  1 drivers
v0000021f819db0a0_0 .net *"_ivl_16", 31 0, L_0000021f81b89ab0;  1 drivers
v0000021f819db280_0 .net *"_ivl_18", 7 0, L_0000021f81b89830;  1 drivers
v0000021f819db960_0 .net *"_ivl_2", 31 0, L_0000021f81b890b0;  1 drivers
L_0000021f81b9f300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f819db320_0 .net *"_ivl_21", 1 0, L_0000021f81b9f300;  1 drivers
v0000021f819db500_0 .net *"_ivl_25", 31 0, L_0000021f81b89a10;  1 drivers
v0000021f819dbfa0_0 .net *"_ivl_27", 31 0, L_0000021f81b7baf0;  1 drivers
v0000021f819dc0e0_0 .net *"_ivl_30", 31 0, L_0000021f81b7b370;  1 drivers
v0000021f819dbaa0_0 .net *"_ivl_32", 31 0, L_0000021f81b7c090;  1 drivers
L_0000021f81b9f348 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f819dc720_0 .net *"_ivl_35", 25 0, L_0000021f81b9f348;  1 drivers
L_0000021f81b9f390 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021f819dbbe0_0 .net/2u *"_ivl_36", 31 0, L_0000021f81b9f390;  1 drivers
v0000021f819dc4a0_0 .net *"_ivl_38", 31 0, L_0000021f81b7c310;  1 drivers
v0000021f819dce00_0 .net *"_ivl_42", 31 0, L_0000021f81b79d90;  1 drivers
v0000021f819dc680_0 .net *"_ivl_44", 31 0, L_0000021f81b7bb90;  1 drivers
L_0000021f81b9f3d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f819dc7c0_0 .net *"_ivl_47", 25 0, L_0000021f81b9f3d8;  1 drivers
L_0000021f81b9f420 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021f819dc860_0 .net/2u *"_ivl_48", 31 0, L_0000021f81b9f420;  1 drivers
v0000021f819dc9a0_0 .net *"_ivl_5", 31 0, L_0000021f81b89650;  1 drivers
v0000021f8194da50_0 .net *"_ivl_50", 31 0, L_0000021f81b79f70;  1 drivers
v0000021f8194c790_0 .net *"_ivl_6", 31 0, L_0000021f81b89970;  1 drivers
v0000021f8194ca10_0 .net *"_ivl_8", 31 0, L_0000021f81b89bf0;  1 drivers
v0000021f8194daf0_0 .var "a", 31 0;
v0000021f8194db90_0 .var "b", 31 0;
v0000021f8194bed0_0 .var "c", 31 0;
v0000021f8194c150_0 .net "clk", 0 0, o0000021f81aedaf8;  alias, 0 drivers
v0000021f8194c010_0 .var "cycles", 7 0;
v0000021f8194c1f0_0 .var "d", 31 0;
v0000021f8194c330_0 .var "done", 0 0;
v0000021f8194c3d0_0 .var "e", 31 0;
v0000021f8194c470_0 .var "f", 31 0;
v0000021f8194d370_0 .var "g", 31 0;
v0000021f8194c5b0_0 .var "h", 31 0;
L_0000021f81b9f468 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v0000021f8194cfb0_0 .net "hash_in", 255 0, L_0000021f81b9f468;  1 drivers
v0000021f8194d050_0 .var "hash_out", 255 0;
v0000021f81983860_0 .net "message_block", 511 0, v0000021f819825a0_0;  1 drivers
v0000021f81982aa0_0 .var "round", 5 0;
v0000021f81982b40_0 .net "rst_n", 0 0, o0000021f81aedd38;  alias, 0 drivers
v0000021f81982d20_0 .net "s0", 31 0, L_0000021f81b7a510;  1 drivers
v0000021f819839a0_0 .net "s1", 31 0, L_0000021f81b79ed0;  1 drivers
v0000021f81982f00_0 .net "start", 0 0, o0000021f81aeddc8;  alias, 0 drivers
v0000021f819832c0_0 .var "state", 1 0;
E_0000021f81a890a0/0 .event negedge, v0000021f81982b40_0;
E_0000021f81a890a0/1 .event posedge, v0000021f8194c150_0;
E_0000021f81a890a0 .event/or E_0000021f81a890a0/0, E_0000021f81a890a0/1;
L_0000021f81b89010 .ufunc/vec4 TD_sha256_padded.core.Sigma1, 32, v0000021f8194c3d0_0 (v0000021f81a45a30_0) S_0000021f81b3d770;
L_0000021f81b890b0 .arith/sum 32, v0000021f8194c5b0_0, L_0000021f81b89010;
L_0000021f81b89650 .ufunc/vec4 TD_sha256_padded.core.Ch, 32, v0000021f8194c3d0_0, v0000021f8194c470_0, v0000021f8194d370_0 (v0000021f81a475b0_0, v0000021f81a46890_0, v0000021f81a46110_0) S_0000021f81868ea0;
L_0000021f81b89970 .arith/sum 32, L_0000021f81b890b0, L_0000021f81b89650;
L_0000021f81b89bf0 .array/port v0000021f819dde40, L_0000021f81b89510;
L_0000021f81b89510 .concat [ 6 2 0 0], v0000021f81982aa0_0, L_0000021f81b9f2b8;
L_0000021f81b896f0 .arith/sum 32, L_0000021f81b89970, L_0000021f81b89bf0;
L_0000021f81b89ab0 .array/port v0000021f819db000, L_0000021f81b89830;
L_0000021f81b89830 .concat [ 6 2 0 0], v0000021f81982aa0_0, L_0000021f81b9f300;
L_0000021f81b89b50 .arith/sum 32, L_0000021f81b896f0, L_0000021f81b89ab0;
L_0000021f81b89a10 .ufunc/vec4 TD_sha256_padded.core.Sigma0, 32, v0000021f8194daf0_0 (v0000021f81a46f70_0) S_0000021f817ae9e0;
L_0000021f81b7baf0 .ufunc/vec4 TD_sha256_padded.core.Maj, 32, v0000021f8194daf0_0, v0000021f8194db90_0, v0000021f8194bed0_0 (v0000021f81a47970_0, v0000021f81a47c90_0, v0000021f81a46930_0) S_0000021f81869030;
L_0000021f81b7b4b0 .arith/sum 32, L_0000021f81b89a10, L_0000021f81b7baf0;
L_0000021f81b7b370 .array/port v0000021f819db000, L_0000021f81b7c310;
L_0000021f81b7c090 .concat [ 6 26 0 0], v0000021f81982aa0_0, L_0000021f81b9f348;
L_0000021f81b7c310 .arith/sub 32, L_0000021f81b7c090, L_0000021f81b9f390;
L_0000021f81b7a510 .ufunc/vec4 TD_sha256_padded.core.sigma0, 32, L_0000021f81b7b370 (v0000021f819de480_0) S_0000021f81b3ce10;
L_0000021f81b79d90 .array/port v0000021f819db000, L_0000021f81b79f70;
L_0000021f81b7bb90 .concat [ 6 26 0 0], v0000021f81982aa0_0, L_0000021f81b9f3d8;
L_0000021f81b79f70 .arith/sub 32, L_0000021f81b7bb90, L_0000021f81b9f420;
L_0000021f81b79ed0 .ufunc/vec4 TD_sha256_padded.core.sigma1, 32, L_0000021f81b79d90 (v0000021f819dd940_0) S_0000021f81b3d5e0;
S_0000021f81868ea0 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable Ch is vec4 return value of scope S_0000021f81868ea0
v0000021f81a475b0_0 .var "x", 31 0;
v0000021f81a46890_0 .var "y", 31 0;
v0000021f81a46110_0 .var "z", 31 0;
TD_sha256_padded.core.Ch ;
    %load/vec4 v0000021f81a475b0_0;
    %load/vec4 v0000021f81a46890_0;
    %and;
    %load/vec4 v0000021f81a475b0_0;
    %inv;
    %load/vec4 v0000021f81a46110_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_0000021f81869030 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable Maj is vec4 return value of scope S_0000021f81869030
v0000021f81a47970_0 .var "x", 31 0;
v0000021f81a47c90_0 .var "y", 31 0;
v0000021f81a46930_0 .var "z", 31 0;
TD_sha256_padded.core.Maj ;
    %load/vec4 v0000021f81a47970_0;
    %load/vec4 v0000021f81a47c90_0;
    %and;
    %load/vec4 v0000021f81a47970_0;
    %load/vec4 v0000021f81a46930_0;
    %and;
    %xor;
    %load/vec4 v0000021f81a47c90_0;
    %load/vec4 v0000021f81a46930_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_0000021f817ae9e0 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable Sigma0 is vec4 return value of scope S_0000021f817ae9e0
v0000021f81a46f70_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma0 ;
    %load/vec4 v0000021f81a46f70_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %load/vec4 v0000021f81a46f70_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %load/vec4 v0000021f81a46f70_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b3d770 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable Sigma1 is vec4 return value of scope S_0000021f81b3d770
v0000021f81a45a30_0 .var "x", 31 0;
TD_sha256_padded.core.Sigma1 ;
    %load/vec4 v0000021f81a45a30_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %load/vec4 v0000021f81a45a30_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %load/vec4 v0000021f81a45a30_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_0000021f81b3caf0 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_0000021f81868d10;
 .timescale -9 -12;
v0000021f81a464d0_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_0000021f81b3caf0
v0000021f819dd580_0 .var "x", 31 0;
TD_sha256_padded.core.rotr ;
    %load/vec4 v0000021f819dd580_0;
    %ix/getv 4, v0000021f81a464d0_0;
    %shiftr 4;
    %load/vec4 v0000021f819dd580_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021f81a464d0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_0000021f81b3ce10 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable sigma0 is vec4 return value of scope S_0000021f81b3ce10
v0000021f819de480_0 .var "x", 31 0;
TD_sha256_padded.core.sigma0 ;
    %load/vec4 v0000021f819de480_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %load/vec4 v0000021f819de480_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %load/vec4 v0000021f819de480_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b3d5e0 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_0000021f81868d10;
 .timescale -9 -12;
; Variable sigma1 is vec4 return value of scope S_0000021f81b3d5e0
v0000021f819dd940_0 .var "x", 31 0;
TD_sha256_padded.core.sigma1 ;
    %load/vec4 v0000021f819dd940_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %load/vec4 v0000021f819dd940_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000021f81a464d0_0, 0, 5;
    %store/vec4 v0000021f819dd580_0, 0, 32;
    %callf/vec4 TD_sha256_padded.core.rotr, S_0000021f81b3caf0;
    %xor;
    %load/vec4 v0000021f819dd940_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_0000021f817cf680 .scope module, "tb_frost_v2" "tb_frost_v2" 4 6;
 .timescale -9 -12;
v0000021f81b74d00_0 .var "clk", 0 0;
v0000021f81b75660_0 .net "final_keys_0", 251 0, L_0000021f81aa0e40;  1 drivers
v0000021f81b753e0_0 .net "final_keys_1", 251 0, L_0000021f81a9fc50;  1 drivers
v0000021f81b75700_0 .net "final_keys_2", 251 0, L_0000021f81aa0cf0;  1 drivers
v0000021f81b75480_0 .net "final_keys_3", 251 0, L_0000021f81aa1540;  1 drivers
v0000021f81b75520_0 .net "protocol_done", 0 0, L_0000021f81aa14d0;  1 drivers
v0000021f81b75980_0 .var "rst_n", 0 0;
v0000021f81b755c0_0 .var "start_protocol", 0 0;
v0000021f81b757a0_0 .net "total_cycles", 15 0, v0000021f81b743a0_0;  1 drivers
E_0000021f81a88920 .event posedge, v0000021f81b3fe10_0;
E_0000021f81a895a0 .event edge, v0000021f81b74300_0;
S_0000021f81b3cc80 .scope module, "dut" "frost_coordinator" 4 26, 5 5 0, S_0000021f817cf680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_protocol";
    .port_info 3 /OUTPUT 1 "protocol_done";
    .port_info 4 /OUTPUT 16 "total_cycles";
    .port_info 5 /OUTPUT 252 "final_keys_0";
    .port_info 6 /OUTPUT 252 "final_keys_1";
    .port_info 7 /OUTPUT 252 "final_keys_2";
    .port_info 8 /OUTPUT 252 "final_keys_3";
P_0000021f81adba70 .param/l "NUM_NODES" 0 5 6, +C4<00000000000000000000000000000100>;
P_0000021f81adbaa8 .param/l "POINT_BITS" 0 5 9, +C4<00000000000000000000000011111111>;
P_0000021f81adbae0 .param/l "SCALAR_BITS" 0 5 8, +C4<00000000000000000000000011111100>;
P_0000021f81adbb18 .param/l "THRESHOLD" 0 5 7, +C4<00000000000000000000000000000010>;
L_0000021f81aa11c0 .functor AND 1, v0000021f81b4f380_0, v0000021f81b50af0_0, C4<1>, C4<1>;
L_0000021f81aa1460 .functor AND 1, L_0000021f81aa11c0, v0000021f81b65cf0_0, C4<1>, C4<1>;
L_0000021f81aa14d0 .functor AND 1, L_0000021f81aa1460, v0000021f81b70160_0, C4<1>, C4<1>;
L_0000021f81aa0e40 .functor BUFZ 252, v0000021f81b4ee80_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81a9fc50 .functor BUFZ 252, v0000021f81b5c700_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa0cf0 .functor BUFZ 252, v0000021f81b65250_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa1540 .functor BUFZ 252, v0000021f81b72780_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000021f81b71740_0 .net *"_ivl_0", 0 0, L_0000021f81aa11c0;  1 drivers
v0000021f81b71880_0 .net *"_ivl_2", 0 0, L_0000021f81aa1460;  1 drivers
v0000021f81b70a20_0 .net "clk", 0 0, v0000021f81b74d00_0;  1 drivers
v0000021f81b70c00_0 .net "final_keys_0", 251 0, L_0000021f81aa0e40;  alias, 1 drivers
v0000021f81b71c40_0 .net "final_keys_1", 251 0, L_0000021f81a9fc50;  alias, 1 drivers
v0000021f81b70d40_0 .net "final_keys_2", 251 0, L_0000021f81aa0cf0;  alias, 1 drivers
v0000021f81b71f60_0 .net "final_keys_3", 251 0, L_0000021f81aa1540;  alias, 1 drivers
v0000021f81b70f20_0 .net "n0_commit_X", 254 0, v0000021f81b4cd60_0;  1 drivers
v0000021f81b719c0_0 .net "n0_commit_Y", 254 0, v0000021f81b4ce00_0;  1 drivers
v0000021f81b70fc0_0 .net "n0_commit_ready", 0 0, v0000021f81b4cf40_0;  1 drivers
v0000021f81b71060_0 .net "n0_cycles", 15 0, v0000021f81b4dd00_0;  1 drivers
v0000021f81b71100_0 .net "n0_done", 0 0, v0000021f81b4f380_0;  1 drivers
v0000021f81b72000_0 .net "n0_group_X", 254 0, v0000021f81b4f420_0;  1 drivers
v0000021f81b711a0_0 .net "n0_group_Y", 254 0, v0000021f81b4e8e0_0;  1 drivers
v0000021f81b712e0_0 .net "n0_proof_R_X", 254 0, v0000021f81b4e520_0;  1 drivers
v0000021f81b71a60_0 .net "n0_proof_R_Y", 254 0, v0000021f81b4e980_0;  1 drivers
v0000021f81b71b00_0 .net "n0_proof_z", 251 0, v0000021f81b4e700_0;  1 drivers
v0000021f81b71ce0_0 .net "n0_secret", 251 0, v0000021f81b4ee80_0;  1 drivers
v0000021f81b71e20_0 .net "n0_share_out_0", 251 0, v0000021f81b53a70_0;  1 drivers
v0000021f81b720a0_0 .net "n0_share_out_1", 251 0, v0000021f81b53e30_0;  1 drivers
v0000021f81b72140_0 .net "n0_share_out_2", 251 0, v0000021f81b53930_0;  1 drivers
v0000021f81b721e0_0 .net "n0_share_out_3", 251 0, v0000021f81b54010_0;  1 drivers
v0000021f81b72320_0 .net "n0_share_ready_0", 0 0, v0000021f81b52850_0;  1 drivers
v0000021f81b723c0_0 .net "n0_share_ready_1", 0 0, v0000021f81b52c10_0;  1 drivers
v0000021f81b74ee0_0 .net "n0_share_ready_2", 0 0, v0000021f81b53d90_0;  1 drivers
v0000021f81b72be0_0 .net "n0_share_ready_3", 0 0, v0000021f81b543d0_0;  1 drivers
v0000021f81b748a0_0 .net "n1_commit_X", 254 0, v0000021f81b51310_0;  1 drivers
v0000021f81b74b20_0 .net "n1_commit_Y", 254 0, v0000021f81b4fe70_0;  1 drivers
v0000021f81b74580_0 .net "n1_commit_ready", 0 0, v0000021f81b4fd30_0;  1 drivers
v0000021f81b732c0_0 .net "n1_cycles", 15 0, v0000021f81b509b0_0;  1 drivers
v0000021f81b74080_0 .net "n1_done", 0 0, v0000021f81b50af0_0;  1 drivers
v0000021f81b73360_0 .net "n1_group_X", 254 0, v0000021f81b50c30_0;  1 drivers
v0000021f81b744e0_0 .net "n1_group_Y", 254 0, v0000021f81b516d0_0;  1 drivers
v0000021f81b74620_0 .net "n1_proof_R_X", 254 0, v0000021f81b5a860_0;  1 drivers
v0000021f81b73220_0 .net "n1_proof_R_Y", 254 0, v0000021f81b5b300_0;  1 drivers
v0000021f81b74da0_0 .net "n1_proof_z", 251 0, v0000021f81b5a540_0;  1 drivers
v0000021f81b74120_0 .net "n1_secret", 251 0, v0000021f81b5c700_0;  1 drivers
v0000021f81b74e40_0 .net "n1_share_out_0", 251 0, v0000021f81b5b6c0_0;  1 drivers
v0000021f81b72c80_0 .net "n1_share_out_1", 251 0, v0000021f81b5ba80_0;  1 drivers
v0000021f81b73b80_0 .net "n1_share_out_2", 251 0, v0000021f81b5ad60_0;  1 drivers
v0000021f81b746c0_0 .net "n1_share_out_3", 251 0, v0000021f81b5c5c0_0;  1 drivers
v0000021f81b73900_0 .net "n1_share_ready_0", 0 0, v0000021f81b5b3a0_0;  1 drivers
v0000021f81b74760_0 .net "n1_share_ready_1", 0 0, v0000021f81b5aa40_0;  1 drivers
v0000021f81b72d20_0 .net "n1_share_ready_2", 0 0, v0000021f81b5aae0_0;  1 drivers
v0000021f81b739a0_0 .net "n1_share_ready_3", 0 0, v0000021f81b5ab80_0;  1 drivers
v0000021f81b74800_0 .net "n2_commit_X", 254 0, v0000021f81b59d20_0;  1 drivers
v0000021f81b73860_0 .net "n2_commit_Y", 254 0, v0000021f81b59dc0_0;  1 drivers
v0000021f81b74f80_0 .net "n2_commit_ready", 0 0, v0000021f81b5a180_0;  1 drivers
v0000021f81b73400_0 .net "n2_cycles", 15 0, v0000021f81b65c50_0;  1 drivers
v0000021f81b75020_0 .net "n2_done", 0 0, v0000021f81b65cf0_0;  1 drivers
v0000021f81b73c20_0 .net "n2_group_X", 254 0, v0000021f81b65d90_0;  1 drivers
v0000021f81b73a40_0 .net "n2_group_Y", 254 0, v0000021f81b65890_0;  1 drivers
v0000021f81b72fa0_0 .net "n2_proof_R_X", 254 0, v0000021f81b63bd0_0;  1 drivers
v0000021f81b73d60_0 .net "n2_proof_R_Y", 254 0, v0000021f81b64f30_0;  1 drivers
v0000021f81b73ae0_0 .net "n2_proof_z", 251 0, v0000021f81b63db0_0;  1 drivers
v0000021f81b73680_0 .net "n2_secret", 251 0, v0000021f81b65250_0;  1 drivers
v0000021f81b73f40_0 .net "n2_share_out_0", 251 0, v0000021f81b642b0_0;  1 drivers
v0000021f81b74940_0 .net "n2_share_out_1", 251 0, v0000021f81b64850_0;  1 drivers
v0000021f81b73cc0_0 .net "n2_share_out_2", 251 0, v0000021f81b64350_0;  1 drivers
v0000021f81b74440_0 .net "n2_share_out_3", 251 0, v0000021f81b643f0_0;  1 drivers
v0000021f81b73fe0_0 .net "n2_share_ready_0", 0 0, v0000021f81b64490_0;  1 drivers
v0000021f81b749e0_0 .net "n2_share_ready_1", 0 0, v0000021f81b64530_0;  1 drivers
v0000021f81b72dc0_0 .net "n2_share_ready_2", 0 0, v0000021f81b64670_0;  1 drivers
v0000021f81b73e00_0 .net "n2_share_ready_3", 0 0, v0000021f81b65430_0;  1 drivers
v0000021f81b72b40_0 .net "n3_commit_X", 254 0, v0000021f81b6eb80_0;  1 drivers
v0000021f81b752a0_0 .net "n3_commit_Y", 254 0, v0000021f81b6e4a0_0;  1 drivers
v0000021f81b73ea0_0 .net "n3_commit_ready", 0 0, v0000021f81b6f760_0;  1 drivers
v0000021f81b750c0_0 .net "n3_cycles", 15 0, v0000021f81b6eea0_0;  1 drivers
v0000021f81b73720_0 .net "n3_done", 0 0, v0000021f81b70160_0;  1 drivers
v0000021f81b74a80_0 .net "n3_group_X", 254 0, v0000021f81b6f080_0;  1 drivers
v0000021f81b734a0_0 .net "n3_group_Y", 254 0, v0000021f81b6fd00_0;  1 drivers
v0000021f81b73540_0 .net "n3_proof_R_X", 254 0, v0000021f81b6fc60_0;  1 drivers
v0000021f81b74c60_0 .net "n3_proof_R_Y", 254 0, v0000021f81b6e220_0;  1 drivers
v0000021f81b75160_0 .net "n3_proof_z", 251 0, v0000021f81b6e2c0_0;  1 drivers
v0000021f81b75200_0 .net "n3_secret", 251 0, v0000021f81b72780_0;  1 drivers
v0000021f81b735e0_0 .net "n3_share_out_0", 251 0, v0000021f81b705c0_0;  1 drivers
v0000021f81b73040_0 .net "n3_share_out_1", 251 0, v0000021f81b72500_0;  1 drivers
v0000021f81b737c0_0 .net "n3_share_out_2", 251 0, v0000021f81b70ca0_0;  1 drivers
v0000021f81b741c0_0 .net "n3_share_out_3", 251 0, v0000021f81b72820_0;  1 drivers
v0000021f81b74260_0 .net "n3_share_ready_0", 0 0, v0000021f81b71240_0;  1 drivers
v0000021f81b72e60_0 .net "n3_share_ready_1", 0 0, v0000021f81b72640_0;  1 drivers
v0000021f81b730e0_0 .net "n3_share_ready_2", 0 0, v0000021f81b70ac0_0;  1 drivers
v0000021f81b72f00_0 .net "n3_share_ready_3", 0 0, v0000021f81b72aa0_0;  1 drivers
v0000021f81b74300_0 .net "protocol_done", 0 0, L_0000021f81aa14d0;  alias, 1 drivers
v0000021f81b74bc0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  1 drivers
v0000021f81b73180_0 .net "start_protocol", 0 0, v0000021f81b755c0_0;  1 drivers
v0000021f81b743a0_0 .var "total_cycles", 15 0;
S_0000021f81b3d900 .scope module, "node0" "frost_node" 5 75, 6 5 0, S_0000021f81b3cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_0000021f8175f450 .param/l "DONE" 1 6 79, C4<1100>;
P_0000021f8175f488 .param/l "ERROR" 1 6 80, C4<1101>;
P_0000021f8175f4c0 .param/l "IDLE" 1 6 67, C4<0000>;
P_0000021f8175f4f8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000000>;
P_0000021f8175f530 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000021f8175f568 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_0000021f8175f5a0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_0000021f8175f5d8 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_0000021f8175f610 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_0000021f8175f648 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_0000021f8175f680 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_0000021f8175f6b8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_0000021f8175f6f0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_0000021f8175f728 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_0000021f8175f760 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_0000021f8175f798 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_0000021f8175f7d0 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_0000021f8175f808 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_0000021f8175f840 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_0000021f81aa2ab0 .functor XOR 252, v0000021f81b4e3e0_0, L_0000021f81b79e30, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81b9f4b0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000021f81aa2e30 .functor XOR 252, L_0000021f81aa2ab0, L_0000021f81b9f4b0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa3060 .functor AND 1, v0000021f81b4cf40_0, v0000021f81b4fd30_0, C4<1>, C4<1>;
L_0000021f81aa3140 .functor AND 1, L_0000021f81aa3060, v0000021f81b5a180_0, C4<1>, C4<1>;
L_0000021f81aa3530 .functor AND 1, L_0000021f81aa3140, v0000021f81b6f760_0, C4<1>, C4<1>;
L_0000021f81aa35a0 .functor AND 1, v0000021f81b52850_0, v0000021f81b5b3a0_0, C4<1>, C4<1>;
L_0000021f81aa3920 .functor AND 1, L_0000021f81aa35a0, v0000021f81b64490_0, C4<1>, C4<1>;
L_0000021f81aa3370 .functor AND 1, L_0000021f81aa3920, v0000021f81b71240_0, C4<1>, C4<1>;
v0000021f81b4c400_0 .net *"_ivl_1", 127 0, L_0000021f81b7a5b0;  1 drivers
L_0000021f81b9f588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b4c4a0_0 .net/2u *"_ivl_15", 0 0, L_0000021f81b9f588;  1 drivers
v0000021f81b4c540_0 .net *"_ivl_3", 123 0, L_0000021f81b7ab50;  1 drivers
v0000021f81b4dee0_0 .net *"_ivl_35", 0 0, L_0000021f81aa3060;  1 drivers
v0000021f81b4c680_0 .net *"_ivl_37", 0 0, L_0000021f81aa3140;  1 drivers
v0000021f81b4c720_0 .net *"_ivl_4", 251 0, L_0000021f81b79e30;  1 drivers
v0000021f81b4e0c0_0 .net *"_ivl_41", 0 0, L_0000021f81aa35a0;  1 drivers
v0000021f81b4dc60_0 .net *"_ivl_43", 0 0, L_0000021f81aa3920;  1 drivers
v0000021f81b4d4e0_0 .net *"_ivl_6", 251 0, L_0000021f81aa2ab0;  1 drivers
v0000021f81b4e160_0 .net/2u *"_ivl_8", 251 0, L_0000021f81b9f4b0;  1 drivers
v0000021f81b4cea0_0 .net "all_commitments_valid", 0 0, L_0000021f81aa3530;  1 drivers
v0000021f81b4c7c0_0 .net "all_shares_valid", 0 0, L_0000021f81aa3370;  1 drivers
v0000021f81b4cb80_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b4e200_0 .var "coeff_index", 2 0;
v0000021f81b4cd60_0 .var "commitment_out_X", 254 0;
v0000021f81b4ce00_0 .var "commitment_out_Y", 254 0;
v0000021f81b4cf40_0 .var "commitment_ready", 0 0;
v0000021f81b4cfe0_0 .net "commitments_in_X_0", 254 0, v0000021f81b4cd60_0;  alias, 1 drivers
v0000021f81b4d3a0_0 .net "commitments_in_X_1", 254 0, v0000021f81b51310_0;  alias, 1 drivers
v0000021f81b4d1c0_0 .net "commitments_in_X_2", 254 0, v0000021f81b59d20_0;  alias, 1 drivers
v0000021f81b4d080_0 .net "commitments_in_X_3", 254 0, v0000021f81b6eb80_0;  alias, 1 drivers
v0000021f81b4d260_0 .net "commitments_in_Y_0", 254 0, v0000021f81b4ce00_0;  alias, 1 drivers
v0000021f81b4d300_0 .net "commitments_in_Y_1", 254 0, v0000021f81b4fe70_0;  alias, 1 drivers
v0000021f81b4d440_0 .net "commitments_in_Y_2", 254 0, v0000021f81b59dc0_0;  alias, 1 drivers
v0000021f81b4d760_0 .net "commitments_in_Y_3", 254 0, v0000021f81b6e4a0_0;  alias, 1 drivers
v0000021f81b4d940_0 .net "commitments_valid_0", 0 0, v0000021f81b4cf40_0;  alias, 1 drivers
v0000021f81b4d580_0 .net "commitments_valid_1", 0 0, v0000021f81b4fd30_0;  alias, 1 drivers
v0000021f81b4d9e0_0 .net "commitments_valid_2", 0 0, v0000021f81b5a180_0;  alias, 1 drivers
v0000021f81b4da80_0 .net "commitments_valid_3", 0 0, v0000021f81b6f760_0;  alias, 1 drivers
v0000021f81b4dd00_0 .var "cycles", 15 0;
v0000021f81b4f380_0 .var "dkg_done", 0 0;
v0000021f81b4f420_0 .var "group_key_X", 254 0;
v0000021f81b4e8e0_0 .var "group_key_Y", 254 0;
v0000021f81b4f9c0 .array "my_commitments_X", 2 0, 254 0;
v0000021f81b4e5c0 .array "my_commitments_Y", 2 0, 254 0;
v0000021f81b4f060_0 .var "next_state", 3 0;
v0000021f81b4f240_0 .var "point_add_P_X", 254 0;
v0000021f81b4f560_0 .var "point_add_P_Y", 254 0;
v0000021f81b4f4c0_0 .var "point_add_Q_X", 254 0;
v0000021f81b4f7e0_0 .var "point_add_Q_Y", 254 0;
v0000021f81b4e840_0 .net "point_add_X", 254 0, v0000021f81b3edd0_0;  1 drivers
v0000021f81b4f880_0 .net "point_add_Y", 254 0, v0000021f81b3e1f0_0;  1 drivers
v0000021f81b4ec00_0 .net "point_add_done", 0 0, v0000021f81b3e330_0;  1 drivers
v0000021f81b4f740_0 .var "point_add_start", 0 0;
v0000021f81b4e7a0_0 .net "poly_eval_done", 0 0, v0000021f81b3e6f0_0;  1 drivers
v0000021f81b4e340_0 .net "poly_eval_result", 251 0, v0000021f81b3e970_0;  1 drivers
v0000021f81b4f600_0 .var "poly_eval_start", 0 0;
v0000021f81b4f920_0 .var "poly_eval_x", 251 0;
v0000021f81b4e660 .array "polynomial_coeffs", 2 0, 251 0;
v0000021f81b4f6a0_0 .var "prev_state_was_round2_vss", 0 0;
v0000021f81b4f2e0_0 .net "prng_output", 251 0, L_0000021f81aa2e30;  1 drivers
v0000021f81b4e3e0_0 .var "prng_state", 251 0;
v0000021f81b4e480_0 .var "process_index", 3 0;
v0000021f81b4e520_0 .var "proof_R_X", 254 0;
v0000021f81b4e980_0 .var "proof_R_Y", 254 0;
v0000021f81b4e700_0 .var "proof_z", 251 0;
v0000021f81b4ea20_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b4eca0_0 .net "scalar_mult_X", 254 0, v0000021f81b3db10_0;  1 drivers
v0000021f81b4eac0_0 .net "scalar_mult_Y", 254 0, v0000021f81b3efb0_0;  1 drivers
v0000021f81b4ed40_0 .net "scalar_mult_done", 0 0, v0000021f81b3dbb0_0;  1 drivers
v0000021f81b4eb60_0 .var "scalar_mult_k", 251 0;
v0000021f81b4ede0_0 .var "scalar_mult_start", 0 0;
v0000021f81b4ee80_0 .var "secret_share", 251 0;
v0000021f81b4ef20_0 .var "share_accumulator", 251 0;
v0000021f81b4efc0_0 .net "shares_in_0", 251 0, v0000021f81b53a70_0;  alias, 1 drivers
v0000021f81b4f100_0 .net "shares_in_1", 251 0, v0000021f81b5b6c0_0;  alias, 1 drivers
v0000021f81b4f1a0_0 .net "shares_in_2", 251 0, v0000021f81b642b0_0;  alias, 1 drivers
v0000021f81b52b70_0 .net "shares_in_3", 251 0, v0000021f81b705c0_0;  alias, 1 drivers
v0000021f81b53a70_0 .var "shares_out_0", 251 0;
v0000021f81b53e30_0 .var "shares_out_1", 251 0;
v0000021f81b53930_0 .var "shares_out_2", 251 0;
v0000021f81b54010_0 .var "shares_out_3", 251 0;
v0000021f81b52850_0 .var "shares_ready_0", 0 0;
v0000021f81b52c10_0 .var "shares_ready_1", 0 0;
v0000021f81b53d90_0 .var "shares_ready_2", 0 0;
v0000021f81b543d0_0 .var "shares_ready_3", 0 0;
v0000021f81b53750_0 .net "shares_valid_0", 0 0, v0000021f81b52850_0;  alias, 1 drivers
v0000021f81b53110_0 .net "shares_valid_1", 0 0, v0000021f81b5b3a0_0;  alias, 1 drivers
v0000021f81b525d0_0 .net "shares_valid_2", 0 0, v0000021f81b64490_0;  alias, 1 drivers
v0000021f81b52e90_0 .net "shares_valid_3", 0 0, v0000021f81b71240_0;  alias, 1 drivers
v0000021f81b52f30_0 .net "start_dkg", 0 0, v0000021f81b755c0_0;  alias, 1 drivers
v0000021f81b53070_0 .var "state", 3 0;
v0000021f81b540b0_0 .var "temp_commit_X", 254 0;
v0000021f81b54330_0 .var "temp_commit_Y", 254 0;
v0000021f81b545b0_0 .var "temp_share_in", 251 0;
v0000021f81b52670_0 .var "vss_C0_X", 254 0;
v0000021f81b54790_0 .var "vss_C0_Y", 254 0;
v0000021f81b53250_0 .var "vss_C1_X", 254 0;
v0000021f81b54150_0 .var "vss_C1_Y", 254 0;
v0000021f81b546f0_0 .var "vss_C2_X", 254 0;
v0000021f81b52350_0 .var "vss_C2_Y", 254 0;
v0000021f81b53570_0 .net "vss_done", 0 0, v0000021f81b4d120_0;  1 drivers
v0000021f81b54650_0 .var "vss_index", 251 0;
v0000021f81b531b0_0 .var "vss_share", 251 0;
v0000021f81b54510_0 .var "vss_start", 0 0;
v0000021f81b52710_0 .net "vss_valid", 0 0, v0000021f81b4c360_0;  1 drivers
E_0000021f81a89960/0 .event edge, v0000021f81b53070_0, v0000021f81b52f30_0, v0000021f81b4e200_0, v0000021f81b3dbb0_0;
E_0000021f81a89960/1 .event edge, v0000021f81b4cea0_0, v0000021f81b4e480_0, v0000021f81b3e6f0_0, v0000021f81b4c7c0_0;
E_0000021f81a89960 .event/or E_0000021f81a89960/0, E_0000021f81a89960/1;
E_0000021f81a8a3a0/0 .event edge, v0000021f81b4e480_0, v0000021f81b4efc0_0, v0000021f81b4f100_0, v0000021f81b4f1a0_0;
E_0000021f81a8a3a0/1 .event edge, v0000021f81b52b70_0;
E_0000021f81a8a3a0 .event/or E_0000021f81a8a3a0/0, E_0000021f81a8a3a0/1;
E_0000021f81a8a420/0 .event edge, v0000021f81b4e480_0, v0000021f81b4cd60_0, v0000021f81b4ce00_0, v0000021f81b4d3a0_0;
E_0000021f81a8a420/1 .event edge, v0000021f81b4d300_0, v0000021f81b4d1c0_0, v0000021f81b4d440_0, v0000021f81b4d080_0;
E_0000021f81a8a420/2 .event edge, v0000021f81b4d760_0;
E_0000021f81a8a420 .event/or E_0000021f81a8a420/0, E_0000021f81a8a420/1, E_0000021f81a8a420/2;
L_0000021f81b7a5b0 .part v0000021f81b4e3e0_0, 0, 128;
L_0000021f81b7ab50 .part v0000021f81b4e3e0_0, 128, 124;
L_0000021f81b79e30 .concat [ 124 128 0 0], L_0000021f81b7ab50, L_0000021f81b7a5b0;
L_0000021f81b7a150 .concat [ 252 1 0 0], v0000021f81b4eb60_0, L_0000021f81b9f588;
S_0000021f81b3cfa0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_0000021f81b3d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81a61d10 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81a61d48 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81a61d80 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81b9f738 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3e010_0 .net "P1_T", 254 0, L_0000021f81b9f738;  1 drivers
v0000021f81b3e510_0 .net "P1_X", 254 0, v0000021f81b4f240_0;  1 drivers
v0000021f81b3dcf0_0 .net "P1_Y", 254 0, v0000021f81b4f560_0;  1 drivers
L_0000021f81b9f6f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3e0b0_0 .net "P1_Z", 254 0, L_0000021f81b9f6f0;  1 drivers
L_0000021f81b9f7c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3e3d0_0 .net "P2_T", 254 0, L_0000021f81b9f7c8;  1 drivers
v0000021f81b3ea10_0 .net "P2_X", 254 0, v0000021f81b4f4c0_0;  1 drivers
v0000021f81b3ded0_0 .net "P2_Y", 254 0, v0000021f81b4f7e0_0;  1 drivers
L_0000021f81b9f780 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3ff50_0 .net "P2_Z", 254 0, L_0000021f81b9f780;  1 drivers
v0000021f81b3e150_0 .var "P3_T", 254 0;
v0000021f81b3edd0_0 .var "P3_X", 254 0;
v0000021f81b3e1f0_0 .var "P3_Y", 254 0;
v0000021f81b3faf0_0 .var "P3_Z", 254 0;
v0000021f81b3fe10_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b3f190_0 .var "cycles", 15 0;
v0000021f81b3e330_0 .var "done", 0 0;
v0000021f81b3fb90_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b3e290_0 .net "start", 0 0, v0000021f81b4f740_0;  1 drivers
v0000021f81b3dd90_0 .var "state", 1 0;
E_0000021f81a8a860/0 .event negedge, v0000021f81b3fb90_0;
E_0000021f81a8a860/1 .event posedge, v0000021f81b3fe10_0;
E_0000021f81a8a860 .event/or E_0000021f81a8a860/0, E_0000021f81a8a860/1;
S_0000021f81b3d130 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_0000021f81b3d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_0000021f81b3d2c0 .param/l "ADD1" 1 7 28, C4<010>;
P_0000021f81b3d2f8 .param/l "ADD2" 1 7 30, C4<100>;
P_0000021f81b3d330 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_0000021f81b3d368 .param/l "FINISH" 1 7 31, C4<101>;
P_0000021f81b3d3a0 .param/l "IDLE" 1 7 26, C4<000>;
P_0000021f81b3d3d8 .param/l "MULT1" 1 7 27, C4<001>;
P_0000021f81b3d410 .param/l "MULT2" 1 7 29, C4<011>;
v0000021f81b3de30_0 .net *"_ivl_0", 503 0, L_0000021f81b7c3b0;  1 drivers
L_0000021f81b9f4f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b3fc30_0 .net *"_ivl_3", 251 0, L_0000021f81b9f4f8;  1 drivers
v0000021f81b3feb0_0 .net *"_ivl_4", 503 0, L_0000021f81b7aa10;  1 drivers
L_0000021f81b9f540 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b3f4b0_0 .net *"_ivl_7", 251 0, L_0000021f81b9f540;  1 drivers
v0000021f81b3f5f0_0 .var "accumulator", 251 0;
v0000021f81b3dc50_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b4e660_0 .array/port v0000021f81b4e660, 0;
v0000021f81b3fd70_0 .net "coeff_0", 251 0, v0000021f81b4e660_0;  1 drivers
v0000021f81b4e660_1 .array/port v0000021f81b4e660, 1;
v0000021f81b3f0f0_0 .net "coeff_1", 251 0, v0000021f81b4e660_1;  1 drivers
v0000021f81b4e660_2 .array/port v0000021f81b4e660, 2;
v0000021f81b3fff0_0 .net "coeff_2", 251 0, v0000021f81b4e660_2;  1 drivers
v0000021f81b3e6f0_0 .var "done", 0 0;
v0000021f81b3e470_0 .var "mult_a", 251 0;
v0000021f81b3e790_0 .var "mult_b", 251 0;
v0000021f81b3e8d0_0 .net "mult_result", 251 0, L_0000021f81b7a0b0;  1 drivers
v0000021f81b3e5b0_0 .net "mult_result_wide", 503 0, L_0000021f81b7b190;  1 drivers
v0000021f81b3e970_0 .var "result", 251 0;
v0000021f81b3e830_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b3eab0_0 .net "start", 0 0, v0000021f81b4f600_0;  1 drivers
v0000021f81b3ebf0_0 .var "state", 2 0;
v0000021f81b3fcd0_0 .var "temp", 251 0;
v0000021f81b3eb50_0 .net "x", 251 0, v0000021f81b4f920_0;  1 drivers
L_0000021f81b7c3b0 .concat [ 252 252 0 0], v0000021f81b3e470_0, L_0000021f81b9f4f8;
L_0000021f81b7aa10 .concat [ 252 252 0 0], v0000021f81b3e790_0, L_0000021f81b9f540;
L_0000021f81b7b190 .arith/mult 504, L_0000021f81b7c3b0, L_0000021f81b7aa10;
L_0000021f81b7a0b0 .part L_0000021f81b7b190, 0, 252;
S_0000021f81b3d450 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_0000021f81b3d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f817aed80 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f817aedb8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f817aedf0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81b9f6a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3ec90_0 .net "P_T", 254 0, L_0000021f81b9f6a8;  1 drivers
L_0000021f81b9f5d0 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v0000021f81b3ed30_0 .net "P_X", 254 0, L_0000021f81b9f5d0;  1 drivers
L_0000021f81b9f618 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b3ee70_0 .net "P_Y", 254 0, L_0000021f81b9f618;  1 drivers
L_0000021f81b9f660 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3ef10_0 .net "P_Z", 254 0, L_0000021f81b9f660;  1 drivers
v0000021f81b40130_0 .var "R_T", 254 0;
v0000021f81b3db10_0 .var "R_X", 254 0;
v0000021f81b3efb0_0 .var "R_Y", 254 0;
v0000021f81b3f050_0 .var "R_Z", 254 0;
v0000021f81b3f230_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b3f690_0 .var "cycles", 15 0;
v0000021f81b3dbb0_0 .var "done", 0 0;
v0000021f81b3f370_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b3f7d0_0 .net "scalar", 252 0, L_0000021f81b7a150;  1 drivers
v0000021f81b3f410_0 .net "start", 0 0, v0000021f81b4ede0_0;  1 drivers
v0000021f81b3f550_0 .var "state", 2 0;
S_0000021f81b430f0 .scope module, "vss" "vss_verify" 6 168, 7 471 0, S_0000021f81b3d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_0000021f818236f0 .param/l "ADD_C0_IC1" 1 7 511, C4<0111>;
P_0000021f81823728 .param/l "ADD_RESULT_I2C2" 1 7 513, C4<1001>;
P_0000021f81823760 .param/l "COMPARE" 1 7 515, C4<1011>;
P_0000021f81823798 .param/l "COMPUTE_I2_C2" 1 7 509, C4<0101>;
P_0000021f818237d0 .param/l "COMPUTE_I_C1" 1 7 507, C4<0011>;
P_0000021f81823808 .param/l "COMPUTE_LHS" 1 7 505, C4<0001>;
P_0000021f81823840 .param/l "FINISH" 1 7 516, C4<1100>;
P_0000021f81823878 .param/l "IDLE" 1 7 504, C4<0000>;
P_0000021f818238b0 .param/l "POINT_BITS" 0 7 473, +C4<00000000000000000000000011111111>;
P_0000021f818238e8 .param/l "SCALAR_BITS" 0 7 472, +C4<00000000000000000000000011111100>;
P_0000021f81823920 .param/l "WAIT_ADD1" 1 7 512, C4<1000>;
P_0000021f81823958 .param/l "WAIT_ADD2" 1 7 514, C4<1010>;
P_0000021f81823990 .param/l "WAIT_I2_C2" 1 7 510, C4<0110>;
P_0000021f818239c8 .param/l "WAIT_I_C1" 1 7 508, C4<0100>;
P_0000021f81823a00 .param/l "WAIT_LHS" 1 7 506, C4<0010>;
v0000021f81b40a90_0 .net "C0_X", 254 0, v0000021f81b52670_0;  1 drivers
v0000021f81b413f0_0 .net "C0_Y", 254 0, v0000021f81b54790_0;  1 drivers
v0000021f81b40950_0 .net "C1_X", 254 0, v0000021f81b53250_0;  1 drivers
v0000021f81b40590_0 .net "C1_Y", 254 0, v0000021f81b54150_0;  1 drivers
v0000021f81b41350_0 .net "C2_X", 254 0, v0000021f81b546f0_0;  1 drivers
v0000021f81b409f0_0 .net "C2_Y", 254 0, v0000021f81b52350_0;  1 drivers
v0000021f81b40b30_0 .var "LHS_X", 254 0;
v0000021f81b40db0_0 .var "LHS_Y", 254 0;
v0000021f81b41490_0 .var "RHS_X", 254 0;
v0000021f81b41530_0 .var "RHS_Y", 254 0;
L_0000021f81b9f810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b40630_0 .net/2u *"_ivl_0", 0 0, L_0000021f81b9f810;  1 drivers
v0000021f81b415d0_0 .net *"_ivl_16", 503 0, L_0000021f81b7b550;  1 drivers
L_0000021f81b9fa08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b4c9a0_0 .net *"_ivl_19", 251 0, L_0000021f81b9fa08;  1 drivers
v0000021f81b4bdc0_0 .net *"_ivl_20", 503 0, L_0000021f81b7bff0;  1 drivers
L_0000021f81b9fa50 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b4d6c0_0 .net *"_ivl_23", 251 0, L_0000021f81b9fa50;  1 drivers
v0000021f81b4bbe0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b4d120_0 .var "done", 0 0;
v0000021f81b4d800_0 .var "i2_C2_X", 254 0;
v0000021f81b4c040_0 .var "i2_C2_Y", 254 0;
v0000021f81b4cc20_0 .var "i_C1_X", 254 0;
v0000021f81b4dbc0_0 .var "i_C1_Y", 254 0;
v0000021f81b4c5e0_0 .net "index", 251 0, v0000021f81b54650_0;  1 drivers
v0000021f81b4be60_0 .net "index_squared", 251 0, L_0000021f81b7b230;  1 drivers
v0000021f81b4c860_0 .net "index_squared_wide", 503 0, L_0000021f81b7a650;  1 drivers
v0000021f81b4c900_0 .var "point_add_P_X", 254 0;
v0000021f81b4d8a0_0 .var "point_add_P_Y", 254 0;
v0000021f81b4db20_0 .var "point_add_Q_X", 254 0;
v0000021f81b4dda0_0 .var "point_add_Q_Y", 254 0;
v0000021f81b4bf00_0 .net "point_add_R_X", 254 0, v0000021f81b410d0_0;  1 drivers
v0000021f81b4df80_0 .net "point_add_R_Y", 254 0, v0000021f81b406d0_0;  1 drivers
v0000021f81b4ca40_0 .net "point_add_done", 0 0, v0000021f81b40c70_0;  1 drivers
v0000021f81b4bb40_0 .var "point_add_start", 0 0;
v0000021f81b4bfa0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b4bc80_0 .var "scalar_mult_P_X", 254 0;
v0000021f81b4c0e0_0 .var "scalar_mult_P_Y", 254 0;
v0000021f81b4c180_0 .net "scalar_mult_Q_X", 254 0, v0000021f81b41170_0;  1 drivers
v0000021f81b4de40_0 .net "scalar_mult_Q_Y", 254 0, v0000021f81b41850_0;  1 drivers
v0000021f81b4cae0_0 .net "scalar_mult_done", 0 0, v0000021f81b412b0_0;  1 drivers
v0000021f81b4bd20_0 .var "scalar_mult_k", 251 0;
v0000021f81b4c220_0 .var "scalar_mult_start", 0 0;
v0000021f81b4c2c0_0 .net "share", 251 0, v0000021f81b531b0_0;  1 drivers
v0000021f81b4e2a0_0 .net "start", 0 0, v0000021f81b54510_0;  1 drivers
v0000021f81b4ccc0_0 .var "state", 3 0;
v0000021f81b4e020_0 .var "temp_sum_X", 254 0;
v0000021f81b4d620_0 .var "temp_sum_Y", 254 0;
v0000021f81b4c360_0 .var "valid", 0 0;
L_0000021f81b7c450 .concat [ 252 1 0 0], v0000021f81b4bd20_0, L_0000021f81b9f810;
L_0000021f81b7b550 .concat [ 252 252 0 0], v0000021f81b54650_0, L_0000021f81b9fa08;
L_0000021f81b7bff0 .concat [ 252 252 0 0], v0000021f81b54650_0, L_0000021f81b9fa50;
L_0000021f81b7a650 .arith/mult 504, L_0000021f81b7b550, L_0000021f81b7bff0;
L_0000021f81b7b230 .part L_0000021f81b7a650, 0, 252;
S_0000021f81b435a0 .scope module, "point_add" "ed25519_point_add" 7 554, 2 5 0, S_0000021f81b430f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81a59ca0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81a59cd8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81a59d10 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81b9f930 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3f730_0 .net "P1_T", 254 0, L_0000021f81b9f930;  1 drivers
v0000021f81b3f870_0 .net "P1_X", 254 0, v0000021f81b4c900_0;  1 drivers
v0000021f81b3f910_0 .net "P1_Y", 254 0, v0000021f81b4d8a0_0;  1 drivers
L_0000021f81b9f8e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b40090_0 .net "P1_Z", 254 0, L_0000021f81b9f8e8;  1 drivers
L_0000021f81b9f9c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b3f9b0_0 .net "P2_T", 254 0, L_0000021f81b9f9c0;  1 drivers
v0000021f81b40270_0 .net "P2_X", 254 0, v0000021f81b4db20_0;  1 drivers
v0000021f81b3fa50_0 .net "P2_Y", 254 0, v0000021f81b4dda0_0;  1 drivers
L_0000021f81b9f978 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b401d0_0 .net "P2_Z", 254 0, L_0000021f81b9f978;  1 drivers
v0000021f81b41710_0 .var "P3_T", 254 0;
v0000021f81b410d0_0 .var "P3_X", 254 0;
v0000021f81b406d0_0 .var "P3_Y", 254 0;
v0000021f81b417b0_0 .var "P3_Z", 254 0;
v0000021f81b40e50_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b40f90_0 .var "cycles", 15 0;
v0000021f81b40c70_0 .var "done", 0 0;
v0000021f81b41030_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b40d10_0 .net "start", 0 0, v0000021f81b4bb40_0;  1 drivers
v0000021f81b40770_0 .var "state", 1 0;
S_0000021f81b42ab0 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 536, 2 112 0, S_0000021f81b430f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81a62e70 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81a62ea8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81a62ee0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81b9f8a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b40bd0_0 .net "P_T", 254 0, L_0000021f81b9f8a0;  1 drivers
v0000021f81b40810_0 .net "P_X", 254 0, v0000021f81b4bc80_0;  1 drivers
v0000021f81b418f0_0 .net "P_Y", 254 0, v0000021f81b4c0e0_0;  1 drivers
L_0000021f81b9f858 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b408b0_0 .net "P_Z", 254 0, L_0000021f81b9f858;  1 drivers
v0000021f81b41990_0 .var "R_T", 254 0;
v0000021f81b41170_0 .var "R_X", 254 0;
v0000021f81b41850_0 .var "R_Y", 254 0;
v0000021f81b40310_0 .var "R_Z", 254 0;
v0000021f81b40ef0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b41210_0 .var "cycles", 15 0;
v0000021f81b412b0_0 .var "done", 0 0;
v0000021f81b403b0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b41670_0 .net "scalar", 252 0, L_0000021f81b7c450;  1 drivers
v0000021f81b40450_0 .net "start", 0 0, v0000021f81b4c220_0;  1 drivers
v0000021f81b404f0_0 .var "state", 2 0;
S_0000021f81b43730 .scope module, "node1" "frost_node" 5 109, 6 5 0, S_0000021f81b3cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_0000021f8180c500 .param/l "DONE" 1 6 79, C4<1100>;
P_0000021f8180c538 .param/l "ERROR" 1 6 80, C4<1101>;
P_0000021f8180c570 .param/l "IDLE" 1 6 67, C4<0000>;
P_0000021f8180c5a8 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000001>;
P_0000021f8180c5e0 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000021f8180c618 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_0000021f8180c650 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_0000021f8180c688 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_0000021f8180c6c0 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_0000021f8180c6f8 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_0000021f8180c730 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_0000021f8180c768 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_0000021f8180c7a0 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_0000021f8180c7d8 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_0000021f8180c810 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_0000021f8180c848 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_0000021f8180c880 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_0000021f8180c8b8 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_0000021f8180c8f0 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_0000021f81aa3290 .functor XOR 252, v0000021f81b5b940_0, L_0000021f81b7abf0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81b9fa98 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0000021f81aa3300 .functor XOR 252, L_0000021f81aa3290, L_0000021f81b9fa98, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa3450 .functor AND 1, v0000021f81b4cf40_0, v0000021f81b4fd30_0, C4<1>, C4<1>;
L_0000021f81aa3610 .functor AND 1, L_0000021f81aa3450, v0000021f81b5a180_0, C4<1>, C4<1>;
L_0000021f81aa3220 .functor AND 1, L_0000021f81aa3610, v0000021f81b6f760_0, C4<1>, C4<1>;
L_0000021f81aa34c0 .functor AND 1, v0000021f81b52c10_0, v0000021f81b5aa40_0, C4<1>, C4<1>;
L_0000021f81aa33e0 .functor AND 1, L_0000021f81aa34c0, v0000021f81b64530_0, C4<1>, C4<1>;
L_0000021f81aa3840 .functor AND 1, L_0000021f81aa33e0, v0000021f81b72640_0, C4<1>, C4<1>;
v0000021f81b50f50_0 .net *"_ivl_1", 127 0, L_0000021f81b7a010;  1 drivers
L_0000021f81b9fb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b4fdd0_0 .net/2u *"_ivl_15", 0 0, L_0000021f81b9fb70;  1 drivers
v0000021f81b50190_0 .net *"_ivl_3", 123 0, L_0000021f81b7c4f0;  1 drivers
v0000021f81b51810_0 .net *"_ivl_35", 0 0, L_0000021f81aa3450;  1 drivers
v0000021f81b504b0_0 .net *"_ivl_37", 0 0, L_0000021f81aa3610;  1 drivers
v0000021f81b52170_0 .net *"_ivl_4", 251 0, L_0000021f81b7abf0;  1 drivers
v0000021f81b522b0_0 .net *"_ivl_41", 0 0, L_0000021f81aa34c0;  1 drivers
v0000021f81b51770_0 .net *"_ivl_43", 0 0, L_0000021f81aa33e0;  1 drivers
v0000021f81b505f0_0 .net *"_ivl_6", 251 0, L_0000021f81aa3290;  1 drivers
v0000021f81b52210_0 .net/2u *"_ivl_8", 251 0, L_0000021f81b9fa98;  1 drivers
v0000021f81b511d0_0 .net "all_commitments_valid", 0 0, L_0000021f81aa3220;  1 drivers
v0000021f81b518b0_0 .net "all_shares_valid", 0 0, L_0000021f81aa3840;  1 drivers
v0000021f81b4fb50_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b4fbf0_0 .var "coeff_index", 2 0;
v0000021f81b51310_0 .var "commitment_out_X", 254 0;
v0000021f81b4fe70_0 .var "commitment_out_Y", 254 0;
v0000021f81b4fd30_0 .var "commitment_ready", 0 0;
v0000021f81b4ffb0_0 .net "commitments_in_X_0", 254 0, v0000021f81b4cd60_0;  alias, 1 drivers
v0000021f81b51b30_0 .net "commitments_in_X_1", 254 0, v0000021f81b51310_0;  alias, 1 drivers
v0000021f81b50550_0 .net "commitments_in_X_2", 254 0, v0000021f81b59d20_0;  alias, 1 drivers
v0000021f81b50690_0 .net "commitments_in_X_3", 254 0, v0000021f81b6eb80_0;  alias, 1 drivers
v0000021f81b514f0_0 .net "commitments_in_Y_0", 254 0, v0000021f81b4ce00_0;  alias, 1 drivers
v0000021f81b51630_0 .net "commitments_in_Y_1", 254 0, v0000021f81b4fe70_0;  alias, 1 drivers
v0000021f81b50730_0 .net "commitments_in_Y_2", 254 0, v0000021f81b59dc0_0;  alias, 1 drivers
v0000021f81b51db0_0 .net "commitments_in_Y_3", 254 0, v0000021f81b6e4a0_0;  alias, 1 drivers
v0000021f81b51270_0 .net "commitments_valid_0", 0 0, v0000021f81b4cf40_0;  alias, 1 drivers
v0000021f81b507d0_0 .net "commitments_valid_1", 0 0, v0000021f81b4fd30_0;  alias, 1 drivers
v0000021f81b50870_0 .net "commitments_valid_2", 0 0, v0000021f81b5a180_0;  alias, 1 drivers
v0000021f81b50910_0 .net "commitments_valid_3", 0 0, v0000021f81b6f760_0;  alias, 1 drivers
v0000021f81b509b0_0 .var "cycles", 15 0;
v0000021f81b50af0_0 .var "dkg_done", 0 0;
v0000021f81b50c30_0 .var "group_key_X", 254 0;
v0000021f81b516d0_0 .var "group_key_Y", 254 0;
v0000021f81b50d70 .array "my_commitments_X", 2 0, 254 0;
v0000021f81b50ff0 .array "my_commitments_Y", 2 0, 254 0;
v0000021f81b51950_0 .var "next_state", 3 0;
v0000021f81b51090_0 .var "point_add_P_X", 254 0;
v0000021f81b51590_0 .var "point_add_P_Y", 254 0;
v0000021f81b51bd0_0 .var "point_add_Q_X", 254 0;
v0000021f81b519f0_0 .var "point_add_Q_Y", 254 0;
v0000021f81b51a90_0 .net "point_add_X", 254 0, v0000021f81b534d0_0;  1 drivers
v0000021f81b51d10_0 .net "point_add_Y", 254 0, v0000021f81b52d50_0;  1 drivers
v0000021f81b5a7c0_0 .net "point_add_done", 0 0, v0000021f81b528f0_0;  1 drivers
v0000021f81b5c0c0_0 .var "point_add_start", 0 0;
v0000021f81b5b800_0 .net "poly_eval_done", 0 0, v0000021f81b54290_0;  1 drivers
v0000021f81b5a400_0 .net "poly_eval_result", 251 0, v0000021f81b52530_0;  1 drivers
v0000021f81b5c160_0 .var "poly_eval_start", 0 0;
v0000021f81b5a680_0 .var "poly_eval_x", 251 0;
v0000021f81b5c7a0 .array "polynomial_coeffs", 2 0, 251 0;
v0000021f81b5c200_0 .var "prev_state_was_round2_vss", 0 0;
v0000021f81b5a4a0_0 .net "prng_output", 251 0, L_0000021f81aa3300;  1 drivers
v0000021f81b5b940_0 .var "prng_state", 251 0;
v0000021f81b5bee0_0 .var "process_index", 3 0;
v0000021f81b5a860_0 .var "proof_R_X", 254 0;
v0000021f81b5b300_0 .var "proof_R_Y", 254 0;
v0000021f81b5a540_0 .var "proof_z", 251 0;
v0000021f81b5c2a0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5b8a0_0 .net "scalar_mult_X", 254 0, v0000021f81b56270_0;  1 drivers
v0000021f81b5be40_0 .net "scalar_mult_Y", 254 0, v0000021f81b552d0_0;  1 drivers
v0000021f81b5a720_0 .net "scalar_mult_done", 0 0, v0000021f81b57210_0;  1 drivers
v0000021f81b5b9e0_0 .var "scalar_mult_k", 251 0;
v0000021f81b5a900_0 .var "scalar_mult_start", 0 0;
v0000021f81b5c700_0 .var "secret_share", 251 0;
v0000021f81b5a360_0 .var "share_accumulator", 251 0;
v0000021f81b5b580_0 .net "shares_in_0", 251 0, v0000021f81b53e30_0;  alias, 1 drivers
v0000021f81b5b080_0 .net "shares_in_1", 251 0, v0000021f81b5ba80_0;  alias, 1 drivers
v0000021f81b5a5e0_0 .net "shares_in_2", 251 0, v0000021f81b64850_0;  alias, 1 drivers
v0000021f81b5a9a0_0 .net "shares_in_3", 251 0, v0000021f81b72500_0;  alias, 1 drivers
v0000021f81b5b6c0_0 .var "shares_out_0", 251 0;
v0000021f81b5ba80_0 .var "shares_out_1", 251 0;
v0000021f81b5ad60_0 .var "shares_out_2", 251 0;
v0000021f81b5c5c0_0 .var "shares_out_3", 251 0;
v0000021f81b5b3a0_0 .var "shares_ready_0", 0 0;
v0000021f81b5aa40_0 .var "shares_ready_1", 0 0;
v0000021f81b5aae0_0 .var "shares_ready_2", 0 0;
v0000021f81b5ab80_0 .var "shares_ready_3", 0 0;
v0000021f81b5b760_0 .net "shares_valid_0", 0 0, v0000021f81b52c10_0;  alias, 1 drivers
v0000021f81b5c660_0 .net "shares_valid_1", 0 0, v0000021f81b5aa40_0;  alias, 1 drivers
v0000021f81b5bbc0_0 .net "shares_valid_2", 0 0, v0000021f81b64530_0;  alias, 1 drivers
v0000021f81b5ae00_0 .net "shares_valid_3", 0 0, v0000021f81b72640_0;  alias, 1 drivers
v0000021f81b5ac20_0 .net "start_dkg", 0 0, v0000021f81b755c0_0;  alias, 1 drivers
v0000021f81b5c480_0 .var "state", 3 0;
v0000021f81b5acc0_0 .var "temp_commit_X", 254 0;
v0000021f81b5bb20_0 .var "temp_commit_Y", 254 0;
v0000021f81b5b620_0 .var "temp_share_in", 251 0;
v0000021f81b5cac0_0 .var "vss_C0_X", 254 0;
v0000021f81b5bd00_0 .var "vss_C0_Y", 254 0;
v0000021f81b5aea0_0 .var "vss_C1_X", 254 0;
v0000021f81b5c840_0 .var "vss_C1_Y", 254 0;
v0000021f81b5c520_0 .var "vss_C2_X", 254 0;
v0000021f81b5bda0_0 .var "vss_C2_Y", 254 0;
v0000021f81b5c340_0 .net "vss_done", 0 0, v0000021f81b57350_0;  1 drivers
v0000021f81b5c3e0_0 .var "vss_index", 251 0;
v0000021f81b5bc60_0 .var "vss_share", 251 0;
v0000021f81b5b440_0 .var "vss_start", 0 0;
v0000021f81b5bf80_0 .net "vss_valid", 0 0, v0000021f81b52030_0;  1 drivers
E_0000021f81a89b20/0 .event edge, v0000021f81b5c480_0, v0000021f81b52f30_0, v0000021f81b4fbf0_0, v0000021f81b57210_0;
E_0000021f81a89b20/1 .event edge, v0000021f81b511d0_0, v0000021f81b5bee0_0, v0000021f81b54290_0, v0000021f81b518b0_0;
E_0000021f81a89b20 .event/or E_0000021f81a89b20/0, E_0000021f81a89b20/1;
E_0000021f81a89a20/0 .event edge, v0000021f81b5bee0_0, v0000021f81b53e30_0, v0000021f81b5b080_0, v0000021f81b5a5e0_0;
E_0000021f81a89a20/1 .event edge, v0000021f81b5a9a0_0;
E_0000021f81a89a20 .event/or E_0000021f81a89a20/0, E_0000021f81a89a20/1;
E_0000021f81a89a60/0 .event edge, v0000021f81b5bee0_0, v0000021f81b4cd60_0, v0000021f81b4ce00_0, v0000021f81b4d3a0_0;
E_0000021f81a89a60/1 .event edge, v0000021f81b4d300_0, v0000021f81b4d1c0_0, v0000021f81b4d440_0, v0000021f81b4d080_0;
E_0000021f81a89a60/2 .event edge, v0000021f81b4d760_0;
E_0000021f81a89a60 .event/or E_0000021f81a89a60/0, E_0000021f81a89a60/1, E_0000021f81a89a60/2;
L_0000021f81b7a010 .part v0000021f81b5b940_0, 0, 128;
L_0000021f81b7c4f0 .part v0000021f81b5b940_0, 128, 124;
L_0000021f81b7abf0 .concat [ 124 128 0 0], L_0000021f81b7c4f0, L_0000021f81b7a010;
L_0000021f81b7c270 .concat [ 252 1 0 0], v0000021f81b5b9e0_0, L_0000021f81b9fb70;
S_0000021f81b43280 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_0000021f81b43730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81822e20 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81822e58 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81822e90 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81b9fd20 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b52490_0 .net "P1_T", 254 0, L_0000021f81b9fd20;  1 drivers
v0000021f81b54830_0 .net "P1_X", 254 0, v0000021f81b51090_0;  1 drivers
v0000021f81b52cb0_0 .net "P1_Y", 254 0, v0000021f81b51590_0;  1 drivers
L_0000021f81b9fcd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b541f0_0 .net "P1_Z", 254 0, L_0000021f81b9fcd8;  1 drivers
L_0000021f81b9fdb0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b532f0_0 .net "P2_T", 254 0, L_0000021f81b9fdb0;  1 drivers
v0000021f81b53ed0_0 .net "P2_X", 254 0, v0000021f81b51bd0_0;  1 drivers
v0000021f81b53390_0 .net "P2_Y", 254 0, v0000021f81b519f0_0;  1 drivers
L_0000021f81b9fd68 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b527b0_0 .net "P2_Z", 254 0, L_0000021f81b9fd68;  1 drivers
v0000021f81b53430_0 .var "P3_T", 254 0;
v0000021f81b534d0_0 .var "P3_X", 254 0;
v0000021f81b52d50_0 .var "P3_Y", 254 0;
v0000021f81b548d0_0 .var "P3_Z", 254 0;
v0000021f81b537f0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b52df0_0 .var "cycles", 15 0;
v0000021f81b528f0_0 .var "done", 0 0;
v0000021f81b52fd0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b53610_0 .net "start", 0 0, v0000021f81b5c0c0_0;  1 drivers
v0000021f81b536b0_0 .var "state", 1 0;
S_0000021f81b43410 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_0000021f81b43730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_0000021f81b438c0 .param/l "ADD1" 1 7 28, C4<010>;
P_0000021f81b438f8 .param/l "ADD2" 1 7 30, C4<100>;
P_0000021f81b43930 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_0000021f81b43968 .param/l "FINISH" 1 7 31, C4<101>;
P_0000021f81b439a0 .param/l "IDLE" 1 7 26, C4<000>;
P_0000021f81b439d8 .param/l "MULT1" 1 7 27, C4<001>;
P_0000021f81b43a10 .param/l "MULT2" 1 7 29, C4<011>;
v0000021f81b54970_0 .net *"_ivl_0", 503 0, L_0000021f81b7c1d0;  1 drivers
L_0000021f81b9fae0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b54a10_0 .net *"_ivl_3", 251 0, L_0000021f81b9fae0;  1 drivers
v0000021f81b52a30_0 .net *"_ivl_4", 503 0, L_0000021f81b7c130;  1 drivers
L_0000021f81b9fb28 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b539d0_0 .net *"_ivl_7", 251 0, L_0000021f81b9fb28;  1 drivers
v0000021f81b53b10_0 .var "accumulator", 251 0;
v0000021f81b53bb0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b5c7a0_0 .array/port v0000021f81b5c7a0, 0;
v0000021f81b53c50_0 .net "coeff_0", 251 0, v0000021f81b5c7a0_0;  1 drivers
v0000021f81b5c7a0_1 .array/port v0000021f81b5c7a0, 1;
v0000021f81b53cf0_0 .net "coeff_1", 251 0, v0000021f81b5c7a0_1;  1 drivers
v0000021f81b5c7a0_2 .array/port v0000021f81b5c7a0, 2;
v0000021f81b53f70_0 .net "coeff_2", 251 0, v0000021f81b5c7a0_2;  1 drivers
v0000021f81b54290_0 .var "done", 0 0;
v0000021f81b54470_0 .var "mult_a", 251 0;
v0000021f81b54ab0_0 .var "mult_b", 251 0;
v0000021f81b52990_0 .net "mult_result", 251 0, L_0000021f81b7a1f0;  1 drivers
v0000021f81b523f0_0 .net "mult_result_wide", 503 0, L_0000021f81b7b5f0;  1 drivers
v0000021f81b52530_0 .var "result", 251 0;
v0000021f81b52ad0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b563b0_0 .net "start", 0 0, v0000021f81b5c160_0;  1 drivers
v0000021f81b55230_0 .var "state", 2 0;
v0000021f81b56e50_0 .var "temp", 251 0;
v0000021f81b55eb0_0 .net "x", 251 0, v0000021f81b5a680_0;  1 drivers
L_0000021f81b7c1d0 .concat [ 252 252 0 0], v0000021f81b54470_0, L_0000021f81b9fae0;
L_0000021f81b7c130 .concat [ 252 252 0 0], v0000021f81b54ab0_0, L_0000021f81b9fb28;
L_0000021f81b7b5f0 .arith/mult 504, L_0000021f81b7c1d0, L_0000021f81b7c130;
L_0000021f81b7a1f0 .part L_0000021f81b7b5f0, 0, 252;
S_0000021f81b41b10 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_0000021f81b43730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81a6e570 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81a6e5a8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81a6e5e0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81b9fc90 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b566d0_0 .net "P_T", 254 0, L_0000021f81b9fc90;  1 drivers
L_0000021f81b9fbb8 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v0000021f81b55f50_0 .net "P_X", 254 0, L_0000021f81b9fbb8;  1 drivers
L_0000021f81b9fc00 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b54b50_0 .net "P_Y", 254 0, L_0000021f81b9fc00;  1 drivers
L_0000021f81b9fc48 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b554b0_0 .net "P_Z", 254 0, L_0000021f81b9fc48;  1 drivers
v0000021f81b57030_0 .var "R_T", 254 0;
v0000021f81b56270_0 .var "R_X", 254 0;
v0000021f81b552d0_0 .var "R_Y", 254 0;
v0000021f81b56770_0 .var "R_Z", 254 0;
v0000021f81b56a90_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b555f0_0 .var "cycles", 15 0;
v0000021f81b57210_0 .var "done", 0 0;
v0000021f81b54fb0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b55690_0 .net "scalar", 252 0, L_0000021f81b7c270;  1 drivers
v0000021f81b568b0_0 .net "start", 0 0, v0000021f81b5a900_0;  1 drivers
v0000021f81b56ef0_0 .var "state", 2 0;
S_0000021f81b41ca0 .scope module, "vss" "vss_verify" 6 168, 7 471 0, S_0000021f81b43730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_0000021f816e15c0 .param/l "ADD_C0_IC1" 1 7 511, C4<0111>;
P_0000021f816e15f8 .param/l "ADD_RESULT_I2C2" 1 7 513, C4<1001>;
P_0000021f816e1630 .param/l "COMPARE" 1 7 515, C4<1011>;
P_0000021f816e1668 .param/l "COMPUTE_I2_C2" 1 7 509, C4<0101>;
P_0000021f816e16a0 .param/l "COMPUTE_I_C1" 1 7 507, C4<0011>;
P_0000021f816e16d8 .param/l "COMPUTE_LHS" 1 7 505, C4<0001>;
P_0000021f816e1710 .param/l "FINISH" 1 7 516, C4<1100>;
P_0000021f816e1748 .param/l "IDLE" 1 7 504, C4<0000>;
P_0000021f816e1780 .param/l "POINT_BITS" 0 7 473, +C4<00000000000000000000000011111111>;
P_0000021f816e17b8 .param/l "SCALAR_BITS" 0 7 472, +C4<00000000000000000000000011111100>;
P_0000021f816e17f0 .param/l "WAIT_ADD1" 1 7 512, C4<1000>;
P_0000021f816e1828 .param/l "WAIT_ADD2" 1 7 514, C4<1010>;
P_0000021f816e1860 .param/l "WAIT_I2_C2" 1 7 510, C4<0110>;
P_0000021f816e1898 .param/l "WAIT_I_C1" 1 7 508, C4<0100>;
P_0000021f816e18d0 .param/l "WAIT_LHS" 1 7 506, C4<0010>;
v0000021f81b56590_0 .net "C0_X", 254 0, v0000021f81b5cac0_0;  1 drivers
v0000021f81b56b30_0 .net "C0_Y", 254 0, v0000021f81b5bd00_0;  1 drivers
v0000021f81b561d0_0 .net "C1_X", 254 0, v0000021f81b5aea0_0;  1 drivers
v0000021f81b55b90_0 .net "C1_Y", 254 0, v0000021f81b5c840_0;  1 drivers
v0000021f81b55c30_0 .net "C2_X", 254 0, v0000021f81b5c520_0;  1 drivers
v0000021f81b55cd0_0 .net "C2_Y", 254 0, v0000021f81b5bda0_0;  1 drivers
v0000021f81b56db0_0 .var "LHS_X", 254 0;
v0000021f81b56630_0 .var "LHS_Y", 254 0;
v0000021f81b55d70_0 .var "RHS_X", 254 0;
v0000021f81b569f0_0 .var "RHS_Y", 254 0;
L_0000021f81b9fdf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b56bd0_0 .net/2u *"_ivl_0", 0 0, L_0000021f81b9fdf8;  1 drivers
v0000021f81b56c70_0 .net *"_ivl_16", 503 0, L_0000021f81b7a290;  1 drivers
L_0000021f81b9fff0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b57670_0 .net *"_ivl_19", 251 0, L_0000021f81b9fff0;  1 drivers
v0000021f81b57a30_0 .net *"_ivl_20", 503 0, L_0000021f81b7b2d0;  1 drivers
L_0000021f81ba0038 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b57990_0 .net *"_ivl_23", 251 0, L_0000021f81ba0038;  1 drivers
v0000021f81b577b0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b57350_0 .var "done", 0 0;
v0000021f81b57710_0 .var "i2_C2_X", 254 0;
v0000021f81b57850_0 .var "i2_C2_Y", 254 0;
v0000021f81b575d0_0 .var "i_C1_X", 254 0;
v0000021f81b573f0_0 .var "i_C1_Y", 254 0;
v0000021f81b578f0_0 .net "index", 251 0, v0000021f81b5c3e0_0;  1 drivers
v0000021f81b57490_0 .net "index_squared", 251 0, L_0000021f81b7ac90;  1 drivers
v0000021f81b57530_0 .net "index_squared_wide", 503 0, L_0000021f81b7b910;  1 drivers
v0000021f81b50e10_0 .var "point_add_P_X", 254 0;
v0000021f81b513b0_0 .var "point_add_P_Y", 254 0;
v0000021f81b4fc90_0 .var "point_add_Q_X", 254 0;
v0000021f81b51c70_0 .var "point_add_Q_Y", 254 0;
v0000021f81b50410_0 .net "point_add_R_X", 254 0, v0000021f81b54e70_0;  1 drivers
v0000021f81b51130_0 .net "point_add_R_Y", 254 0, v0000021f81b56950_0;  1 drivers
v0000021f81b50eb0_0 .net "point_add_done", 0 0, v0000021f81b55050_0;  1 drivers
v0000021f81b51ef0_0 .var "point_add_start", 0 0;
v0000021f81b51e50_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b50050_0 .var "scalar_mult_P_X", 254 0;
v0000021f81b50370_0 .var "scalar_mult_P_Y", 254 0;
v0000021f81b51450_0 .net "scalar_mult_Q_X", 254 0, v0000021f81b550f0_0;  1 drivers
v0000021f81b520d0_0 .net "scalar_mult_Q_Y", 254 0, v0000021f81b557d0_0;  1 drivers
v0000021f81b500f0_0 .net "scalar_mult_done", 0 0, v0000021f81b56810_0;  1 drivers
v0000021f81b50230_0 .var "scalar_mult_k", 251 0;
v0000021f81b51f90_0 .var "scalar_mult_start", 0 0;
v0000021f81b50a50_0 .net "share", 251 0, v0000021f81b5bc60_0;  1 drivers
v0000021f81b4ff10_0 .net "start", 0 0, v0000021f81b5b440_0;  1 drivers
v0000021f81b50b90_0 .var "state", 3 0;
v0000021f81b50cd0_0 .var "temp_sum_X", 254 0;
v0000021f81b502d0_0 .var "temp_sum_Y", 254 0;
v0000021f81b52030_0 .var "valid", 0 0;
L_0000021f81b7bcd0 .concat [ 252 1 0 0], v0000021f81b50230_0, L_0000021f81b9fdf8;
L_0000021f81b7a290 .concat [ 252 252 0 0], v0000021f81b5c3e0_0, L_0000021f81b9fff0;
L_0000021f81b7b2d0 .concat [ 252 252 0 0], v0000021f81b5c3e0_0, L_0000021f81ba0038;
L_0000021f81b7b910 .arith/mult 504, L_0000021f81b7a290, L_0000021f81b7b2d0;
L_0000021f81b7ac90 .part L_0000021f81b7b910, 0, 252;
S_0000021f81b41e30 .scope module, "point_add" "ed25519_point_add" 7 554, 2 5 0, S_0000021f81b41ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81a9b4c0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81a9b4f8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81a9b530 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81b9ff18 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b54d30_0 .net "P1_T", 254 0, L_0000021f81b9ff18;  1 drivers
v0000021f81b55ff0_0 .net "P1_X", 254 0, v0000021f81b50e10_0;  1 drivers
v0000021f81b56f90_0 .net "P1_Y", 254 0, v0000021f81b513b0_0;  1 drivers
L_0000021f81b9fed0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b55370_0 .net "P1_Z", 254 0, L_0000021f81b9fed0;  1 drivers
L_0000021f81b9ffa8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b54f10_0 .net "P2_T", 254 0, L_0000021f81b9ffa8;  1 drivers
v0000021f81b54bf0_0 .net "P2_X", 254 0, v0000021f81b4fc90_0;  1 drivers
v0000021f81b55e10_0 .net "P2_Y", 254 0, v0000021f81b51c70_0;  1 drivers
L_0000021f81b9ff60 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b56450_0 .net "P2_Z", 254 0, L_0000021f81b9ff60;  1 drivers
v0000021f81b54c90_0 .var "P3_T", 254 0;
v0000021f81b54e70_0 .var "P3_X", 254 0;
v0000021f81b56950_0 .var "P3_Y", 254 0;
v0000021f81b55550_0 .var "P3_Z", 254 0;
v0000021f81b55730_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b570d0_0 .var "cycles", 15 0;
v0000021f81b55050_0 .var "done", 0 0;
v0000021f81b57170_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b55410_0 .net "start", 0 0, v0000021f81b51ef0_0;  1 drivers
v0000021f81b564f0_0 .var "state", 1 0;
S_0000021f81b42c40 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 536, 2 112 0, S_0000021f81b41ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f817347c0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f817347f8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81734830 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81b9fe88 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b572b0_0 .net "P_T", 254 0, L_0000021f81b9fe88;  1 drivers
v0000021f81b56090_0 .net "P_X", 254 0, v0000021f81b50050_0;  1 drivers
v0000021f81b56130_0 .net "P_Y", 254 0, v0000021f81b50370_0;  1 drivers
L_0000021f81b9fe40 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b54dd0_0 .net "P_Z", 254 0, L_0000021f81b9fe40;  1 drivers
v0000021f81b56d10_0 .var "R_T", 254 0;
v0000021f81b550f0_0 .var "R_X", 254 0;
v0000021f81b557d0_0 .var "R_Y", 254 0;
v0000021f81b56310_0 .var "R_Z", 254 0;
v0000021f81b55870_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b55190_0 .var "cycles", 15 0;
v0000021f81b56810_0 .var "done", 0 0;
v0000021f81b55910_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b559b0_0 .net "scalar", 252 0, L_0000021f81b7bcd0;  1 drivers
v0000021f81b55a50_0 .net "start", 0 0, v0000021f81b51f90_0;  1 drivers
v0000021f81b55af0_0 .var "state", 2 0;
S_0000021f81b42dd0 .scope module, "node2" "frost_node" 5 136, 6 5 0, S_0000021f81b3cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_0000021f81a9caa0 .param/l "DONE" 1 6 79, C4<1100>;
P_0000021f81a9cad8 .param/l "ERROR" 1 6 80, C4<1101>;
P_0000021f81a9cb10 .param/l "IDLE" 1 6 67, C4<0000>;
P_0000021f81a9cb48 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000010>;
P_0000021f81a9cb80 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000021f81a9cbb8 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_0000021f81a9cbf0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_0000021f81a9cc28 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_0000021f81a9cc60 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_0000021f81a9cc98 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_0000021f81a9ccd0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_0000021f81a9cd08 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_0000021f81a9cd40 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_0000021f81a9cd78 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_0000021f81a9cdb0 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_0000021f81a9cde8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_0000021f81a9ce20 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_0000021f81a9ce58 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_0000021f81a9ce90 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_0000021f81aa3680 .functor XOR 252, v0000021f81b63a90_0, L_0000021f81b7a3d0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81ba0080 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
L_0000021f81aa3760 .functor XOR 252, L_0000021f81aa3680, L_0000021f81ba0080, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81aa37d0 .functor AND 1, v0000021f81b4cf40_0, v0000021f81b4fd30_0, C4<1>, C4<1>;
L_0000021f81aa38b0 .functor AND 1, L_0000021f81aa37d0, v0000021f81b5a180_0, C4<1>, C4<1>;
L_0000021f81aa36f0 .functor AND 1, L_0000021f81aa38b0, v0000021f81b6f760_0, C4<1>, C4<1>;
L_0000021f81aa0b30 .functor AND 1, v0000021f81b53d90_0, v0000021f81b5aae0_0, C4<1>, C4<1>;
L_0000021f81aa0c80 .functor AND 1, L_0000021f81aa0b30, v0000021f81b64670_0, C4<1>, C4<1>;
L_0000021f81aa1380 .functor AND 1, L_0000021f81aa0c80, v0000021f81b70ac0_0, C4<1>, C4<1>;
v0000021f81b57fc0_0 .net *"_ivl_1", 127 0, L_0000021f81b7a330;  1 drivers
L_0000021f81ba0158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b593c0_0 .net/2u *"_ivl_15", 0 0, L_0000021f81ba0158;  1 drivers
v0000021f81b58060_0 .net *"_ivl_3", 123 0, L_0000021f81b7ae70;  1 drivers
v0000021f81b58880_0 .net *"_ivl_35", 0 0, L_0000021f81aa37d0;  1 drivers
v0000021f81b58740_0 .net *"_ivl_37", 0 0, L_0000021f81aa38b0;  1 drivers
v0000021f81b58920_0 .net *"_ivl_4", 251 0, L_0000021f81b7a3d0;  1 drivers
v0000021f81b587e0_0 .net *"_ivl_41", 0 0, L_0000021f81aa0b30;  1 drivers
v0000021f81b589c0_0 .net *"_ivl_43", 0 0, L_0000021f81aa0c80;  1 drivers
v0000021f81b58ba0_0 .net *"_ivl_6", 251 0, L_0000021f81aa3680;  1 drivers
v0000021f81b58d80_0 .net/2u *"_ivl_8", 251 0, L_0000021f81ba0080;  1 drivers
v0000021f81b5a0e0_0 .net "all_commitments_valid", 0 0, L_0000021f81aa36f0;  1 drivers
v0000021f81b59460_0 .net "all_shares_valid", 0 0, L_0000021f81aa1380;  1 drivers
v0000021f81b59500_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b595a0_0 .var "coeff_index", 2 0;
v0000021f81b59d20_0 .var "commitment_out_X", 254 0;
v0000021f81b59dc0_0 .var "commitment_out_Y", 254 0;
v0000021f81b5a180_0 .var "commitment_ready", 0 0;
v0000021f81b656b0_0 .net "commitments_in_X_0", 254 0, v0000021f81b4cd60_0;  alias, 1 drivers
v0000021f81b64ad0_0 .net "commitments_in_X_1", 254 0, v0000021f81b51310_0;  alias, 1 drivers
v0000021f81b638b0_0 .net "commitments_in_X_2", 254 0, v0000021f81b59d20_0;  alias, 1 drivers
v0000021f81b64b70_0 .net "commitments_in_X_3", 254 0, v0000021f81b6eb80_0;  alias, 1 drivers
v0000021f81b651b0_0 .net "commitments_in_Y_0", 254 0, v0000021f81b4ce00_0;  alias, 1 drivers
v0000021f81b64fd0_0 .net "commitments_in_Y_1", 254 0, v0000021f81b4fe70_0;  alias, 1 drivers
v0000021f81b645d0_0 .net "commitments_in_Y_2", 254 0, v0000021f81b59dc0_0;  alias, 1 drivers
v0000021f81b636d0_0 .net "commitments_in_Y_3", 254 0, v0000021f81b6e4a0_0;  alias, 1 drivers
v0000021f81b63770_0 .net "commitments_valid_0", 0 0, v0000021f81b4cf40_0;  alias, 1 drivers
v0000021f81b65a70_0 .net "commitments_valid_1", 0 0, v0000021f81b4fd30_0;  alias, 1 drivers
v0000021f81b64990_0 .net "commitments_valid_2", 0 0, v0000021f81b5a180_0;  alias, 1 drivers
v0000021f81b63c70_0 .net "commitments_valid_3", 0 0, v0000021f81b6f760_0;  alias, 1 drivers
v0000021f81b65c50_0 .var "cycles", 15 0;
v0000021f81b65cf0_0 .var "dkg_done", 0 0;
v0000021f81b65d90_0 .var "group_key_X", 254 0;
v0000021f81b65890_0 .var "group_key_Y", 254 0;
v0000021f81b65110 .array "my_commitments_X", 2 0, 254 0;
v0000021f81b64030 .array "my_commitments_Y", 2 0, 254 0;
v0000021f81b64a30_0 .var "next_state", 3 0;
v0000021f81b64c10_0 .var "point_add_P_X", 254 0;
v0000021f81b640d0_0 .var "point_add_P_Y", 254 0;
v0000021f81b65930_0 .var "point_add_Q_X", 254 0;
v0000021f81b64710_0 .var "point_add_Q_Y", 254 0;
v0000021f81b63ef0_0 .net "point_add_X", 254 0, v0000021f81b5ca20_0;  1 drivers
v0000021f81b63810_0 .net "point_add_Y", 254 0, v0000021f81b5f040_0;  1 drivers
v0000021f81b64cb0_0 .net "point_add_done", 0 0, v0000021f81b5e780_0;  1 drivers
v0000021f81b63950_0 .var "point_add_start", 0 0;
v0000021f81b65e30_0 .net "poly_eval_done", 0 0, v0000021f81b5ee60_0;  1 drivers
v0000021f81b639f0_0 .net "poly_eval_result", 251 0, v0000021f81b5cfc0_0;  1 drivers
v0000021f81b657f0_0 .var "poly_eval_start", 0 0;
v0000021f81b64d50_0 .var "poly_eval_x", 251 0;
v0000021f81b65bb0 .array "polynomial_coeffs", 2 0, 251 0;
v0000021f81b65b10_0 .var "prev_state_was_round2_vss", 0 0;
v0000021f81b659d0_0 .net "prng_output", 251 0, L_0000021f81aa3760;  1 drivers
v0000021f81b63a90_0 .var "prng_state", 251 0;
v0000021f81b63b30_0 .var "process_index", 3 0;
v0000021f81b63bd0_0 .var "proof_R_X", 254 0;
v0000021f81b64f30_0 .var "proof_R_Y", 254 0;
v0000021f81b63db0_0 .var "proof_z", 251 0;
v0000021f81b63d10_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b65750_0 .net "scalar_mult_X", 254 0, v0000021f81b5de20_0;  1 drivers
v0000021f81b64df0_0 .net "scalar_mult_Y", 254 0, v0000021f81b5df60_0;  1 drivers
v0000021f81b647b0_0 .net "scalar_mult_done", 0 0, v0000021f81b5ce80_0;  1 drivers
v0000021f81b64e90_0 .var "scalar_mult_k", 251 0;
v0000021f81b65070_0 .var "scalar_mult_start", 0 0;
v0000021f81b65250_0 .var "secret_share", 251 0;
v0000021f81b63e50_0 .var "share_accumulator", 251 0;
v0000021f81b63f90_0 .net "shares_in_0", 251 0, v0000021f81b53930_0;  alias, 1 drivers
v0000021f81b64170_0 .net "shares_in_1", 251 0, v0000021f81b5ad60_0;  alias, 1 drivers
v0000021f81b65390_0 .net "shares_in_2", 251 0, v0000021f81b64350_0;  alias, 1 drivers
v0000021f81b64210_0 .net "shares_in_3", 251 0, v0000021f81b70ca0_0;  alias, 1 drivers
v0000021f81b642b0_0 .var "shares_out_0", 251 0;
v0000021f81b64850_0 .var "shares_out_1", 251 0;
v0000021f81b64350_0 .var "shares_out_2", 251 0;
v0000021f81b643f0_0 .var "shares_out_3", 251 0;
v0000021f81b64490_0 .var "shares_ready_0", 0 0;
v0000021f81b64530_0 .var "shares_ready_1", 0 0;
v0000021f81b64670_0 .var "shares_ready_2", 0 0;
v0000021f81b65430_0 .var "shares_ready_3", 0 0;
v0000021f81b652f0_0 .net "shares_valid_0", 0 0, v0000021f81b53d90_0;  alias, 1 drivers
v0000021f81b648f0_0 .net "shares_valid_1", 0 0, v0000021f81b5aae0_0;  alias, 1 drivers
v0000021f81b654d0_0 .net "shares_valid_2", 0 0, v0000021f81b64670_0;  alias, 1 drivers
v0000021f81b65570_0 .net "shares_valid_3", 0 0, v0000021f81b70ac0_0;  alias, 1 drivers
v0000021f81b65610_0 .net "start_dkg", 0 0, v0000021f81b755c0_0;  alias, 1 drivers
v0000021f81b677d0_0 .var "state", 3 0;
v0000021f81b67c30_0 .var "temp_commit_X", 254 0;
v0000021f81b67cd0_0 .var "temp_commit_Y", 254 0;
v0000021f81b67870_0 .var "temp_share_in", 251 0;
v0000021f81b681d0_0 .var "vss_C0_X", 254 0;
v0000021f81b660b0_0 .var "vss_C0_Y", 254 0;
v0000021f81b66150_0 .var "vss_C1_X", 254 0;
v0000021f81b66010_0 .var "vss_C1_Y", 254 0;
v0000021f81b66290_0 .var "vss_C2_X", 254 0;
v0000021f81b66970_0 .var "vss_C2_Y", 254 0;
v0000021f81b66830_0 .net "vss_done", 0 0, v0000021f81b57c00_0;  1 drivers
v0000021f81b68590_0 .var "vss_index", 251 0;
v0000021f81b67d70_0 .var "vss_share", 251 0;
v0000021f81b672d0_0 .var "vss_start", 0 0;
v0000021f81b67910_0 .net "vss_valid", 0 0, v0000021f81b586a0_0;  1 drivers
E_0000021f81a8a560/0 .event edge, v0000021f81b677d0_0, v0000021f81b52f30_0, v0000021f81b595a0_0, v0000021f81b5ce80_0;
E_0000021f81a8a560/1 .event edge, v0000021f81b5a0e0_0, v0000021f81b63b30_0, v0000021f81b5ee60_0, v0000021f81b59460_0;
E_0000021f81a8a560 .event/or E_0000021f81a8a560/0, E_0000021f81a8a560/1;
E_0000021f81a89f60/0 .event edge, v0000021f81b63b30_0, v0000021f81b53930_0, v0000021f81b5ad60_0, v0000021f81b65390_0;
E_0000021f81a89f60/1 .event edge, v0000021f81b64210_0;
E_0000021f81a89f60 .event/or E_0000021f81a89f60/0, E_0000021f81a89f60/1;
E_0000021f81a89d20/0 .event edge, v0000021f81b63b30_0, v0000021f81b4cd60_0, v0000021f81b4ce00_0, v0000021f81b4d3a0_0;
E_0000021f81a89d20/1 .event edge, v0000021f81b4d300_0, v0000021f81b4d1c0_0, v0000021f81b4d440_0, v0000021f81b4d080_0;
E_0000021f81a89d20/2 .event edge, v0000021f81b4d760_0;
E_0000021f81a89d20 .event/or E_0000021f81a89d20/0, E_0000021f81a89d20/1, E_0000021f81a89d20/2;
L_0000021f81b7a330 .part v0000021f81b63a90_0, 0, 128;
L_0000021f81b7ae70 .part v0000021f81b63a90_0, 128, 124;
L_0000021f81b7a3d0 .concat [ 124 128 0 0], L_0000021f81b7ae70, L_0000021f81b7a330;
L_0000021f81b7a830 .concat [ 252 1 0 0], v0000021f81b64e90_0, L_0000021f81ba0158;
S_0000021f81b41fc0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_0000021f81b42dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81734870 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f817348a8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f817348e0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81ba0308 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5af40_0 .net "P1_T", 254 0, L_0000021f81ba0308;  1 drivers
v0000021f81b5c8e0_0 .net "P1_X", 254 0, v0000021f81b64c10_0;  1 drivers
v0000021f81b5b120_0 .net "P1_Y", 254 0, v0000021f81b640d0_0;  1 drivers
L_0000021f81ba02c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5afe0_0 .net "P1_Z", 254 0, L_0000021f81ba02c0;  1 drivers
L_0000021f81ba0398 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5b1c0_0 .net "P2_T", 254 0, L_0000021f81ba0398;  1 drivers
v0000021f81b5b260_0 .net "P2_X", 254 0, v0000021f81b65930_0;  1 drivers
v0000021f81b5c020_0 .net "P2_Y", 254 0, v0000021f81b64710_0;  1 drivers
L_0000021f81ba0350 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5b4e0_0 .net "P2_Z", 254 0, L_0000021f81ba0350;  1 drivers
v0000021f81b5c980_0 .var "P3_T", 254 0;
v0000021f81b5ca20_0 .var "P3_X", 254 0;
v0000021f81b5f040_0 .var "P3_Y", 254 0;
v0000021f81b5da60_0 .var "P3_Z", 254 0;
v0000021f81b5f0e0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b5d2e0_0 .var "cycles", 15 0;
v0000021f81b5e780_0 .var "done", 0 0;
v0000021f81b5e820_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5eaa0_0 .net "start", 0 0, v0000021f81b63950_0;  1 drivers
v0000021f81b5db00_0 .var "state", 1 0;
S_0000021f81b42470 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_0000021f81b42dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_0000021f81b42150 .param/l "ADD1" 1 7 28, C4<010>;
P_0000021f81b42188 .param/l "ADD2" 1 7 30, C4<100>;
P_0000021f81b421c0 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_0000021f81b421f8 .param/l "FINISH" 1 7 31, C4<101>;
P_0000021f81b42230 .param/l "IDLE" 1 7 26, C4<000>;
P_0000021f81b42268 .param/l "MULT1" 1 7 27, C4<001>;
P_0000021f81b422a0 .param/l "MULT2" 1 7 29, C4<011>;
v0000021f81b5d380_0 .net *"_ivl_0", 503 0, L_0000021f81b7ad30;  1 drivers
L_0000021f81ba00c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b5e8c0_0 .net *"_ivl_3", 251 0, L_0000021f81ba00c8;  1 drivers
v0000021f81b5dba0_0 .net *"_ivl_4", 503 0, L_0000021f81b7a470;  1 drivers
L_0000021f81ba0110 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b5d100_0 .net *"_ivl_7", 251 0, L_0000021f81ba0110;  1 drivers
v0000021f81b5e6e0_0 .var "accumulator", 251 0;
v0000021f81b5e1e0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b65bb0_0 .array/port v0000021f81b65bb0, 0;
v0000021f81b5d9c0_0 .net "coeff_0", 251 0, v0000021f81b65bb0_0;  1 drivers
v0000021f81b65bb0_1 .array/port v0000021f81b65bb0, 1;
v0000021f81b5d560_0 .net "coeff_1", 251 0, v0000021f81b65bb0_1;  1 drivers
v0000021f81b65bb0_2 .array/port v0000021f81b65bb0, 2;
v0000021f81b5ef00_0 .net "coeff_2", 251 0, v0000021f81b65bb0_2;  1 drivers
v0000021f81b5ee60_0 .var "done", 0 0;
v0000021f81b5dc40_0 .var "mult_a", 251 0;
v0000021f81b5d920_0 .var "mult_b", 251 0;
v0000021f81b5e280_0 .net "mult_result", 251 0, L_0000021f81b7a790;  1 drivers
v0000021f81b5e960_0 .net "mult_result_wide", 503 0, L_0000021f81b7a6f0;  1 drivers
v0000021f81b5cfc0_0 .var "result", 251 0;
v0000021f81b5dce0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5e000_0 .net "start", 0 0, v0000021f81b657f0_0;  1 drivers
v0000021f81b5dd80_0 .var "state", 2 0;
v0000021f81b5e0a0_0 .var "temp", 251 0;
v0000021f81b5e640_0 .net "x", 251 0, v0000021f81b64d50_0;  1 drivers
L_0000021f81b7ad30 .concat [ 252 252 0 0], v0000021f81b5dc40_0, L_0000021f81ba00c8;
L_0000021f81b7a470 .concat [ 252 252 0 0], v0000021f81b5d920_0, L_0000021f81ba0110;
L_0000021f81b7a6f0 .arith/mult 504, L_0000021f81b7ad30, L_0000021f81b7a470;
L_0000021f81b7a790 .part L_0000021f81b7a6f0, 0, 252;
S_0000021f81b422e0 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_0000021f81b42dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81823a40 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81823a78 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81823ab0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba0278 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5d4c0_0 .net "P_T", 254 0, L_0000021f81ba0278;  1 drivers
L_0000021f81ba01a0 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v0000021f81b5f2c0_0 .net "P_X", 254 0, L_0000021f81ba01a0;  1 drivers
L_0000021f81ba01e8 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b5d600_0 .net "P_Y", 254 0, L_0000021f81ba01e8;  1 drivers
L_0000021f81ba0230 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5ea00_0 .net "P_Z", 254 0, L_0000021f81ba0230;  1 drivers
v0000021f81b5d240_0 .var "R_T", 254 0;
v0000021f81b5de20_0 .var "R_X", 254 0;
v0000021f81b5df60_0 .var "R_Y", 254 0;
v0000021f81b5cc00_0 .var "R_Z", 254 0;
v0000021f81b5d6a0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b5d420_0 .var "cycles", 15 0;
v0000021f81b5ce80_0 .var "done", 0 0;
v0000021f81b5d740_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5eb40_0 .net "scalar", 252 0, L_0000021f81b7a830;  1 drivers
v0000021f81b5d7e0_0 .net "start", 0 0, v0000021f81b65070_0;  1 drivers
v0000021f81b5dec0_0 .var "state", 2 0;
S_0000021f81b42600 .scope module, "vss" "vss_verify" 6 168, 7 471 0, S_0000021f81b42dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_0000021f81b5fb10 .param/l "ADD_C0_IC1" 1 7 511, C4<0111>;
P_0000021f81b5fb48 .param/l "ADD_RESULT_I2C2" 1 7 513, C4<1001>;
P_0000021f81b5fb80 .param/l "COMPARE" 1 7 515, C4<1011>;
P_0000021f81b5fbb8 .param/l "COMPUTE_I2_C2" 1 7 509, C4<0101>;
P_0000021f81b5fbf0 .param/l "COMPUTE_I_C1" 1 7 507, C4<0011>;
P_0000021f81b5fc28 .param/l "COMPUTE_LHS" 1 7 505, C4<0001>;
P_0000021f81b5fc60 .param/l "FINISH" 1 7 516, C4<1100>;
P_0000021f81b5fc98 .param/l "IDLE" 1 7 504, C4<0000>;
P_0000021f81b5fcd0 .param/l "POINT_BITS" 0 7 473, +C4<00000000000000000000000011111111>;
P_0000021f81b5fd08 .param/l "SCALAR_BITS" 0 7 472, +C4<00000000000000000000000011111100>;
P_0000021f81b5fd40 .param/l "WAIT_ADD1" 1 7 512, C4<1000>;
P_0000021f81b5fd78 .param/l "WAIT_ADD2" 1 7 514, C4<1010>;
P_0000021f81b5fdb0 .param/l "WAIT_I2_C2" 1 7 510, C4<0110>;
P_0000021f81b5fde8 .param/l "WAIT_I_C1" 1 7 508, C4<0100>;
P_0000021f81b5fe20 .param/l "WAIT_LHS" 1 7 506, C4<0010>;
v0000021f81b58560_0 .net "C0_X", 254 0, v0000021f81b681d0_0;  1 drivers
v0000021f81b57d40_0 .net "C0_Y", 254 0, v0000021f81b660b0_0;  1 drivers
v0000021f81b58100_0 .net "C1_X", 254 0, v0000021f81b66150_0;  1 drivers
v0000021f81b59a00_0 .net "C1_Y", 254 0, v0000021f81b66010_0;  1 drivers
v0000021f81b58a60_0 .net "C2_X", 254 0, v0000021f81b66290_0;  1 drivers
v0000021f81b581a0_0 .net "C2_Y", 254 0, v0000021f81b66970_0;  1 drivers
v0000021f81b59140_0 .var "LHS_X", 254 0;
v0000021f81b59000_0 .var "LHS_Y", 254 0;
v0000021f81b58e20_0 .var "RHS_X", 254 0;
v0000021f81b59320_0 .var "RHS_Y", 254 0;
L_0000021f81ba03e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b58240_0 .net/2u *"_ivl_0", 0 0, L_0000021f81ba03e0;  1 drivers
v0000021f81b582e0_0 .net *"_ivl_16", 503 0, L_0000021f81b7a970;  1 drivers
L_0000021f81ba05d8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b58f60_0 .net *"_ivl_19", 251 0, L_0000021f81ba05d8;  1 drivers
v0000021f81b59be0_0 .net *"_ivl_20", 503 0, L_0000021f81b7aab0;  1 drivers
L_0000021f81ba0620 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b590a0_0 .net *"_ivl_23", 251 0, L_0000021f81ba0620;  1 drivers
v0000021f81b57b60_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b57c00_0 .var "done", 0 0;
v0000021f81b59640_0 .var "i2_C2_X", 254 0;
v0000021f81b59820_0 .var "i2_C2_Y", 254 0;
v0000021f81b58380_0 .var "i_C1_X", 254 0;
v0000021f81b59e60_0 .var "i_C1_Y", 254 0;
v0000021f81b58c40_0 .net "index", 251 0, v0000021f81b68590_0;  1 drivers
v0000021f81b5a220_0 .net "index_squared", 251 0, L_0000021f81b7af10;  1 drivers
v0000021f81b58420_0 .net "index_squared_wide", 503 0, L_0000021f81b7add0;  1 drivers
v0000021f81b58ec0_0 .var "point_add_P_X", 254 0;
v0000021f81b58ce0_0 .var "point_add_P_Y", 254 0;
v0000021f81b57ca0_0 .var "point_add_Q_X", 254 0;
v0000021f81b596e0_0 .var "point_add_Q_Y", 254 0;
v0000021f81b598c0_0 .net "point_add_R_X", 254 0, v0000021f81b5e5a0_0;  1 drivers
v0000021f81b584c0_0 .net "point_add_R_Y", 254 0, v0000021f81b5ec80_0;  1 drivers
v0000021f81b59f00_0 .net "point_add_done", 0 0, v0000021f81b5cb60_0;  1 drivers
v0000021f81b58600_0 .var "point_add_start", 0 0;
v0000021f81b5a2c0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b59780_0 .var "scalar_mult_P_X", 254 0;
v0000021f81b59aa0_0 .var "scalar_mult_P_Y", 254 0;
v0000021f81b58b00_0 .net "scalar_mult_Q_X", 254 0, v0000021f81b5f680_0;  1 drivers
v0000021f81b59fa0_0 .net "scalar_mult_Q_Y", 254 0, v0000021f81b5f540_0;  1 drivers
v0000021f81b591e0_0 .net "scalar_mult_done", 0 0, v0000021f81b5fa40_0;  1 drivers
v0000021f81b59960_0 .var "scalar_mult_k", 251 0;
v0000021f81b57de0_0 .var "scalar_mult_start", 0 0;
v0000021f81b57e80_0 .net "share", 251 0, v0000021f81b67d70_0;  1 drivers
v0000021f81b59280_0 .net "start", 0 0, v0000021f81b672d0_0;  1 drivers
v0000021f81b5a040_0 .var "state", 3 0;
v0000021f81b57f20_0 .var "temp_sum_X", 254 0;
v0000021f81b59b40_0 .var "temp_sum_Y", 254 0;
v0000021f81b586a0_0 .var "valid", 0 0;
L_0000021f81b7a8d0 .concat [ 252 1 0 0], v0000021f81b59960_0, L_0000021f81ba03e0;
L_0000021f81b7a970 .concat [ 252 252 0 0], v0000021f81b68590_0, L_0000021f81ba05d8;
L_0000021f81b7aab0 .concat [ 252 252 0 0], v0000021f81b68590_0, L_0000021f81ba0620;
L_0000021f81b7add0 .arith/mult 504, L_0000021f81b7a970, L_0000021f81b7aab0;
L_0000021f81b7af10 .part L_0000021f81b7add0, 0, 252;
S_0000021f81b42790 .scope module, "point_add" "ed25519_point_add" 7 554, 2 5 0, S_0000021f81b42600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81b60a60 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81b60a98 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81b60ad0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81ba0500 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5e320_0 .net "P1_T", 254 0, L_0000021f81ba0500;  1 drivers
v0000021f81b5cca0_0 .net "P1_X", 254 0, v0000021f81b58ec0_0;  1 drivers
v0000021f81b5edc0_0 .net "P1_Y", 254 0, v0000021f81b58ce0_0;  1 drivers
L_0000021f81ba04b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5d880_0 .net "P1_Z", 254 0, L_0000021f81ba04b8;  1 drivers
L_0000021f81ba0590 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5f220_0 .net "P2_T", 254 0, L_0000021f81ba0590;  1 drivers
v0000021f81b5e3c0_0 .net "P2_X", 254 0, v0000021f81b57ca0_0;  1 drivers
v0000021f81b5e460_0 .net "P2_Y", 254 0, v0000021f81b596e0_0;  1 drivers
L_0000021f81ba0548 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5e500_0 .net "P2_Z", 254 0, L_0000021f81ba0548;  1 drivers
v0000021f81b5ebe0_0 .var "P3_T", 254 0;
v0000021f81b5e5a0_0 .var "P3_X", 254 0;
v0000021f81b5ec80_0 .var "P3_Y", 254 0;
v0000021f81b5efa0_0 .var "P3_Z", 254 0;
v0000021f81b5ed20_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b5f180_0 .var "cycles", 15 0;
v0000021f81b5cb60_0 .var "done", 0 0;
v0000021f81b5cd40_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5cde0_0 .net "start", 0 0, v0000021f81b58600_0;  1 drivers
v0000021f81b5cf20_0 .var "state", 1 0;
S_0000021f81b42f60 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 536, 2 112 0, S_0000021f81b42600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b5feb0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b5fee8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b5ff20 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba0470 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5d060_0 .net "P_T", 254 0, L_0000021f81ba0470;  1 drivers
v0000021f81b5d1a0_0 .net "P_X", 254 0, v0000021f81b59780_0;  1 drivers
v0000021f81b5f360_0 .net "P_Y", 254 0, v0000021f81b59aa0_0;  1 drivers
L_0000021f81ba0428 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b5f5e0_0 .net "P_Z", 254 0, L_0000021f81ba0428;  1 drivers
v0000021f81b5f720_0 .var "R_T", 254 0;
v0000021f81b5f680_0 .var "R_X", 254 0;
v0000021f81b5f540_0 .var "R_Y", 254 0;
v0000021f81b5f4a0_0 .var "R_Z", 254 0;
v0000021f81b5f7c0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b5f9a0_0 .var "cycles", 15 0;
v0000021f81b5fa40_0 .var "done", 0 0;
v0000021f81b5f860_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b5f400_0 .net "scalar", 252 0, L_0000021f81b7a8d0;  1 drivers
v0000021f81b5f900_0 .net "start", 0 0, v0000021f81b57de0_0;  1 drivers
v0000021f81b59c80_0 .var "state", 2 0;
S_0000021f81b42920 .scope module, "node3" "frost_node" 5 163, 6 5 0, S_0000021f81b3cc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_dkg";
    .port_info 3 /OUTPUT 255 "commitment_out_X";
    .port_info 4 /OUTPUT 255 "commitment_out_Y";
    .port_info 5 /OUTPUT 255 "proof_R_X";
    .port_info 6 /OUTPUT 255 "proof_R_Y";
    .port_info 7 /OUTPUT 252 "proof_z";
    .port_info 8 /OUTPUT 1 "commitment_ready";
    .port_info 9 /INPUT 255 "commitments_in_X_0";
    .port_info 10 /INPUT 255 "commitments_in_X_1";
    .port_info 11 /INPUT 255 "commitments_in_X_2";
    .port_info 12 /INPUT 255 "commitments_in_X_3";
    .port_info 13 /INPUT 255 "commitments_in_Y_0";
    .port_info 14 /INPUT 255 "commitments_in_Y_1";
    .port_info 15 /INPUT 255 "commitments_in_Y_2";
    .port_info 16 /INPUT 255 "commitments_in_Y_3";
    .port_info 17 /INPUT 1 "commitments_valid_0";
    .port_info 18 /INPUT 1 "commitments_valid_1";
    .port_info 19 /INPUT 1 "commitments_valid_2";
    .port_info 20 /INPUT 1 "commitments_valid_3";
    .port_info 21 /OUTPUT 252 "shares_out_0";
    .port_info 22 /OUTPUT 252 "shares_out_1";
    .port_info 23 /OUTPUT 252 "shares_out_2";
    .port_info 24 /OUTPUT 252 "shares_out_3";
    .port_info 25 /OUTPUT 1 "shares_ready_0";
    .port_info 26 /OUTPUT 1 "shares_ready_1";
    .port_info 27 /OUTPUT 1 "shares_ready_2";
    .port_info 28 /OUTPUT 1 "shares_ready_3";
    .port_info 29 /INPUT 252 "shares_in_0";
    .port_info 30 /INPUT 252 "shares_in_1";
    .port_info 31 /INPUT 252 "shares_in_2";
    .port_info 32 /INPUT 252 "shares_in_3";
    .port_info 33 /INPUT 1 "shares_valid_0";
    .port_info 34 /INPUT 1 "shares_valid_1";
    .port_info 35 /INPUT 1 "shares_valid_2";
    .port_info 36 /INPUT 1 "shares_valid_3";
    .port_info 37 /OUTPUT 252 "secret_share";
    .port_info 38 /OUTPUT 255 "group_key_X";
    .port_info 39 /OUTPUT 255 "group_key_Y";
    .port_info 40 /OUTPUT 1 "dkg_done";
    .port_info 41 /OUTPUT 16 "cycles";
P_0000021f81b68e80 .param/l "DONE" 1 6 79, C4<1100>;
P_0000021f81b68eb8 .param/l "ERROR" 1 6 80, C4<1101>;
P_0000021f81b68ef0 .param/l "IDLE" 1 6 67, C4<0000>;
P_0000021f81b68f28 .param/l "NODE_ID" 0 6 6, +C4<00000000000000000000000000000011>;
P_0000021f81b68f60 .param/l "NUM_NODES" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000021f81b68f98 .param/l "POINT_BITS" 0 6 10, +C4<00000000000000000000000011111111>;
P_0000021f81b68fd0 .param/l "ROUND0_BCAST" 1 6 71, C4<0100>;
P_0000021f81b69008 .param/l "ROUND0_COMMIT" 1 6 69, C4<0010>;
P_0000021f81b69040 .param/l "ROUND0_GEN" 1 6 68, C4<0001>;
P_0000021f81b69078 .param/l "ROUND0_PROOF" 1 6 70, C4<0011>;
P_0000021f81b690b0 .param/l "ROUND0_WAIT" 1 6 72, C4<0101>;
P_0000021f81b690e8 .param/l "ROUND1_EVAL" 1 6 74, C4<0111>;
P_0000021f81b69120 .param/l "ROUND1_SEND" 1 6 75, C4<1000>;
P_0000021f81b69158 .param/l "ROUND1_VERIFY" 1 6 73, C4<0110>;
P_0000021f81b69190 .param/l "ROUND1_WAIT" 1 6 76, C4<1001>;
P_0000021f81b691c8 .param/l "ROUND2_DERIVE" 1 6 78, C4<1011>;
P_0000021f81b69200 .param/l "ROUND2_VSS" 1 6 77, C4<1010>;
P_0000021f81b69238 .param/l "SCALAR_BITS" 0 6 9, +C4<00000000000000000000000011111100>;
P_0000021f81b69270 .param/l "THRESHOLD" 0 6 8, +C4<00000000000000000000000000000010>;
L_0000021f81aa13f0 .functor XOR 252, v0000021f81b6fa80_0, L_0000021f81b7b050, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81ba0668 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
L_0000021f81aa0dd0 .functor XOR 252, L_0000021f81aa13f0, L_0000021f81ba0668, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81a9fcc0 .functor AND 1, v0000021f81b4cf40_0, v0000021f81b4fd30_0, C4<1>, C4<1>;
L_0000021f81aa0740 .functor AND 1, L_0000021f81a9fcc0, v0000021f81b5a180_0, C4<1>, C4<1>;
L_0000021f81a9fe80 .functor AND 1, L_0000021f81aa0740, v0000021f81b6f760_0, C4<1>, C4<1>;
L_0000021f81a9fe10 .functor AND 1, v0000021f81b543d0_0, v0000021f81b5ab80_0, C4<1>, C4<1>;
L_0000021f81aa00b0 .functor AND 1, L_0000021f81a9fe10, v0000021f81b65430_0, C4<1>, C4<1>;
L_0000021f81aa0820 .functor AND 1, L_0000021f81aa00b0, v0000021f81b72aa0_0, C4<1>, C4<1>;
v0000021f81b6dc80_0 .net *"_ivl_1", 127 0, L_0000021f81b7afb0;  1 drivers
L_0000021f81ba0740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b6fda0_0 .net/2u *"_ivl_15", 0 0, L_0000021f81ba0740;  1 drivers
v0000021f81b6e360_0 .net *"_ivl_3", 123 0, L_0000021f81b7b870;  1 drivers
v0000021f81b6f8a0_0 .net *"_ivl_35", 0 0, L_0000021f81a9fcc0;  1 drivers
v0000021f81b6e900_0 .net *"_ivl_37", 0 0, L_0000021f81aa0740;  1 drivers
v0000021f81b6f580_0 .net *"_ivl_4", 251 0, L_0000021f81b7b050;  1 drivers
v0000021f81b6e9a0_0 .net *"_ivl_41", 0 0, L_0000021f81a9fe10;  1 drivers
v0000021f81b6de60_0 .net *"_ivl_43", 0 0, L_0000021f81aa00b0;  1 drivers
v0000021f81b6ea40_0 .net *"_ivl_6", 251 0, L_0000021f81aa13f0;  1 drivers
v0000021f81b6eae0_0 .net/2u *"_ivl_8", 251 0, L_0000021f81ba0668;  1 drivers
v0000021f81b6e400_0 .net "all_commitments_valid", 0 0, L_0000021f81a9fe80;  1 drivers
v0000021f81b6f6c0_0 .net "all_shares_valid", 0 0, L_0000021f81aa0820;  1 drivers
v0000021f81b6fbc0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b6ec20_0 .var "coeff_index", 2 0;
v0000021f81b6eb80_0 .var "commitment_out_X", 254 0;
v0000021f81b6e4a0_0 .var "commitment_out_Y", 254 0;
v0000021f81b6f760_0 .var "commitment_ready", 0 0;
v0000021f81b6ed60_0 .net "commitments_in_X_0", 254 0, v0000021f81b4cd60_0;  alias, 1 drivers
v0000021f81b6ecc0_0 .net "commitments_in_X_1", 254 0, v0000021f81b51310_0;  alias, 1 drivers
v0000021f81b6e680_0 .net "commitments_in_X_2", 254 0, v0000021f81b59d20_0;  alias, 1 drivers
v0000021f81b6ef40_0 .net "commitments_in_X_3", 254 0, v0000021f81b6eb80_0;  alias, 1 drivers
v0000021f81b6f9e0_0 .net "commitments_in_Y_0", 254 0, v0000021f81b4ce00_0;  alias, 1 drivers
v0000021f81b6ee00_0 .net "commitments_in_Y_1", 254 0, v0000021f81b4fe70_0;  alias, 1 drivers
v0000021f81b6f440_0 .net "commitments_in_Y_2", 254 0, v0000021f81b59dc0_0;  alias, 1 drivers
v0000021f81b6efe0_0 .net "commitments_in_Y_3", 254 0, v0000021f81b6e4a0_0;  alias, 1 drivers
v0000021f81b6dfa0_0 .net "commitments_valid_0", 0 0, v0000021f81b4cf40_0;  alias, 1 drivers
v0000021f81b6ff80_0 .net "commitments_valid_1", 0 0, v0000021f81b4fd30_0;  alias, 1 drivers
v0000021f81b6e0e0_0 .net "commitments_valid_2", 0 0, v0000021f81b5a180_0;  alias, 1 drivers
v0000021f81b700c0_0 .net "commitments_valid_3", 0 0, v0000021f81b6f760_0;  alias, 1 drivers
v0000021f81b6eea0_0 .var "cycles", 15 0;
v0000021f81b70160_0 .var "dkg_done", 0 0;
v0000021f81b6f080_0 .var "group_key_X", 254 0;
v0000021f81b6fd00_0 .var "group_key_Y", 254 0;
v0000021f81b6e540 .array "my_commitments_X", 2 0, 254 0;
v0000021f81b6f120 .array "my_commitments_Y", 2 0, 254 0;
v0000021f81b702a0_0 .var "next_state", 3 0;
v0000021f81b70020_0 .var "point_add_P_X", 254 0;
v0000021f81b6e720_0 .var "point_add_P_Y", 254 0;
v0000021f81b6e5e0_0 .var "point_add_Q_X", 254 0;
v0000021f81b6df00_0 .var "point_add_Q_Y", 254 0;
v0000021f81b6f1c0_0 .net "point_add_X", 254 0, v0000021f81b683b0_0;  1 drivers
v0000021f81b6f260_0 .net "point_add_Y", 254 0, v0000021f81b663d0_0;  1 drivers
v0000021f81b6ddc0_0 .net "point_add_done", 0 0, v0000021f81b65ed0_0;  1 drivers
v0000021f81b6db40_0 .var "point_add_start", 0 0;
v0000021f81b6e040_0 .net "poly_eval_done", 0 0, v0000021f81b66790_0;  1 drivers
v0000021f81b6e7c0_0 .net "poly_eval_result", 251 0, v0000021f81b67af0_0;  1 drivers
v0000021f81b6f300_0 .var "poly_eval_start", 0 0;
v0000021f81b6f3a0_0 .var "poly_eval_x", 251 0;
v0000021f81b6f4e0 .array "polynomial_coeffs", 2 0, 251 0;
v0000021f81b6fe40_0 .var "prev_state_was_round2_vss", 0 0;
v0000021f81b6f800_0 .net "prng_output", 251 0, L_0000021f81aa0dd0;  1 drivers
v0000021f81b6fa80_0 .var "prng_state", 251 0;
v0000021f81b6e180_0 .var "process_index", 3 0;
v0000021f81b6fc60_0 .var "proof_R_X", 254 0;
v0000021f81b6e220_0 .var "proof_R_Y", 254 0;
v0000021f81b6e2c0_0 .var "proof_z", 251 0;
v0000021f81b716a0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b71920_0 .net "scalar_mult_X", 254 0, v0000021f81b67e10_0;  1 drivers
v0000021f81b71380_0 .net "scalar_mult_Y", 254 0, v0000021f81b67690_0;  1 drivers
v0000021f81b714c0_0 .net "scalar_mult_done", 0 0, v0000021f81b68c70_0;  1 drivers
v0000021f81b717e0_0 .var "scalar_mult_k", 251 0;
v0000021f81b71600_0 .var "scalar_mult_start", 0 0;
v0000021f81b72780_0 .var "secret_share", 251 0;
v0000021f81b70980_0 .var "share_accumulator", 251 0;
v0000021f81b71ba0_0 .net "shares_in_0", 251 0, v0000021f81b54010_0;  alias, 1 drivers
v0000021f81b70840_0 .net "shares_in_1", 251 0, v0000021f81b5c5c0_0;  alias, 1 drivers
v0000021f81b71ec0_0 .net "shares_in_2", 251 0, v0000021f81b643f0_0;  alias, 1 drivers
v0000021f81b708e0_0 .net "shares_in_3", 251 0, v0000021f81b72820_0;  alias, 1 drivers
v0000021f81b705c0_0 .var "shares_out_0", 251 0;
v0000021f81b72500_0 .var "shares_out_1", 251 0;
v0000021f81b70ca0_0 .var "shares_out_2", 251 0;
v0000021f81b72820_0 .var "shares_out_3", 251 0;
v0000021f81b71240_0 .var "shares_ready_0", 0 0;
v0000021f81b72640_0 .var "shares_ready_1", 0 0;
v0000021f81b70ac0_0 .var "shares_ready_2", 0 0;
v0000021f81b72aa0_0 .var "shares_ready_3", 0 0;
v0000021f81b72a00_0 .net "shares_valid_0", 0 0, v0000021f81b543d0_0;  alias, 1 drivers
v0000021f81b72280_0 .net "shares_valid_1", 0 0, v0000021f81b5ab80_0;  alias, 1 drivers
v0000021f81b70de0_0 .net "shares_valid_2", 0 0, v0000021f81b65430_0;  alias, 1 drivers
v0000021f81b70660_0 .net "shares_valid_3", 0 0, v0000021f81b72aa0_0;  alias, 1 drivers
v0000021f81b70700_0 .net "start_dkg", 0 0, v0000021f81b755c0_0;  alias, 1 drivers
v0000021f81b71560_0 .var "state", 3 0;
v0000021f81b72960_0 .var "temp_commit_X", 254 0;
v0000021f81b725a0_0 .var "temp_commit_Y", 254 0;
v0000021f81b71d80_0 .var "temp_share_in", 251 0;
v0000021f81b70520_0 .var "vss_C0_X", 254 0;
v0000021f81b70340_0 .var "vss_C0_Y", 254 0;
v0000021f81b728c0_0 .var "vss_C1_X", 254 0;
v0000021f81b70e80_0 .var "vss_C1_Y", 254 0;
v0000021f81b70b60_0 .var "vss_C2_X", 254 0;
v0000021f81b707a0_0 .var "vss_C2_Y", 254 0;
v0000021f81b71420_0 .net "vss_done", 0 0, v0000021f81b60f70_0;  1 drivers
v0000021f81b72460_0 .var "vss_index", 251 0;
v0000021f81b726e0_0 .var "vss_share", 251 0;
v0000021f81b703e0_0 .var "vss_start", 0 0;
v0000021f81b70480_0 .net "vss_valid", 0 0, v0000021f81b6fb20_0;  1 drivers
E_0000021f81a8a0e0/0 .event edge, v0000021f81b71560_0, v0000021f81b52f30_0, v0000021f81b6ec20_0, v0000021f81b68c70_0;
E_0000021f81a8a0e0/1 .event edge, v0000021f81b6e400_0, v0000021f81b6e180_0, v0000021f81b66790_0, v0000021f81b6f6c0_0;
E_0000021f81a8a0e0 .event/or E_0000021f81a8a0e0/0, E_0000021f81a8a0e0/1;
E_0000021f81a89b60/0 .event edge, v0000021f81b6e180_0, v0000021f81b54010_0, v0000021f81b5c5c0_0, v0000021f81b643f0_0;
E_0000021f81a89b60/1 .event edge, v0000021f81b708e0_0;
E_0000021f81a89b60 .event/or E_0000021f81a89b60/0, E_0000021f81a89b60/1;
E_0000021f81a8a5a0/0 .event edge, v0000021f81b6e180_0, v0000021f81b4cd60_0, v0000021f81b4ce00_0, v0000021f81b4d3a0_0;
E_0000021f81a8a5a0/1 .event edge, v0000021f81b4d300_0, v0000021f81b4d1c0_0, v0000021f81b4d440_0, v0000021f81b4d080_0;
E_0000021f81a8a5a0/2 .event edge, v0000021f81b4d760_0;
E_0000021f81a8a5a0 .event/or E_0000021f81a8a5a0/0, E_0000021f81a8a5a0/1, E_0000021f81a8a5a0/2;
L_0000021f81b7afb0 .part v0000021f81b6fa80_0, 0, 128;
L_0000021f81b7b870 .part v0000021f81b6fa80_0, 128, 124;
L_0000021f81b7b050 .concat [ 124 128 0 0], L_0000021f81b7b870, L_0000021f81b7afb0;
L_0000021f81b7bc30 .concat [ 252 1 0 0], v0000021f81b717e0_0, L_0000021f81ba0740;
S_0000021f81b6a3c0 .scope module, "point_add" "ed25519_point_add" 6 149, 2 5 0, S_0000021f81b42920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81b60c70 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81b60ca8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81b60ce0 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81ba08f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b68450_0 .net "P1_T", 254 0, L_0000021f81ba08f0;  1 drivers
v0000021f81b679b0_0 .net "P1_X", 254 0, v0000021f81b70020_0;  1 drivers
v0000021f81b68270_0 .net "P1_Y", 254 0, v0000021f81b6e720_0;  1 drivers
L_0000021f81ba08a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b674b0_0 .net "P1_Z", 254 0, L_0000021f81ba08a8;  1 drivers
L_0000021f81ba0980 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b66f10_0 .net "P2_T", 254 0, L_0000021f81ba0980;  1 drivers
v0000021f81b66330_0 .net "P2_X", 254 0, v0000021f81b6e5e0_0;  1 drivers
v0000021f81b67190_0 .net "P2_Y", 254 0, v0000021f81b6df00_0;  1 drivers
L_0000021f81ba0938 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b68310_0 .net "P2_Z", 254 0, L_0000021f81ba0938;  1 drivers
v0000021f81b66510_0 .var "P3_T", 254 0;
v0000021f81b683b0_0 .var "P3_X", 254 0;
v0000021f81b663d0_0 .var "P3_Y", 254 0;
v0000021f81b67a50_0 .var "P3_Z", 254 0;
v0000021f81b66470_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b67370_0 .var "cycles", 15 0;
v0000021f81b65ed0_0 .var "done", 0 0;
v0000021f81b68090_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b665b0_0 .net "start", 0 0, v0000021f81b6db40_0;  1 drivers
v0000021f81b684f0_0 .var "state", 1 0;
S_0000021f81b698d0 .scope module, "poly_eval" "polynomial_eval" 6 111, 7 9 0, S_0000021f81b42920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "coeff_0";
    .port_info 4 /INPUT 252 "coeff_1";
    .port_info 5 /INPUT 252 "coeff_2";
    .port_info 6 /INPUT 252 "x";
    .port_info 7 /OUTPUT 252 "result";
    .port_info 8 /OUTPUT 1 "done";
P_0000021f81b695b0 .param/l "ADD1" 1 7 28, C4<010>;
P_0000021f81b695e8 .param/l "ADD2" 1 7 30, C4<100>;
P_0000021f81b69620 .param/l "FIELD_BITS" 0 7 10, +C4<00000000000000000000000011111100>;
P_0000021f81b69658 .param/l "FINISH" 1 7 31, C4<101>;
P_0000021f81b69690 .param/l "IDLE" 1 7 26, C4<000>;
P_0000021f81b696c8 .param/l "MULT1" 1 7 27, C4<001>;
P_0000021f81b69700 .param/l "MULT2" 1 7 29, C4<011>;
v0000021f81b66a10_0 .net *"_ivl_0", 503 0, L_0000021f81b7b0f0;  1 drivers
L_0000021f81ba06b0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b68630_0 .net *"_ivl_3", 251 0, L_0000021f81ba06b0;  1 drivers
v0000021f81b68130_0 .net *"_ivl_4", 503 0, L_0000021f81b7b410;  1 drivers
L_0000021f81ba06f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b66650_0 .net *"_ivl_7", 251 0, L_0000021f81ba06f8;  1 drivers
v0000021f81b666f0_0 .var "accumulator", 251 0;
v0000021f81b67410_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b6f4e0_0 .array/port v0000021f81b6f4e0, 0;
v0000021f81b67550_0 .net "coeff_0", 251 0, v0000021f81b6f4e0_0;  1 drivers
v0000021f81b6f4e0_1 .array/port v0000021f81b6f4e0, 1;
v0000021f81b67730_0 .net "coeff_1", 251 0, v0000021f81b6f4e0_1;  1 drivers
v0000021f81b6f4e0_2 .array/port v0000021f81b6f4e0, 2;
v0000021f81b661f0_0 .net "coeff_2", 251 0, v0000021f81b6f4e0_2;  1 drivers
v0000021f81b66790_0 .var "done", 0 0;
v0000021f81b670f0_0 .var "mult_a", 251 0;
v0000021f81b668d0_0 .var "mult_b", 251 0;
v0000021f81b675f0_0 .net "mult_result", 251 0, L_0000021f81b7b730;  1 drivers
v0000021f81b65f70_0 .net "mult_result_wide", 503 0, L_0000021f81b7b690;  1 drivers
v0000021f81b67af0_0 .var "result", 251 0;
v0000021f81b66ab0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b66b50_0 .net "start", 0 0, v0000021f81b6f300_0;  1 drivers
v0000021f81b66bf0_0 .var "state", 2 0;
v0000021f81b67b90_0 .var "temp", 251 0;
v0000021f81b66c90_0 .net "x", 251 0, v0000021f81b6f3a0_0;  1 drivers
L_0000021f81b7b0f0 .concat [ 252 252 0 0], v0000021f81b670f0_0, L_0000021f81ba06b0;
L_0000021f81b7b410 .concat [ 252 252 0 0], v0000021f81b668d0_0, L_0000021f81ba06f8;
L_0000021f81b7b690 .arith/mult 504, L_0000021f81b7b0f0, L_0000021f81b7b410;
L_0000021f81b7b730 .part L_0000021f81b7b690, 0, 252;
S_0000021f81b6a550 .scope module, "scalar_mult" "ed25519_scalar_mult" 6 127, 2 112 0, S_0000021f81b42920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b60170 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b601a8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b601e0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba0860 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b66d30_0 .net "P_T", 254 0, L_0000021f81ba0860;  1 drivers
L_0000021f81ba0788 .functor BUFT 1, C4<010000101101001001101101110011111100101000001011100111111100100100000001100100011010010101011101100010110100010000101001010111101000100110100110110011111000101110000000111000100100101110010011011001111011101110101111000111010000011010100011100110000110110>, C4<0>, C4<0>, C4<0>;
v0000021f81b66dd0_0 .net "P_X", 254 0, L_0000021f81ba0788;  1 drivers
L_0000021f81ba07d0 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b66e70_0 .net "P_Y", 254 0, L_0000021f81ba07d0;  1 drivers
L_0000021f81ba0818 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b66fb0_0 .net "P_Z", 254 0, L_0000021f81ba0818;  1 drivers
v0000021f81b67050_0 .var "R_T", 254 0;
v0000021f81b67e10_0 .var "R_X", 254 0;
v0000021f81b67690_0 .var "R_Y", 254 0;
v0000021f81b67eb0_0 .var "R_Z", 254 0;
v0000021f81b67f50_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b67ff0_0 .var "cycles", 15 0;
v0000021f81b68c70_0 .var "done", 0 0;
v0000021f81b688b0_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b68950_0 .net "scalar", 252 0, L_0000021f81b7bc30;  1 drivers
v0000021f81b68d10_0 .net "start", 0 0, v0000021f81b71600_0;  1 drivers
v0000021f81b689f0_0 .var "state", 2 0;
S_0000021f81b6a6e0 .scope module, "vss" "vss_verify" 6 168, 7 471 0, S_0000021f81b42920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "share";
    .port_info 4 /INPUT 255 "C0_X";
    .port_info 5 /INPUT 255 "C0_Y";
    .port_info 6 /INPUT 255 "C1_X";
    .port_info 7 /INPUT 255 "C1_Y";
    .port_info 8 /INPUT 255 "C2_X";
    .port_info 9 /INPUT 255 "C2_Y";
    .port_info 10 /INPUT 252 "index";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 1 "done";
P_0000021f81b6b570 .param/l "ADD_C0_IC1" 1 7 511, C4<0111>;
P_0000021f81b6b5a8 .param/l "ADD_RESULT_I2C2" 1 7 513, C4<1001>;
P_0000021f81b6b5e0 .param/l "COMPARE" 1 7 515, C4<1011>;
P_0000021f81b6b618 .param/l "COMPUTE_I2_C2" 1 7 509, C4<0101>;
P_0000021f81b6b650 .param/l "COMPUTE_I_C1" 1 7 507, C4<0011>;
P_0000021f81b6b688 .param/l "COMPUTE_LHS" 1 7 505, C4<0001>;
P_0000021f81b6b6c0 .param/l "FINISH" 1 7 516, C4<1100>;
P_0000021f81b6b6f8 .param/l "IDLE" 1 7 504, C4<0000>;
P_0000021f81b6b730 .param/l "POINT_BITS" 0 7 473, +C4<00000000000000000000000011111111>;
P_0000021f81b6b768 .param/l "SCALAR_BITS" 0 7 472, +C4<00000000000000000000000011111100>;
P_0000021f81b6b7a0 .param/l "WAIT_ADD1" 1 7 512, C4<1000>;
P_0000021f81b6b7d8 .param/l "WAIT_ADD2" 1 7 514, C4<1010>;
P_0000021f81b6b810 .param/l "WAIT_I2_C2" 1 7 510, C4<0110>;
P_0000021f81b6b848 .param/l "WAIT_I_C1" 1 7 508, C4<0100>;
P_0000021f81b6b880 .param/l "WAIT_LHS" 1 7 506, C4<0010>;
v0000021f81b618d0_0 .net "C0_X", 254 0, v0000021f81b70520_0;  1 drivers
v0000021f81b610b0_0 .net "C0_Y", 254 0, v0000021f81b70340_0;  1 drivers
v0000021f81b61510_0 .net "C1_X", 254 0, v0000021f81b728c0_0;  1 drivers
v0000021f81b62d70_0 .net "C1_Y", 254 0, v0000021f81b70e80_0;  1 drivers
v0000021f81b61dd0_0 .net "C2_X", 254 0, v0000021f81b70b60_0;  1 drivers
v0000021f81b61650_0 .net "C2_Y", 254 0, v0000021f81b707a0_0;  1 drivers
v0000021f81b62550_0 .var "LHS_X", 254 0;
v0000021f81b62370_0 .var "LHS_Y", 254 0;
v0000021f81b62230_0 .var "RHS_X", 254 0;
v0000021f81b62690_0 .var "RHS_Y", 254 0;
L_0000021f81ba09c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b61790_0 .net/2u *"_ivl_0", 0 0, L_0000021f81ba09c8;  1 drivers
v0000021f81b61830_0 .net *"_ivl_16", 503 0, L_0000021f81b7b9b0;  1 drivers
L_0000021f81ba0bc0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b622d0_0 .net *"_ivl_19", 251 0, L_0000021f81ba0bc0;  1 drivers
v0000021f81b62f50_0 .net *"_ivl_20", 503 0, L_0000021f81b7ba50;  1 drivers
L_0000021f81ba0c08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b62410_0 .net *"_ivl_23", 251 0, L_0000021f81ba0c08;  1 drivers
v0000021f81b60ed0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b60f70_0 .var "done", 0 0;
v0000021f81b62af0_0 .var "i2_C2_X", 254 0;
v0000021f81b62c30_0 .var "i2_C2_Y", 254 0;
v0000021f81b61b50_0 .var "i_C1_X", 254 0;
v0000021f81b63310_0 .var "i_C1_Y", 254 0;
v0000021f81b625f0_0 .net "index", 251 0, v0000021f81b72460_0;  1 drivers
v0000021f81b63590_0 .net "index_squared", 251 0, L_0000021f81b7be10;  1 drivers
v0000021f81b633b0_0 .net "index_squared_wide", 503 0, L_0000021f81b7bd70;  1 drivers
v0000021f81b611f0_0 .var "point_add_P_X", 254 0;
v0000021f81b61330_0 .var "point_add_P_Y", 254 0;
v0000021f81b62cd0_0 .var "point_add_Q_X", 254 0;
v0000021f81b634f0_0 .var "point_add_Q_Y", 254 0;
v0000021f81b63630_0 .net "point_add_R_X", 254 0, v0000021f81b624b0_0;  1 drivers
v0000021f81b627d0_0 .net "point_add_R_Y", 254 0, v0000021f81b62b90_0;  1 drivers
v0000021f81b62870_0 .net "point_add_done", 0 0, v0000021f81b62050_0;  1 drivers
v0000021f81b61bf0_0 .var "point_add_start", 0 0;
v0000021f81b62e10_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b62eb0_0 .var "scalar_mult_P_X", 254 0;
v0000021f81b61d30_0 .var "scalar_mult_P_Y", 254 0;
v0000021f81b61010_0 .net "scalar_mult_Q_X", 254 0, v0000021f81b61ab0_0;  1 drivers
v0000021f81b61e70_0 .net "scalar_mult_Q_Y", 254 0, v0000021f81b616f0_0;  1 drivers
v0000021f81b61f10_0 .net "scalar_mult_done", 0 0, v0000021f81b631d0_0;  1 drivers
v0000021f81b6f620_0 .var "scalar_mult_k", 251 0;
v0000021f81b6e860_0 .var "scalar_mult_start", 0 0;
v0000021f81b6dbe0_0 .net "share", 251 0, v0000021f81b726e0_0;  1 drivers
v0000021f81b70200_0 .net "start", 0 0, v0000021f81b703e0_0;  1 drivers
v0000021f81b6f940_0 .var "state", 3 0;
v0000021f81b6fee0_0 .var "temp_sum_X", 254 0;
v0000021f81b6dd20_0 .var "temp_sum_Y", 254 0;
v0000021f81b6fb20_0 .var "valid", 0 0;
L_0000021f81b7b7d0 .concat [ 252 1 0 0], v0000021f81b6f620_0, L_0000021f81ba09c8;
L_0000021f81b7b9b0 .concat [ 252 252 0 0], v0000021f81b72460_0, L_0000021f81ba0bc0;
L_0000021f81b7ba50 .concat [ 252 252 0 0], v0000021f81b72460_0, L_0000021f81ba0c08;
L_0000021f81b7bd70 .arith/mult 504, L_0000021f81b7b9b0, L_0000021f81b7ba50;
L_0000021f81b7be10 .part L_0000021f81b7bd70, 0, 252;
S_0000021f81b6a0a0 .scope module, "point_add" "ed25519_point_add" 7 554, 2 5 0, S_0000021f81b6a6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81b60220 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81b60258 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81b60290 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81ba0ae8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b68a90_0 .net "P1_T", 254 0, L_0000021f81ba0ae8;  1 drivers
v0000021f81b68db0_0 .net "P1_X", 254 0, v0000021f81b611f0_0;  1 drivers
v0000021f81b68770_0 .net "P1_Y", 254 0, v0000021f81b61330_0;  1 drivers
L_0000021f81ba0aa0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b68b30_0 .net "P1_Z", 254 0, L_0000021f81ba0aa0;  1 drivers
L_0000021f81ba0b78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b686d0_0 .net "P2_T", 254 0, L_0000021f81ba0b78;  1 drivers
v0000021f81b68810_0 .net "P2_X", 254 0, v0000021f81b62cd0_0;  1 drivers
v0000021f81b68bd0_0 .net "P2_Y", 254 0, v0000021f81b634f0_0;  1 drivers
L_0000021f81ba0b30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b61470_0 .net "P2_Z", 254 0, L_0000021f81ba0b30;  1 drivers
v0000021f81b62a50_0 .var "P3_T", 254 0;
v0000021f81b624b0_0 .var "P3_X", 254 0;
v0000021f81b62b90_0 .var "P3_Y", 254 0;
v0000021f81b613d0_0 .var "P3_Z", 254 0;
v0000021f81b61fb0_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b62910_0 .var "cycles", 15 0;
v0000021f81b62050_0 .var "done", 0 0;
v0000021f81b61970_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b61c90_0 .net "start", 0 0, v0000021f81b61bf0_0;  1 drivers
v0000021f81b629b0_0 .var "state", 1 0;
S_0000021f81b69a60 .scope module, "scalar_mult" "ed25519_scalar_mult" 7 536, 2 112 0, S_0000021f81b6a6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b5ff60 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b5ff98 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b5ffd0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba0a58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b63130_0 .net "P_T", 254 0, L_0000021f81ba0a58;  1 drivers
v0000021f81b63090_0 .net "P_X", 254 0, v0000021f81b62eb0_0;  1 drivers
v0000021f81b61150_0 .net "P_Y", 254 0, v0000021f81b61d30_0;  1 drivers
L_0000021f81ba0a10 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b61a10_0 .net "P_Z", 254 0, L_0000021f81ba0a10;  1 drivers
v0000021f81b620f0_0 .var "R_T", 254 0;
v0000021f81b61ab0_0 .var "R_X", 254 0;
v0000021f81b616f0_0 .var "R_Y", 254 0;
v0000021f81b61290_0 .var "R_Z", 254 0;
v0000021f81b62190_0 .net "clk", 0 0, v0000021f81b74d00_0;  alias, 1 drivers
v0000021f81b62ff0_0 .var "cycles", 15 0;
v0000021f81b631d0_0 .var "done", 0 0;
v0000021f81b62730_0 .net "rst_n", 0 0, v0000021f81b75980_0;  alias, 1 drivers
v0000021f81b63450_0 .net "scalar", 252 0, L_0000021f81b7b7d0;  1 drivers
v0000021f81b615b0_0 .net "start", 0 0, v0000021f81b6e860_0;  1 drivers
v0000021f81b63270_0 .var "state", 2 0;
S_0000021f817bd4a0 .scope module, "zk_schnorr_prove" "zk_schnorr_prove" 7 103;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 252 "secret";
    .port_info 4 /INPUT 255 "commitment_X";
    .port_info 5 /INPUT 255 "commitment_Y";
    .port_info 6 /INPUT 256 "context";
    .port_info 7 /OUTPUT 255 "proof_R_X";
    .port_info 8 /OUTPUT 255 "proof_R_Y";
    .port_info 9 /OUTPUT 252 "proof_z";
    .port_info 10 /OUTPUT 1 "done";
P_0000021f817bd630 .param/l "COMPUTE_R" 1 7 130, C4<010>;
P_0000021f817bd668 .param/l "COMPUTE_Z" 1 7 132, C4<100>;
P_0000021f817bd6a0 .param/l "FINISH" 1 7 133, C4<101>;
P_0000021f817bd6d8 .param/l "GEN_NONCE" 1 7 129, C4<001>;
P_0000021f817bd710 .param/l "HASH" 1 7 131, C4<011>;
P_0000021f817bd748 .param/l "IDLE" 1 7 128, C4<000>;
P_0000021f817bd780 .param/l "POINT_BITS" 0 7 105, +C4<00000000000000000000000011111111>;
P_0000021f817bd7b8 .param/l "SCALAR_BITS" 0 7 104, +C4<00000000000000000000000011111100>;
L_0000021f81aa1230 .functor BUFZ 252, v0000021f81b816d0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000021f81a9fd30 .functor BUFZ 1, v0000021f81b83110_0, C4<0>, C4<0>, C4<0>;
L_0000021f81ba0c50 .functor BUFT 1, C4<010000101101001001101101101001111001101011011100101001111111110110000001010010011100010001100011111110111010110110111000101110001101001001011001100011101100000100101010010010110100111101100101100100101010110001011010110000010001111001001011101010100011010>, C4<0>, C4<0>, C4<0>;
v0000021f81b82670_0 .net "G_X", 254 0, L_0000021f81ba0c50;  1 drivers
L_0000021f81ba0c98 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b83750_0 .net "G_Y", 254 0, L_0000021f81ba0c98;  1 drivers
L_0000021f81ba0ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b83930_0 .net *"_ivl_11", 0 0, L_0000021f81ba0ce0;  1 drivers
L_0000021f81ba0d28 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b81bd0_0 .net/2s *"_ivl_13", 31 0, L_0000021f81ba0d28;  1 drivers
L_0000021f81ba0d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b83b10_0 .net/2s *"_ivl_18", 31 0, L_0000021f81ba0d70;  1 drivers
v0000021f81b83cf0_0 .var "challenge", 255 0;
o0000021f81afbcb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b831b0_0 .net "clk", 0 0, o0000021f81afbcb8;  0 drivers
o0000021f81afc738 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b83bb0_0 .net "commitment_X", 254 0, o0000021f81afc738;  0 drivers
o0000021f81afc768 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b818b0_0 .net "commitment_Y", 254 0, o0000021f81afc768;  0 drivers
o0000021f81afc798 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b83070_0 .net "context", 255 0, o0000021f81afc798;  0 drivers
v0000021f81b822b0_0 .var "done", 0 0;
v0000021f81b81630_0 .net "hash_done", 0 0, v0000021f81b81270_0;  1 drivers
v0000021f81b820d0_0 .var "hash_input", 511 0;
v0000021f81b819f0_0 .net "hash_out", 255 0, v0000021f81b80ff0_0;  1 drivers
v0000021f81b82d50_0 .var "hash_start", 0 0;
v0000021f81b81f90_0 .var "k", 251 0;
v0000021f81b827b0_0 .var "proof_R_X", 254 0;
v0000021f81b81d10_0 .var "proof_R_Y", 254 0;
v0000021f81b82ad0_0 .var "proof_z", 251 0;
v0000021f81b83c50_0 .net "rng_done", 0 0, L_0000021f81a9fd30;  1 drivers
v0000021f81b82f30_0 .net "rng_output", 251 0, L_0000021f81aa1230;  1 drivers
v0000021f81b83110_0 .var "rng_start", 0 0;
v0000021f81b816d0_0 .var "rng_state", 251 0;
o0000021f81afbef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b81a90_0 .net "rst_n", 0 0, o0000021f81afbef8;  0 drivers
v0000021f81b81590_0 .net "scalar_mult_R_X", 254 0, v0000021f81b836b0_0;  1 drivers
v0000021f81b81e50_0 .net "scalar_mult_R_Y", 254 0, v0000021f81b82030_0;  1 drivers
v0000021f81b82fd0_0 .net "scalar_mult_done", 0 0, v0000021f81b839d0_0;  1 drivers
v0000021f81b81770_0 .var "scalar_mult_start", 0 0;
o0000021f81afc978 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b837f0_0 .net "secret", 251 0, o0000021f81afc978;  0 drivers
o0000021f81afc9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b82170_0 .net "start", 0 0, o0000021f81afc9a8;  0 drivers
v0000021f81b81ef0_0 .var "state", 2 0;
E_0000021f81a8a4e0 .event posedge, v0000021f81b80550_0;
L_0000021f81b7beb0 .concat [ 252 1 0 0], v0000021f81b81f90_0, L_0000021f81ba0ce0;
L_0000021f81b7bf50 .extend/s 255, L_0000021f81ba0d28;
L_0000021f81b7cc70 .extend/s 255, L_0000021f81ba0d70;
S_0000021f81b69bf0 .scope module, "hash_inst" "sha256_core" 7 178, 3 8 0, S_0000021f817bd4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_0000021f81adc6a0 .param/l "COMPRESS" 1 3 44, C4<10>;
P_0000021f81adc6d8 .param/l "EXPAND" 1 3 43, C4<01>;
P_0000021f81adc710 .param/l "FINALIZE" 1 3 45, C4<11>;
P_0000021f81adc748 .param/l "IDLE" 1 3 42, C4<00>;
v0000021f81b7f290 .array "H", 7 0, 31 0;
v0000021f81b80050 .array "K", 63 0, 31 0;
v0000021f81b7fd30_0 .net "T1", 31 0, L_0000021f81b7d850;  1 drivers
v0000021f81b80d70_0 .net "T2", 31 0, L_0000021f81b7e930;  1 drivers
v0000021f81b804b0 .array "W", 63 0, 31 0;
v0000021f81b80230_0 .net *"_ivl_1", 31 0, L_0000021f81b7ea70;  1 drivers
v0000021f81b80870_0 .net *"_ivl_10", 7 0, L_0000021f81b7ca90;  1 drivers
L_0000021f81ba0db8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f81b7f330_0 .net *"_ivl_13", 1 0, L_0000021f81ba0db8;  1 drivers
v0000021f81b7ed90_0 .net *"_ivl_14", 31 0, L_0000021f81b7d990;  1 drivers
v0000021f81b81130_0 .net *"_ivl_16", 31 0, L_0000021f81b7c9f0;  1 drivers
v0000021f81b7ee30_0 .net *"_ivl_18", 7 0, L_0000021f81b7e750;  1 drivers
v0000021f81b800f0_0 .net *"_ivl_2", 31 0, L_0000021f81b7e7f0;  1 drivers
L_0000021f81ba0e00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f81b813b0_0 .net *"_ivl_21", 1 0, L_0000021f81ba0e00;  1 drivers
v0000021f81b80f50_0 .net *"_ivl_25", 31 0, L_0000021f81b7c8b0;  1 drivers
v0000021f81b807d0_0 .net *"_ivl_27", 31 0, L_0000021f81b7c950;  1 drivers
v0000021f81b7ef70_0 .net *"_ivl_30", 31 0, L_0000021f81b7d7b0;  1 drivers
v0000021f81b80b90_0 .net *"_ivl_32", 31 0, L_0000021f81b7d2b0;  1 drivers
L_0000021f81ba0e48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b7fdd0_0 .net *"_ivl_35", 25 0, L_0000021f81ba0e48;  1 drivers
L_0000021f81ba0e90 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021f81b80910_0 .net/2u *"_ivl_36", 31 0, L_0000021f81ba0e90;  1 drivers
v0000021f81b7fc90_0 .net *"_ivl_38", 31 0, L_0000021f81b7cef0;  1 drivers
v0000021f81b7f0b0_0 .net *"_ivl_42", 31 0, L_0000021f81b7e890;  1 drivers
v0000021f81b7fe70_0 .net *"_ivl_44", 31 0, L_0000021f81b7cd10;  1 drivers
L_0000021f81ba0ed8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b7f790_0 .net *"_ivl_47", 25 0, L_0000021f81ba0ed8;  1 drivers
L_0000021f81ba0f20 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021f81b811d0_0 .net/2u *"_ivl_48", 31 0, L_0000021f81ba0f20;  1 drivers
v0000021f81b809b0_0 .net *"_ivl_5", 31 0, L_0000021f81b7d5d0;  1 drivers
v0000021f81b7ff10_0 .net *"_ivl_50", 31 0, L_0000021f81b7d8f0;  1 drivers
v0000021f81b80190_0 .net *"_ivl_6", 31 0, L_0000021f81b7e110;  1 drivers
v0000021f81b7f3d0_0 .net *"_ivl_8", 31 0, L_0000021f81b7cf90;  1 drivers
v0000021f81b802d0_0 .var "a", 31 0;
v0000021f81b80410_0 .var "b", 31 0;
v0000021f81b7f8d0_0 .var "c", 31 0;
v0000021f81b80550_0 .net "clk", 0 0, o0000021f81afbcb8;  alias, 0 drivers
v0000021f81b7f470_0 .var "cycles", 7 0;
v0000021f81b7f650_0 .var "d", 31 0;
v0000021f81b81270_0 .var "done", 0 0;
v0000021f81b7f6f0_0 .var "e", 31 0;
v0000021f81b7eed0_0 .var "f", 31 0;
v0000021f81b7f970_0 .var "g", 31 0;
v0000021f81b7fa10_0 .var "h", 31 0;
L_0000021f81ba0f68 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v0000021f81b805f0_0 .net "hash_in", 255 0, L_0000021f81ba0f68;  1 drivers
v0000021f81b80ff0_0 .var "hash_out", 255 0;
v0000021f81b80730_0 .net "message_block", 511 0, v0000021f81b820d0_0;  1 drivers
v0000021f81b81450_0 .var "round", 5 0;
v0000021f81b80a50_0 .net "rst_n", 0 0, o0000021f81afbef8;  alias, 0 drivers
v0000021f81b80c30_0 .net "s0", 31 0, L_0000021f81b7d350;  1 drivers
v0000021f81b80cd0_0 .net "s1", 31 0, L_0000021f81b7c6d0;  1 drivers
v0000021f81b80e10_0 .net "start", 0 0, v0000021f81b82d50_0;  1 drivers
v0000021f81b80eb0_0 .var "state", 1 0;
E_0000021f81a8a8a0/0 .event negedge, v0000021f81b80a50_0;
E_0000021f81a8a8a0/1 .event posedge, v0000021f81b80550_0;
E_0000021f81a8a8a0 .event/or E_0000021f81a8a8a0/0, E_0000021f81a8a8a0/1;
L_0000021f81b7ea70 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma1, 32, v0000021f81b7f6f0_0 (v0000021f81b80370_0) S_0000021f81b6a870;
L_0000021f81b7e7f0 .arith/sum 32, v0000021f81b7fa10_0, L_0000021f81b7ea70;
L_0000021f81b7d5d0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Ch, 32, v0000021f81b7f6f0_0, v0000021f81b7eed0_0, v0000021f81b7f970_0 (v0000021f81b758e0_0, v0000021f81b75a20_0, v0000021f81b75340_0) S_0000021f81b69740;
L_0000021f81b7e110 .arith/sum 32, L_0000021f81b7e7f0, L_0000021f81b7d5d0;
L_0000021f81b7cf90 .array/port v0000021f81b80050, L_0000021f81b7ca90;
L_0000021f81b7ca90 .concat [ 6 2 0 0], v0000021f81b81450_0, L_0000021f81ba0db8;
L_0000021f81b7d990 .arith/sum 32, L_0000021f81b7e110, L_0000021f81b7cf90;
L_0000021f81b7c9f0 .array/port v0000021f81b804b0, L_0000021f81b7e750;
L_0000021f81b7e750 .concat [ 6 2 0 0], v0000021f81b81450_0, L_0000021f81ba0e00;
L_0000021f81b7d850 .arith/sum 32, L_0000021f81b7d990, L_0000021f81b7c9f0;
L_0000021f81b7c8b0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Sigma0, 32, v0000021f81b802d0_0 (v0000021f81b7f010_0) S_0000021f81b6aeb0;
L_0000021f81b7c950 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.Maj, 32, v0000021f81b802d0_0, v0000021f81b80410_0, v0000021f81b7f8d0_0 (v0000021f81b80690_0, v0000021f81b7ffb0_0, v0000021f81b7f510_0) S_0000021f81b69d80;
L_0000021f81b7e930 .arith/sum 32, L_0000021f81b7c8b0, L_0000021f81b7c950;
L_0000021f81b7d7b0 .array/port v0000021f81b804b0, L_0000021f81b7cef0;
L_0000021f81b7d2b0 .concat [ 6 26 0 0], v0000021f81b81450_0, L_0000021f81ba0e48;
L_0000021f81b7cef0 .arith/sub 32, L_0000021f81b7d2b0, L_0000021f81ba0e90;
L_0000021f81b7d350 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma0, 32, L_0000021f81b7d7b0 (v0000021f81b7fab0_0) S_0000021f81b6a230;
L_0000021f81b7e890 .array/port v0000021f81b804b0, L_0000021f81b7d8f0;
L_0000021f81b7cd10 .concat [ 6 26 0 0], v0000021f81b81450_0, L_0000021f81ba0ed8;
L_0000021f81b7d8f0 .arith/sub 32, L_0000021f81b7cd10, L_0000021f81ba0f20;
L_0000021f81b7c6d0 .ufunc/vec4 TD_zk_schnorr_prove.hash_inst.sigma1, 32, L_0000021f81b7e890 (v0000021f81b7f830_0) S_0000021f81b6aa00;
S_0000021f81b69740 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable Ch is vec4 return value of scope S_0000021f81b69740
v0000021f81b758e0_0 .var "x", 31 0;
v0000021f81b75a20_0 .var "y", 31 0;
v0000021f81b75340_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Ch ;
    %load/vec4 v0000021f81b758e0_0;
    %load/vec4 v0000021f81b75a20_0;
    %and;
    %load/vec4 v0000021f81b758e0_0;
    %inv;
    %load/vec4 v0000021f81b75340_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_0000021f81b69d80 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable Maj is vec4 return value of scope S_0000021f81b69d80
v0000021f81b80690_0 .var "x", 31 0;
v0000021f81b7ffb0_0 .var "y", 31 0;
v0000021f81b7f510_0 .var "z", 31 0;
TD_zk_schnorr_prove.hash_inst.Maj ;
    %load/vec4 v0000021f81b80690_0;
    %load/vec4 v0000021f81b7ffb0_0;
    %and;
    %load/vec4 v0000021f81b80690_0;
    %load/vec4 v0000021f81b7f510_0;
    %and;
    %xor;
    %load/vec4 v0000021f81b7ffb0_0;
    %load/vec4 v0000021f81b7f510_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_0000021f81b6aeb0 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable Sigma0 is vec4 return value of scope S_0000021f81b6aeb0
v0000021f81b7f010_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma0 ;
    %load/vec4 v0000021f81b7f010_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %load/vec4 v0000021f81b7f010_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %load/vec4 v0000021f81b7f010_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b6a870 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable Sigma1 is vec4 return value of scope S_0000021f81b6a870
v0000021f81b80370_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.Sigma1 ;
    %load/vec4 v0000021f81b80370_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %load/vec4 v0000021f81b80370_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %load/vec4 v0000021f81b80370_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_0000021f81b69f10 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_0000021f81b69bf0;
 .timescale -9 -12;
v0000021f81b80af0_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_0000021f81b69f10
v0000021f81b7fb50_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.rotr ;
    %load/vec4 v0000021f81b7fb50_0;
    %ix/getv 4, v0000021f81b80af0_0;
    %shiftr 4;
    %load/vec4 v0000021f81b7fb50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021f81b80af0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_0000021f81b6a230 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable sigma0 is vec4 return value of scope S_0000021f81b6a230
v0000021f81b7fab0_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma0 ;
    %load/vec4 v0000021f81b7fab0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %load/vec4 v0000021f81b7fab0_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %load/vec4 v0000021f81b7fab0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b6aa00 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_0000021f81b69bf0;
 .timescale -9 -12;
; Variable sigma1 is vec4 return value of scope S_0000021f81b6aa00
v0000021f81b7f830_0 .var "x", 31 0;
TD_zk_schnorr_prove.hash_inst.sigma1 ;
    %load/vec4 v0000021f81b7f830_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %load/vec4 v0000021f81b7f830_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000021f81b80af0_0, 0, 5;
    %store/vec4 v0000021f81b7fb50_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_prove.hash_inst.rotr, S_0000021f81b69f10;
    %xor;
    %load/vec4 v0000021f81b7f830_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_0000021f81b6ab90 .scope module, "scalar_mult_inst" "ed25519_scalar_mult" 7 163, 2 112 0, S_0000021f817bd4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b60010 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b60048 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b60080 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
v0000021f81b814f0_0 .net "P_T", 254 0, L_0000021f81b7cc70;  1 drivers
v0000021f81b82850_0 .net "P_X", 254 0, L_0000021f81ba0c50;  alias, 1 drivers
v0000021f81b83890_0 .net "P_Y", 254 0, L_0000021f81ba0c98;  alias, 1 drivers
v0000021f81b81db0_0 .net "P_Z", 254 0, L_0000021f81b7bf50;  1 drivers
v0000021f81b82e90_0 .var "R_T", 254 0;
v0000021f81b836b0_0 .var "R_X", 254 0;
v0000021f81b82030_0 .var "R_Y", 254 0;
v0000021f81b82350_0 .var "R_Z", 254 0;
v0000021f81b82490_0 .net "clk", 0 0, o0000021f81afbcb8;  alias, 0 drivers
v0000021f81b81950_0 .var "cycles", 15 0;
v0000021f81b839d0_0 .var "done", 0 0;
v0000021f81b82710_0 .net "rst_n", 0 0, o0000021f81afbef8;  alias, 0 drivers
v0000021f81b82a30_0 .net "scalar", 252 0, L_0000021f81b7beb0;  1 drivers
v0000021f81b828f0_0 .net "start", 0 0, v0000021f81b81770_0;  1 drivers
v0000021f81b83a70_0 .var "state", 2 0;
S_0000021f817edd30 .scope module, "zk_schnorr_verify" "zk_schnorr_verify" 7 257;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "commitment_X";
    .port_info 4 /INPUT 255 "commitment_Y";
    .port_info 5 /INPUT 255 "proof_R_X";
    .port_info 6 /INPUT 255 "proof_R_Y";
    .port_info 7 /INPUT 252 "proof_z";
    .port_info 8 /INPUT 256 "context";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "done";
P_0000021f817edec0 .param/l "COMPARE" 1 7 291, C4<1001>;
P_0000021f817edef8 .param/l "COMPUTE_LHS" 1 7 285, C4<0011>;
P_0000021f817edf30 .param/l "COMPUTE_RHS_ADD" 1 7 289, C4<0111>;
P_0000021f817edf68 .param/l "COMPUTE_RHS_MULT" 1 7 287, C4<0101>;
P_0000021f817edfa0 .param/l "FINISH" 1 7 292, C4<1010>;
P_0000021f817edfd8 .param/l "HASH" 1 7 283, C4<0001>;
P_0000021f817ee010 .param/l "IDLE" 1 7 282, C4<0000>;
P_0000021f817ee048 .param/l "POINT_BITS" 0 7 259, +C4<00000000000000000000000011111111>;
P_0000021f817ee080 .param/l "SCALAR_BITS" 0 7 258, +C4<00000000000000000000000011111100>;
P_0000021f817ee0b8 .param/l "WAIT_HASH" 1 7 284, C4<0010>;
P_0000021f817ee0f0 .param/l "WAIT_LHS" 1 7 286, C4<0100>;
P_0000021f817ee128 .param/l "WAIT_RHS_ADD" 1 7 290, C4<1000>;
P_0000021f817ee160 .param/l "WAIT_RHS_MULT" 1 7 288, C4<0110>;
L_0000021f81ba11a8 .functor BUFT 1, C4<010000101101001001101101101001111001101011011100101001111111110110000001010010011100010001100011111110111010110110111000101110001101001001011001100011101100000100101010010010110100111101100101100100101010110001011010110000010001111001001011101010100011010>, C4<0>, C4<0>, C4<0>;
v0000021f81b877b0_0 .net "G_X", 254 0, L_0000021f81ba11a8;  1 drivers
L_0000021f81ba11f0 .functor BUFT 1, C4<110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001011000>, C4<0>, C4<0>, C4<0>;
v0000021f81b86c70_0 .net "G_Y", 254 0, L_0000021f81ba11f0;  1 drivers
v0000021f81b87850_0 .var "LHS_X", 254 0;
v0000021f81b882f0_0 .var "LHS_Y", 254 0;
v0000021f81b87710_0 .var "RHS_X", 254 0;
v0000021f81b86950_0 .var "RHS_Y", 254 0;
v0000021f81b86590_0 .net *"_ivl_16", 251 0, L_0000021f81b7e4d0;  1 drivers
L_0000021f81ba1310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b86630_0 .net *"_ivl_20", 0 0, L_0000021f81ba1310;  1 drivers
L_0000021f81ba1238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f81b86d10_0 .net *"_ivl_9", 0 0, L_0000021f81ba1238;  1 drivers
v0000021f81b878f0_0 .net "add_X", 254 0, v0000021f81b87c10_0;  1 drivers
v0000021f81b88bb0_0 .net "add_Y", 254 0, v0000021f81b88110_0;  1 drivers
v0000021f81b88b10_0 .net "add_done", 0 0, v0000021f81b87990_0;  1 drivers
v0000021f81b88c50_0 .var "add_start", 0 0;
v0000021f81b86810_0 .var "cC_X", 254 0;
v0000021f81b87d50_0 .var "cC_Y", 254 0;
v0000021f81b87ad0_0 .var "challenge", 255 0;
o0000021f81afd4e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b86a90_0 .net "clk", 0 0, o0000021f81afd4e8;  0 drivers
o0000021f81afe508 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b866d0_0 .net "commitment_X", 254 0, o0000021f81afe508;  0 drivers
o0000021f81afe538 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b87cb0_0 .net "commitment_Y", 254 0, o0000021f81afe538;  0 drivers
o0000021f81afeb68 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b872b0_0 .net "context", 255 0, o0000021f81afeb68;  0 drivers
v0000021f81b868b0_0 .var "done", 0 0;
v0000021f81b87df0_0 .net "hash_done", 0 0, v0000021f81b840b0_0;  1 drivers
v0000021f81b869f0_0 .var "hash_input", 511 0;
v0000021f81b87350_0 .net "hash_out", 255 0, v0000021f81b83f70_0;  1 drivers
v0000021f81b87530_0 .var "hash_start", 0 0;
v0000021f81b87e90_0 .net "lhs_mult_X", 254 0, v0000021f81b84dd0_0;  1 drivers
v0000021f81b87f30_0 .net "lhs_mult_Y", 254 0, v0000021f81b85410_0;  1 drivers
v0000021f81b88390_0 .net "lhs_mult_done", 0 0, v0000021f81b857d0_0;  1 drivers
v0000021f81b88430_0 .var "lhs_mult_start", 0 0;
o0000021f81afded8 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b884d0_0 .net "proof_R_X", 254 0, o0000021f81afded8;  0 drivers
o0000021f81afdf08 .functor BUFZ 255, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b88570_0 .net "proof_R_Y", 254 0, o0000021f81afdf08;  0 drivers
o0000021f81afebc8 .functor BUFZ 252, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021f81b88610_0 .net "proof_z", 251 0, o0000021f81afebc8;  0 drivers
v0000021f81b88d90_0 .net "rhs_mult_X", 254 0, v0000021f81b87030_0;  1 drivers
v0000021f81b88ed0_0 .net "rhs_mult_Y", 254 0, v0000021f81b86ef0_0;  1 drivers
v0000021f81b88f70_0 .net "rhs_mult_done", 0 0, v0000021f81b87210_0;  1 drivers
v0000021f81b891f0_0 .var "rhs_mult_start", 0 0;
o0000021f81afd728 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b89150_0 .net "rst_n", 0 0, o0000021f81afd728;  0 drivers
o0000021f81afebf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021f81b88e30_0 .net "start", 0 0, o0000021f81afebf8;  0 drivers
v0000021f81b895b0_0 .var "state", 3 0;
v0000021f81b89290_0 .var "valid", 0 0;
L_0000021f81b7dd50 .concat [ 252 1 0 0], o0000021f81afebc8, L_0000021f81ba1238;
L_0000021f81b7e4d0 .part v0000021f81b87ad0_0, 0, 252;
L_0000021f81b7d0d0 .concat [ 252 1 0 0], L_0000021f81b7e4d0, L_0000021f81ba1310;
S_0000021f81b6b1d0 .scope module, "hash_inst" "sha256_core" 7 308, 3 8 0, S_0000021f817edd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "message_block";
    .port_info 4 /INPUT 256 "hash_in";
    .port_info 5 /OUTPUT 256 "hash_out";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "cycles";
P_0000021f81adc790 .param/l "COMPRESS" 1 3 44, C4<10>;
P_0000021f81adc7c8 .param/l "EXPAND" 1 3 43, C4<01>;
P_0000021f81adc800 .param/l "FINALIZE" 1 3 45, C4<11>;
P_0000021f81adc838 .param/l "IDLE" 1 3 42, C4<00>;
v0000021f81b83e30 .array "H", 7 0, 31 0;
v0000021f81b84790 .array "K", 63 0, 31 0;
v0000021f81b84ab0_0 .net "T1", 31 0, L_0000021f81b7dc10;  1 drivers
v0000021f81b84e70_0 .net "T2", 31 0, L_0000021f81b7eb10;  1 drivers
v0000021f81b85e10 .array "W", 63 0, 31 0;
v0000021f81b84830_0 .net *"_ivl_1", 31 0, L_0000021f81b7da30;  1 drivers
v0000021f81b84650_0 .net *"_ivl_10", 7 0, L_0000021f81b7cb30;  1 drivers
L_0000021f81ba0fb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f81b86450_0 .net *"_ivl_13", 1 0, L_0000021f81ba0fb0;  1 drivers
v0000021f81b84a10_0 .net *"_ivl_14", 31 0, L_0000021f81b7db70;  1 drivers
v0000021f81b848d0_0 .net *"_ivl_16", 31 0, L_0000021f81b7c770;  1 drivers
v0000021f81b85190_0 .net *"_ivl_18", 7 0, L_0000021f81b7cbd0;  1 drivers
v0000021f81b85af0_0 .net *"_ivl_2", 31 0, L_0000021f81b7dad0;  1 drivers
L_0000021f81ba0ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f81b84f10_0 .net *"_ivl_21", 1 0, L_0000021f81ba0ff8;  1 drivers
v0000021f81b85690_0 .net *"_ivl_25", 31 0, L_0000021f81b7cdb0;  1 drivers
v0000021f81b85230_0 .net *"_ivl_27", 31 0, L_0000021f81b7c630;  1 drivers
v0000021f81b841f0_0 .net *"_ivl_30", 31 0, L_0000021f81b7d170;  1 drivers
v0000021f81b85050_0 .net *"_ivl_32", 31 0, L_0000021f81b7ce50;  1 drivers
L_0000021f81ba1040 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b84010_0 .net *"_ivl_35", 25 0, L_0000021f81ba1040;  1 drivers
L_0000021f81ba1088 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000021f81b85ff0_0 .net/2u *"_ivl_36", 31 0, L_0000021f81ba1088;  1 drivers
v0000021f81b84b50_0 .net *"_ivl_38", 31 0, L_0000021f81b7dcb0;  1 drivers
v0000021f81b85f50_0 .net *"_ivl_42", 31 0, L_0000021f81b7ddf0;  1 drivers
v0000021f81b846f0_0 .net *"_ivl_44", 31 0, L_0000021f81b7dfd0;  1 drivers
L_0000021f81ba10d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b84970_0 .net *"_ivl_47", 25 0, L_0000021f81ba10d0;  1 drivers
L_0000021f81ba1118 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000021f81b84fb0_0 .net/2u *"_ivl_48", 31 0, L_0000021f81ba1118;  1 drivers
v0000021f81b861d0_0 .net *"_ivl_5", 31 0, L_0000021f81b7c810;  1 drivers
v0000021f81b85870_0 .net *"_ivl_50", 31 0, L_0000021f81b7d670;  1 drivers
v0000021f81b84470_0 .net *"_ivl_6", 31 0, L_0000021f81b7d3f0;  1 drivers
v0000021f81b84510_0 .net *"_ivl_8", 31 0, L_0000021f81b7e070;  1 drivers
v0000021f81b85eb0_0 .var "a", 31 0;
v0000021f81b86090_0 .var "b", 31 0;
v0000021f81b86310_0 .var "c", 31 0;
v0000021f81b845b0_0 .net "clk", 0 0, o0000021f81afd4e8;  alias, 0 drivers
v0000021f81b86130_0 .var "cycles", 7 0;
v0000021f81b850f0_0 .var "d", 31 0;
v0000021f81b840b0_0 .var "done", 0 0;
v0000021f81b852d0_0 .var "e", 31 0;
v0000021f81b86270_0 .var "f", 31 0;
v0000021f81b84290_0 .var "g", 31 0;
v0000021f81b84bf0_0 .var "h", 31 0;
L_0000021f81ba1160 .functor BUFT 1, C4<0110101000001001111001100110011110111011011001111010111010000101001111000110111011110011011100101010010101001111111101010011101001010001000011100101001001111111100110110000010101101000100011000001111110000011110110011010101101011011111000001100110100011001>, C4<0>, C4<0>, C4<0>;
v0000021f81b83ed0_0 .net "hash_in", 255 0, L_0000021f81ba1160;  1 drivers
v0000021f81b83f70_0 .var "hash_out", 255 0;
v0000021f81b84150_0 .net "message_block", 511 0, v0000021f81b869f0_0;  1 drivers
v0000021f81b85b90_0 .var "round", 5 0;
v0000021f81b84330_0 .net "rst_n", 0 0, o0000021f81afd728;  alias, 0 drivers
v0000021f81b84c90_0 .net "s0", 31 0, L_0000021f81b7d030;  1 drivers
v0000021f81b843d0_0 .net "s1", 31 0, L_0000021f81b7e1b0;  1 drivers
v0000021f81b863b0_0 .net "start", 0 0, v0000021f81b87530_0;  1 drivers
v0000021f81b85370_0 .var "state", 1 0;
E_0000021f81a8a6a0/0 .event negedge, v0000021f81b84330_0;
E_0000021f81a8a6a0/1 .event posedge, v0000021f81b845b0_0;
E_0000021f81a8a6a0 .event/or E_0000021f81a8a6a0/0, E_0000021f81a8a6a0/1;
L_0000021f81b7da30 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.Sigma1, 32, v0000021f81b852d0_0 (v0000021f81b82990_0) S_0000021f81b8a090;
L_0000021f81b7dad0 .arith/sum 32, v0000021f81b84bf0_0, L_0000021f81b7da30;
L_0000021f81b7c810 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.Ch, 32, v0000021f81b852d0_0, v0000021f81b86270_0, v0000021f81b84290_0 (v0000021f81b83250_0, v0000021f81b81b30_0, v0000021f81b82cb0_0) S_0000021f81b6ad20;
L_0000021f81b7d3f0 .arith/sum 32, L_0000021f81b7dad0, L_0000021f81b7c810;
L_0000021f81b7e070 .array/port v0000021f81b84790, L_0000021f81b7cb30;
L_0000021f81b7cb30 .concat [ 6 2 0 0], v0000021f81b85b90_0, L_0000021f81ba0fb0;
L_0000021f81b7db70 .arith/sum 32, L_0000021f81b7d3f0, L_0000021f81b7e070;
L_0000021f81b7c770 .array/port v0000021f81b85e10, L_0000021f81b7cbd0;
L_0000021f81b7cbd0 .concat [ 6 2 0 0], v0000021f81b85b90_0, L_0000021f81ba0ff8;
L_0000021f81b7dc10 .arith/sum 32, L_0000021f81b7db70, L_0000021f81b7c770;
L_0000021f81b7cdb0 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.Sigma0, 32, v0000021f81b85eb0_0 (v0000021f81b82530_0) S_0000021f81b6b360;
L_0000021f81b7c630 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.Maj, 32, v0000021f81b85eb0_0, v0000021f81b86090_0, v0000021f81b86310_0 (v0000021f81b81c70_0, v0000021f81b82210_0, v0000021f81b83390_0) S_0000021f81b6b040;
L_0000021f81b7eb10 .arith/sum 32, L_0000021f81b7cdb0, L_0000021f81b7c630;
L_0000021f81b7d170 .array/port v0000021f81b85e10, L_0000021f81b7dcb0;
L_0000021f81b7ce50 .concat [ 6 26 0 0], v0000021f81b85b90_0, L_0000021f81ba1040;
L_0000021f81b7dcb0 .arith/sub 32, L_0000021f81b7ce50, L_0000021f81ba1088;
L_0000021f81b7d030 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.sigma0, 32, L_0000021f81b7d170 (v0000021f81b834d0_0) S_0000021f81b8a540;
L_0000021f81b7ddf0 .array/port v0000021f81b85e10, L_0000021f81b7d670;
L_0000021f81b7dfd0 .concat [ 6 26 0 0], v0000021f81b85b90_0, L_0000021f81ba10d0;
L_0000021f81b7d670 .arith/sub 32, L_0000021f81b7dfd0, L_0000021f81ba1118;
L_0000021f81b7e1b0 .ufunc/vec4 TD_zk_schnorr_verify.hash_inst.sigma1, 32, L_0000021f81b7ddf0 (v0000021f81b83610_0) S_0000021f81b8a9f0;
S_0000021f81b6ad20 .scope function.vec4.s32, "Ch" "Ch" 3 70, 3 70 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable Ch is vec4 return value of scope S_0000021f81b6ad20
v0000021f81b83250_0 .var "x", 31 0;
v0000021f81b81b30_0 .var "y", 31 0;
v0000021f81b82cb0_0 .var "z", 31 0;
TD_zk_schnorr_verify.hash_inst.Ch ;
    %load/vec4 v0000021f81b83250_0;
    %load/vec4 v0000021f81b81b30_0;
    %and;
    %load/vec4 v0000021f81b83250_0;
    %inv;
    %load/vec4 v0000021f81b82cb0_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Ch (store_vec4_to_lval)
    %end;
S_0000021f81b6b040 .scope function.vec4.s32, "Maj" "Maj" 3 77, 3 77 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable Maj is vec4 return value of scope S_0000021f81b6b040
v0000021f81b81c70_0 .var "x", 31 0;
v0000021f81b82210_0 .var "y", 31 0;
v0000021f81b83390_0 .var "z", 31 0;
TD_zk_schnorr_verify.hash_inst.Maj ;
    %load/vec4 v0000021f81b81c70_0;
    %load/vec4 v0000021f81b82210_0;
    %and;
    %load/vec4 v0000021f81b81c70_0;
    %load/vec4 v0000021f81b83390_0;
    %and;
    %xor;
    %load/vec4 v0000021f81b82210_0;
    %load/vec4 v0000021f81b83390_0;
    %and;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Maj (store_vec4_to_lval)
    %end;
S_0000021f81b6b360 .scope function.vec4.s32, "Sigma0" "Sigma0" 3 84, 3 84 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable Sigma0 is vec4 return value of scope S_0000021f81b6b360
v0000021f81b82530_0 .var "x", 31 0;
TD_zk_schnorr_verify.hash_inst.Sigma0 ;
    %load/vec4 v0000021f81b82530_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %load/vec4 v0000021f81b82530_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %load/vec4 v0000021f81b82530_0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b8a090 .scope function.vec4.s32, "Sigma1" "Sigma1" 3 91, 3 91 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable Sigma1 is vec4 return value of scope S_0000021f81b8a090
v0000021f81b82990_0 .var "x", 31 0;
TD_zk_schnorr_verify.hash_inst.Sigma1 ;
    %load/vec4 v0000021f81b82990_0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %load/vec4 v0000021f81b82990_0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %load/vec4 v0000021f81b82990_0;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to Sigma1 (store_vec4_to_lval)
    %end;
S_0000021f81b8b800 .scope function.vec4.s32, "rotr" "rotr" 3 62, 3 62 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
v0000021f81b82b70_0 .var "n", 4 0;
; Variable rotr is vec4 return value of scope S_0000021f81b8b800
v0000021f81b82c10_0 .var "x", 31 0;
TD_zk_schnorr_verify.hash_inst.rotr ;
    %load/vec4 v0000021f81b82c10_0;
    %ix/getv 4, v0000021f81b82b70_0;
    %shiftr 4;
    %load/vec4 v0000021f81b82c10_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021f81b82b70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to rotr (store_vec4_to_lval)
    %end;
S_0000021f81b8a540 .scope function.vec4.s32, "sigma0" "sigma0" 3 98, 3 98 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable sigma0 is vec4 return value of scope S_0000021f81b8a540
v0000021f81b834d0_0 .var "x", 31 0;
TD_zk_schnorr_verify.hash_inst.sigma0 ;
    %load/vec4 v0000021f81b834d0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %load/vec4 v0000021f81b834d0_0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %load/vec4 v0000021f81b834d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma0 (store_vec4_to_lval)
    %end;
S_0000021f81b8a9f0 .scope function.vec4.s32, "sigma1" "sigma1" 3 105, 3 105 0, S_0000021f81b6b1d0;
 .timescale -9 -12;
; Variable sigma1 is vec4 return value of scope S_0000021f81b8a9f0
v0000021f81b83610_0 .var "x", 31 0;
TD_zk_schnorr_verify.hash_inst.sigma1 ;
    %load/vec4 v0000021f81b83610_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %load/vec4 v0000021f81b83610_0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000021f81b82b70_0, 0, 5;
    %store/vec4 v0000021f81b82c10_0, 0, 32;
    %callf/vec4 TD_zk_schnorr_verify.hash_inst.rotr, S_0000021f81b8b800;
    %xor;
    %load/vec4 v0000021f81b83610_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to sigma1 (store_vec4_to_lval)
    %end;
S_0000021f81b8a220 .scope module, "lhs_mult" "ed25519_scalar_mult" 7 325, 2 112 0, S_0000021f817edd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b602d0 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b60308 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b60340 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba12c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b83d90_0 .net "P_T", 254 0, L_0000021f81ba12c8;  1 drivers
v0000021f81b85910_0 .net "P_X", 254 0, L_0000021f81ba11a8;  alias, 1 drivers
v0000021f81b864f0_0 .net "P_Y", 254 0, L_0000021f81ba11f0;  alias, 1 drivers
L_0000021f81ba1280 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b854b0_0 .net "P_Z", 254 0, L_0000021f81ba1280;  1 drivers
v0000021f81b84d30_0 .var "R_T", 254 0;
v0000021f81b84dd0_0 .var "R_X", 254 0;
v0000021f81b85410_0 .var "R_Y", 254 0;
v0000021f81b85550_0 .var "R_Z", 254 0;
v0000021f81b855f0_0 .net "clk", 0 0, o0000021f81afd4e8;  alias, 0 drivers
v0000021f81b85730_0 .var "cycles", 15 0;
v0000021f81b857d0_0 .var "done", 0 0;
v0000021f81b859b0_0 .net "rst_n", 0 0, o0000021f81afd728;  alias, 0 drivers
v0000021f81b85a50_0 .net "scalar", 252 0, L_0000021f81b7dd50;  1 drivers
v0000021f81b85c30_0 .net "start", 0 0, v0000021f81b88430_0;  1 drivers
v0000021f81b85cd0_0 .var "state", 2 0;
S_0000021f81b89f00 .scope module, "point_add" "ed25519_point_add" 7 355, 2 5 0, S_0000021f817edd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 255 "P1_X";
    .port_info 4 /INPUT 255 "P1_Y";
    .port_info 5 /INPUT 255 "P1_Z";
    .port_info 6 /INPUT 255 "P1_T";
    .port_info 7 /INPUT 255 "P2_X";
    .port_info 8 /INPUT 255 "P2_Y";
    .port_info 9 /INPUT 255 "P2_Z";
    .port_info 10 /INPUT 255 "P2_T";
    .port_info 11 /OUTPUT 255 "P3_X";
    .port_info 12 /OUTPUT 255 "P3_Y";
    .port_info 13 /OUTPUT 255 "P3_Z";
    .port_info 14 /OUTPUT 255 "P3_T";
    .port_info 15 /OUTPUT 1 "done";
    .port_info 16 /OUTPUT 16 "cycles";
P_0000021f81b600c0 .param/l "COMPUTE" 1 2 26, +C4<00000000000000000000000000000001>;
P_0000021f81b600f8 .param/l "DONE" 1 2 26, +C4<00000000000000000000000000000010>;
P_0000021f81b60130 .param/l "IDLE" 1 2 26, +C4<00000000000000000000000000000000>;
L_0000021f81ba1430 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b85d70_0 .net "P1_T", 254 0, L_0000021f81ba1430;  1 drivers
v0000021f81b875d0_0 .net "P1_X", 254 0, o0000021f81afded8;  alias, 0 drivers
v0000021f81b86b30_0 .net "P1_Y", 254 0, o0000021f81afdf08;  alias, 0 drivers
L_0000021f81ba13e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b88070_0 .net "P1_Z", 254 0, L_0000021f81ba13e8;  1 drivers
L_0000021f81ba14c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b87b70_0 .net "P2_T", 254 0, L_0000021f81ba14c0;  1 drivers
v0000021f81b86f90_0 .net "P2_X", 254 0, v0000021f81b86810_0;  1 drivers
v0000021f81b88930_0 .net "P2_Y", 254 0, v0000021f81b87d50_0;  1 drivers
L_0000021f81ba1478 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b87fd0_0 .net "P2_Z", 254 0, L_0000021f81ba1478;  1 drivers
v0000021f81b87670_0 .var "P3_T", 254 0;
v0000021f81b87c10_0 .var "P3_X", 254 0;
v0000021f81b88110_0 .var "P3_Y", 254 0;
v0000021f81b88750_0 .var "P3_Z", 254 0;
v0000021f81b86bd0_0 .net "clk", 0 0, o0000021f81afd4e8;  alias, 0 drivers
v0000021f81b870d0_0 .var "cycles", 15 0;
v0000021f81b87990_0 .var "done", 0 0;
v0000021f81b86770_0 .net "rst_n", 0 0, o0000021f81afd728;  alias, 0 drivers
v0000021f81b87a30_0 .net "start", 0 0, v0000021f81b88c50_0;  1 drivers
v0000021f81b881b0_0 .var "state", 1 0;
S_0000021f81b8a860 .scope module, "rhs_mult" "ed25519_scalar_mult" 7 340, 2 112 0, S_0000021f817edd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 253 "scalar";
    .port_info 4 /INPUT 255 "P_X";
    .port_info 5 /INPUT 255 "P_Y";
    .port_info 6 /INPUT 255 "P_Z";
    .port_info 7 /INPUT 255 "P_T";
    .port_info 8 /OUTPUT 255 "R_X";
    .port_info 9 /OUTPUT 255 "R_Y";
    .port_info 10 /OUTPUT 255 "R_Z";
    .port_info 11 /OUTPUT 255 "R_T";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 16 "cycles";
P_0000021f81b60380 .param/l "COMPUTE" 1 2 133, +C4<00000000000000000000000000000001>;
P_0000021f81b603b8 .param/l "DONE" 1 2 133, +C4<00000000000000000000000000000010>;
P_0000021f81b603f0 .param/l "IDLE" 1 2 133, +C4<00000000000000000000000000000000>;
L_0000021f81ba13a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f81b889d0_0 .net "P_T", 254 0, L_0000021f81ba13a0;  1 drivers
v0000021f81b86db0_0 .net "P_X", 254 0, o0000021f81afe508;  alias, 0 drivers
v0000021f81b86e50_0 .net "P_Y", 254 0, o0000021f81afe538;  alias, 0 drivers
L_0000021f81ba1358 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021f81b886b0_0 .net "P_Z", 254 0, L_0000021f81ba1358;  1 drivers
v0000021f81b887f0_0 .var "R_T", 254 0;
v0000021f81b87030_0 .var "R_X", 254 0;
v0000021f81b86ef0_0 .var "R_Y", 254 0;
v0000021f81b87490_0 .var "R_Z", 254 0;
v0000021f81b873f0_0 .net "clk", 0 0, o0000021f81afd4e8;  alias, 0 drivers
v0000021f81b87170_0 .var "cycles", 15 0;
v0000021f81b87210_0 .var "done", 0 0;
v0000021f81b88cf0_0 .net "rst_n", 0 0, o0000021f81afd728;  alias, 0 drivers
v0000021f81b88890_0 .net "scalar", 252 0, L_0000021f81b7d0d0;  1 drivers
v0000021f81b88a70_0 .net "start", 0 0, v0000021f81b891f0_0;  1 drivers
v0000021f81b88250_0 .var "state", 2 0;
    .scope S_0000021f817cf360;
T_21 ;
    %wait E_0000021f81a88fa0;
    %load/vec4 v0000021f81a48b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81a494f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81a484b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021f81a494f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81a484b0_0, 0;
    %load/vec4 v0000021f81a49450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81a494f0_0, 0;
T_21.6 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0000021f81a491d0_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 2882400001, 0, 255;
    %xor;
    %assign/vec4 v0000021f81a493b0_0, 0;
    %load/vec4 v0000021f81a48a50_0;
    %parti/s 254, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 285138106, 0, 255;
    %xor;
    %assign/vec4 v0000021f81a48ff0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81a49130_0, 0;
    %load/vec4 v0000021f81a491d0_0;
    %load/vec4 v0000021f81a48a50_0;
    %and;
    %assign/vec4 v0000021f81a48af0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81a494f0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81a484b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81a494f0_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021f81868d10;
T_22 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f819dde40, 4, 0;
    %end;
    .thread T_22;
    .scope S_0000021f81868d10;
T_23 ;
    %wait E_0000021f81a890a0;
    %load/vec4 v0000021f81982b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f819832c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f8194c330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f8194c010_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000021f819832c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f8194c330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f8194c010_0, 0;
    %load/vec4 v0000021f81982f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f8194cfb0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81983860_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0000021f81982aa0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f819832c0_0, 0;
T_23.7 ;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000021f81982aa0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_23.9, 5;
    %load/vec4 v0000021f819839a0_0;
    %load/vec4 v0000021f81982aa0_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f819db000, 4;
    %add;
    %load/vec4 v0000021f81982d20_0;
    %add;
    %load/vec4 v0000021f81982aa0_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f819db000, 4;
    %add;
    %load/vec4 v0000021f81982aa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819db000, 0, 4;
    %load/vec4 v0000021f81982aa0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81982aa0_0, 0;
    %load/vec4 v0000021f8194c010_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f8194c010_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194daf0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194db90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194bed0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194c1f0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194c3d0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194c470_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194d370_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %assign/vec4 v0000021f8194c5b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021f81982aa0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f819832c0_0, 0;
T_23.10 ;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0000021f8194d370_0;
    %assign/vec4 v0000021f8194c5b0_0, 0;
    %load/vec4 v0000021f8194c470_0;
    %assign/vec4 v0000021f8194d370_0, 0;
    %load/vec4 v0000021f8194c3d0_0;
    %assign/vec4 v0000021f8194c470_0, 0;
    %load/vec4 v0000021f8194c1f0_0;
    %load/vec4 v0000021f819de3e0_0;
    %add;
    %assign/vec4 v0000021f8194c3d0_0, 0;
    %load/vec4 v0000021f8194bed0_0;
    %assign/vec4 v0000021f8194c1f0_0, 0;
    %load/vec4 v0000021f8194db90_0;
    %assign/vec4 v0000021f8194bed0_0, 0;
    %load/vec4 v0000021f8194daf0_0;
    %assign/vec4 v0000021f8194db90_0, 0;
    %load/vec4 v0000021f819de3e0_0;
    %load/vec4 v0000021f819dbd20_0;
    %add;
    %assign/vec4 v0000021f8194daf0_0, 0;
    %load/vec4 v0000021f8194c010_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f8194c010_0, 0;
    %load/vec4 v0000021f81982aa0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021f819832c0_0, 0;
    %jmp T_23.12;
T_23.11 ;
    %load/vec4 v0000021f81982aa0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81982aa0_0, 0;
T_23.12 ;
    %jmp T_23.6;
T_23.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194daf0_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194db90_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194bed0_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c1f0_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c3d0_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c470_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194d370_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c5b0_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f819dda80, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194daf0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194db90_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194bed0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c1f0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c3d0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c470_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194d370_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f819dda80, 4;
    %load/vec4 v0000021f8194c5b0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021f8194d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f8194c330_0, 0;
    %load/vec4 v0000021f8194c010_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f8194c010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f819832c0_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021f817cf4f0;
T_24 ;
    %wait E_0000021f81a893e0;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0000021f819825a0_0, 0, 512;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f81983cc0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0000021f81983cc0_0;
    %load/vec4 v0000021f81982460_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0000021f819823c0_0;
    %load/vec4 v0000021f81982460_0;
    %pad/u 32;
    %load/vec4 v0000021f81983cc0_0;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %part/u 8;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v0000021f81983cc0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000021f819825a0_0, 4, 8;
    %load/vec4 v0000021f81983cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f81983cc0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 511, 0, 32;
    %load/vec4 v0000021f81982460_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0000021f819825a0_0, 4, 1;
    %load/vec4 v0000021f81982460_0;
    %pad/u 64;
    %muli 8, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021f819825a0_0, 4, 64;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000021f81b3d130;
T_25 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b3e830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3e6f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000021f81b3ebf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3e6f0_0, 0;
    %load/vec4 v0000021f81b3eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.9, 8;
    %load/vec4 v0000021f81b3fff0_0;
    %assign/vec4 v0000021f81b3e470_0, 0;
    %load/vec4 v0000021f81b3eb50_0;
    %assign/vec4 v0000021f81b3e790_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
T_25.9 ;
    %jmp T_25.8;
T_25.3 ;
    %load/vec4 v0000021f81b3e8d0_0;
    %assign/vec4 v0000021f81b3fcd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %jmp T_25.8;
T_25.4 ;
    %load/vec4 v0000021f81b3fcd0_0;
    %load/vec4 v0000021f81b3f0f0_0;
    %add;
    %assign/vec4 v0000021f81b3f5f0_0, 0;
    %load/vec4 v0000021f81b3fcd0_0;
    %load/vec4 v0000021f81b3f0f0_0;
    %add;
    %assign/vec4 v0000021f81b3e470_0, 0;
    %load/vec4 v0000021f81b3eb50_0;
    %assign/vec4 v0000021f81b3e790_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %jmp T_25.8;
T_25.5 ;
    %load/vec4 v0000021f81b3e8d0_0;
    %assign/vec4 v0000021f81b3fcd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %jmp T_25.8;
T_25.6 ;
    %load/vec4 v0000021f81b3fcd0_0;
    %load/vec4 v0000021f81b3fd70_0;
    %add;
    %assign/vec4 v0000021f81b3f5f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v0000021f81b3f5f0_0;
    %assign/vec4 v0000021f81b3e970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b3e6f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b3ebf0_0, 0;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000021f81b3d450;
T_26 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b3f370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b3f550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3dbb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b3f690_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000021f81b3f550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3dbb0_0, 0;
    %load/vec4 v0000021f81b3f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b3f550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b3f690_0, 0;
T_26.6 ;
    %jmp T_26.5;
T_26.3 ;
    %load/vec4 v0000021f81b3f7d0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b3ed30_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b3db10_0, 0;
    %load/vec4 v0000021f81b3f7d0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b3ee70_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b3efb0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b3f050_0, 0;
    %load/vec4 v0000021f81b3f7d0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b3ed30_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b40130_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b3f690_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b3f550_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b3dbb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b3f550_0, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000021f81b3cfa0;
T_27 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b3fb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b3dd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3e330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b3f190_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000021f81b3dd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %jmp T_27.5;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b3e330_0, 0;
    %load/vec4 v0000021f81b3e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b3dd90_0, 0;
T_27.6 ;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0000021f81b3e510_0;
    %load/vec4 v0000021f81b3ea10_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b3edd0_0, 0;
    %load/vec4 v0000021f81b3dcf0_0;
    %load/vec4 v0000021f81b3ded0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b3e1f0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b3faf0_0, 0;
    %load/vec4 v0000021f81b3e510_0;
    %load/vec4 v0000021f81b3ded0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b3e150_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b3f190_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b3dd90_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b3e330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b3dd90_0, 0;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000021f81b42ab0;
T_28 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b403b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b404f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b412b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b41210_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000021f81b404f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b412b0_0, 0;
    %load/vec4 v0000021f81b40450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b404f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b41210_0, 0;
T_28.6 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0000021f81b41670_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b40810_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b41170_0, 0;
    %load/vec4 v0000021f81b41670_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b418f0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b41850_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b40310_0, 0;
    %load/vec4 v0000021f81b41670_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b40810_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b41990_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b41210_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b404f0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b412b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b404f0_0, 0;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000021f81b435a0;
T_29 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b41030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b40770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b40c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b40f90_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000021f81b40770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %jmp T_29.5;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b40c70_0, 0;
    %load/vec4 v0000021f81b40d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b40770_0, 0;
T_29.6 ;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0000021f81b3f870_0;
    %load/vec4 v0000021f81b40270_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b410d0_0, 0;
    %load/vec4 v0000021f81b3f910_0;
    %load/vec4 v0000021f81b3fa50_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b406d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b417b0_0, 0;
    %load/vec4 v0000021f81b3f870_0;
    %load/vec4 v0000021f81b3fa50_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b41710_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b40f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b40770_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b40c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b40770_0, 0;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000021f81b430f0;
T_30 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b4bfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4bb40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000021f81b4ccc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %jmp T_30.15;
T_30.2 ;
    %load/vec4 v0000021f81b4e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.16 ;
    %jmp T_30.15;
T_30.3 ;
    %load/vec4 v0000021f81b4c2c0_0;
    %assign/vec4 v0000021f81b4bd20_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v0000021f81b4bc80_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v0000021f81b4c0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.4 ;
    %load/vec4 v0000021f81b4cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0000021f81b4c180_0;
    %assign/vec4 v0000021f81b40b30_0, 0;
    %load/vec4 v0000021f81b4de40_0;
    %assign/vec4 v0000021f81b40db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.18 ;
    %jmp T_30.15;
T_30.5 ;
    %load/vec4 v0000021f81b4c5e0_0;
    %assign/vec4 v0000021f81b4bd20_0, 0;
    %load/vec4 v0000021f81b40950_0;
    %assign/vec4 v0000021f81b4bc80_0, 0;
    %load/vec4 v0000021f81b40590_0;
    %assign/vec4 v0000021f81b4c0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.6 ;
    %load/vec4 v0000021f81b4cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0000021f81b4c180_0;
    %assign/vec4 v0000021f81b4cc20_0, 0;
    %load/vec4 v0000021f81b4de40_0;
    %assign/vec4 v0000021f81b4dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.20 ;
    %jmp T_30.15;
T_30.7 ;
    %load/vec4 v0000021f81b4be60_0;
    %assign/vec4 v0000021f81b4bd20_0, 0;
    %load/vec4 v0000021f81b41350_0;
    %assign/vec4 v0000021f81b4bc80_0, 0;
    %load/vec4 v0000021f81b409f0_0;
    %assign/vec4 v0000021f81b4c0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.8 ;
    %load/vec4 v0000021f81b4cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0000021f81b4c180_0;
    %assign/vec4 v0000021f81b4d800_0, 0;
    %load/vec4 v0000021f81b4de40_0;
    %assign/vec4 v0000021f81b4c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4c220_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.22 ;
    %jmp T_30.15;
T_30.9 ;
    %load/vec4 v0000021f81b40a90_0;
    %assign/vec4 v0000021f81b4c900_0, 0;
    %load/vec4 v0000021f81b413f0_0;
    %assign/vec4 v0000021f81b4d8a0_0, 0;
    %load/vec4 v0000021f81b4cc20_0;
    %assign/vec4 v0000021f81b4db20_0, 0;
    %load/vec4 v0000021f81b4dbc0_0;
    %assign/vec4 v0000021f81b4dda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4bb40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.10 ;
    %load/vec4 v0000021f81b4ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0000021f81b4bf00_0;
    %assign/vec4 v0000021f81b4e020_0, 0;
    %load/vec4 v0000021f81b4df80_0;
    %assign/vec4 v0000021f81b4d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4bb40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.24 ;
    %jmp T_30.15;
T_30.11 ;
    %load/vec4 v0000021f81b4e020_0;
    %assign/vec4 v0000021f81b4c900_0, 0;
    %load/vec4 v0000021f81b4d620_0;
    %assign/vec4 v0000021f81b4d8a0_0, 0;
    %load/vec4 v0000021f81b4d800_0;
    %assign/vec4 v0000021f81b4db20_0, 0;
    %load/vec4 v0000021f81b4c040_0;
    %assign/vec4 v0000021f81b4dda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4bb40_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.12 ;
    %load/vec4 v0000021f81b4ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0000021f81b4bf00_0;
    %assign/vec4 v0000021f81b41490_0, 0;
    %load/vec4 v0000021f81b4df80_0;
    %assign/vec4 v0000021f81b41530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4bb40_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
T_30.26 ;
    %jmp T_30.15;
T_30.13 ;
    %load/vec4 v0000021f81b40b30_0;
    %load/vec4 v0000021f81b41490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b40db0_0;
    %load/vec4 v0000021f81b41530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021f81b4c360_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4d120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4ccc0_0, 0;
    %jmp T_30.15;
T_30.15 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000021f81b3d900;
T_31 ;
    %wait E_0000021f81a8a420;
    %load/vec4 v0000021f81b4e480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b540b0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b54330_0, 0, 255;
    %jmp T_31.5;
T_31.0 ;
    %load/vec4 v0000021f81b4cfe0_0;
    %store/vec4 v0000021f81b540b0_0, 0, 255;
    %load/vec4 v0000021f81b4d260_0;
    %store/vec4 v0000021f81b54330_0, 0, 255;
    %jmp T_31.5;
T_31.1 ;
    %load/vec4 v0000021f81b4d3a0_0;
    %store/vec4 v0000021f81b540b0_0, 0, 255;
    %load/vec4 v0000021f81b4d300_0;
    %store/vec4 v0000021f81b54330_0, 0, 255;
    %jmp T_31.5;
T_31.2 ;
    %load/vec4 v0000021f81b4d1c0_0;
    %store/vec4 v0000021f81b540b0_0, 0, 255;
    %load/vec4 v0000021f81b4d440_0;
    %store/vec4 v0000021f81b54330_0, 0, 255;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v0000021f81b4d080_0;
    %store/vec4 v0000021f81b540b0_0, 0, 255;
    %load/vec4 v0000021f81b4d760_0;
    %store/vec4 v0000021f81b54330_0, 0, 255;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000021f81b3d900;
T_32 ;
    %wait E_0000021f81a8a3a0;
    %load/vec4 v0000021f81b4e480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v0000021f81b545b0_0, 0, 252;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0000021f81b4efc0_0;
    %store/vec4 v0000021f81b545b0_0, 0, 252;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0000021f81b4f100_0;
    %store/vec4 v0000021f81b545b0_0, 0, 252;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0000021f81b4f1a0_0;
    %store/vec4 v0000021f81b545b0_0, 0, 252;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0000021f81b52b70_0;
    %store/vec4 v0000021f81b545b0_0, 0, 252;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000021f81b3d900;
T_33 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b4ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b53070_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000021f81b53070_0;
    %load/vec4 v0000021f81b4f060_0;
    %cmp/ne;
    %jmp/0xz  T_33.2, 4;
    %vpi_call 6 219 "$display", "[NODE %0d] DEBUG: State %0d -> %0d, process_index=%0d", P_0000021f8175f4f8, v0000021f81b53070_0, v0000021f81b4f060_0, v0000021f81b4e480_0 {0 0 0};
T_33.2 ;
    %load/vec4 v0000021f81b4f060_0;
    %assign/vec4 v0000021f81b53070_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000021f81b3d900;
T_34 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b4ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f6a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000021f81b53070_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021f81b4f6a0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000021f81b3d900;
T_35 ;
    %wait E_0000021f81a89960;
    %load/vec4 v0000021f81b53070_0;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %load/vec4 v0000021f81b53070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %jmp T_35.14;
T_35.0 ;
    %load/vec4 v0000021f81b52f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.15 ;
    %jmp T_35.14;
T_35.1 ;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.17 ;
    %jmp T_35.14;
T_35.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b4ed40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.19 ;
    %jmp T_35.14;
T_35.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %jmp T_35.14;
T_35.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %jmp T_35.14;
T_35.5 ;
    %load/vec4 v0000021f81b4cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.21 ;
    %jmp T_35.14;
T_35.6 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.23 ;
    %jmp T_35.14;
T_35.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b4e7a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.25 ;
    %jmp T_35.14;
T_35.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %jmp T_35.14;
T_35.9 ;
    %load/vec4 v0000021f81b4c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.27 ;
    %jmp T_35.14;
T_35.10 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
T_35.29 ;
    %jmp T_35.14;
T_35.11 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %vpi_call 6 253 "$display", "[NODE %0d] DEBUG_COMB: process_index=%0d > %0d, next_state=DONE", P_0000021f8175f4f8, v0000021f81b4e480_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_35.31 ;
    %jmp T_35.14;
T_35.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %jmp T_35.14;
T_35.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021f81b4f060_0, 0, 4;
    %jmp T_35.14;
T_35.14 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000021f81b3d900;
T_36 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b4ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4cf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b53d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b543d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b4dd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4e200_0, 0;
    %pushi/vec4 42, 0, 252;
    %assign/vec4 v0000021f81b4e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4ede0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b54510_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000021f81b4dd00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021f81b4dd00_0, 0;
    %load/vec4 v0000021f81b53070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_36.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_36.14, 6;
    %jmp T_36.15;
T_36.2 ;
    %load/vec4 v0000021f81b52f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %vpi_call 6 284 "$display", "[NODE %0d] Starting FROST DKG...", P_0000021f8175f4f8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4cf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b53d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b543d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b4dd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4e200_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v0000021f81b4ef20_0, 0;
T_36.16 ;
    %jmp T_36.15;
T_36.3 ;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_36.18, 5;
    %load/vec4 v0000021f81b4f2e0_0;
    %assign/vec4 v0000021f81b4e3e0_0, 0;
    %load/vec4 v0000021f81b4f2e0_0;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b4e660, 0, 4;
    %vpi_call 6 303 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_0000021f8175f4f8, v0000021f81b4e200_0, v0000021f81b4f2e0_0 {0 0 0};
    %load/vec4 v0000021f81b4e200_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b4e200_0, 0;
    %jmp T_36.19;
T_36.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4e200_0, 0;
T_36.19 ;
    %jmp T_36.15;
T_36.4 ;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000021f81b4ede0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.20, 8;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021f81b4e660, 4;
    %assign/vec4 v0000021f81b4eb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4ede0_0, 0;
    %jmp T_36.21;
T_36.20 ;
    %load/vec4 v0000021f81b4ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.22, 8;
    %load/vec4 v0000021f81b4eca0_0;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b4f9c0, 0, 4;
    %load/vec4 v0000021f81b4eac0_0;
    %load/vec4 v0000021f81b4e200_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b4e5c0, 0, 4;
    %vpi_call 6 318 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_0000021f8175f4f8, v0000021f81b4e200_0, v0000021f81b4eca0_0, v0000021f81b4eac0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4ede0_0, 0;
    %load/vec4 v0000021f81b4e200_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b4e200_0, 0;
T_36.22 ;
T_36.21 ;
    %jmp T_36.15;
T_36.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b4f9c0, 4;
    %assign/vec4 v0000021f81b4e520_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b4e5c0, 4;
    %assign/vec4 v0000021f81b4e980_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b4e660, 4;
    %assign/vec4 v0000021f81b4e700_0, 0;
    %vpi_call 6 329 "$display", "[NODE %0d] ZK proof generated (simplified)", P_0000021f8175f4f8 {0 0 0};
    %jmp T_36.15;
T_36.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b4f9c0, 4;
    %assign/vec4 v0000021f81b4cd60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b4e5c0, 4;
    %assign/vec4 v0000021f81b4ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4cf40_0, 0;
    %vpi_call 6 337 "$display", "[NODE %0d] Broadcast commitment", P_0000021f8175f4f8 {0 0 0};
    %jmp T_36.15;
T_36.7 ;
    %load/vec4 v0000021f81b4cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.24, 8;
    %vpi_call 6 342 "$display", "[NODE %0d] All commitments received", P_0000021f8175f4f8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.24 ;
    %jmp T_36.15;
T_36.8 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_36.26, 5;
    %vpi_call 6 350 "$display", "[NODE %0d] Verifying proof from node %0d", P_0000021f8175f4f8, v0000021f81b4e480_0 {0 0 0};
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %jmp T_36.27;
T_36.26 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_36.28, 4;
    %vpi_call 6 355 "$display", "[NODE %0d] All ZK proofs verified", P_0000021f8175f4f8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.28 ;
T_36.27 ;
    %jmp T_36.15;
T_36.9 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_36.30, 5;
    %load/vec4 v0000021f81b4f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.32, 8;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v0000021f81b4f920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4f600_0, 0;
    %jmp T_36.33;
T_36.32 ;
    %load/vec4 v0000021f81b4e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.34, 8;
    %load/vec4 v0000021f81b4e480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.39, 6;
    %jmp T_36.40;
T_36.36 ;
    %load/vec4 v0000021f81b4e340_0;
    %assign/vec4 v0000021f81b53a70_0, 0;
    %jmp T_36.40;
T_36.37 ;
    %load/vec4 v0000021f81b4e340_0;
    %assign/vec4 v0000021f81b53e30_0, 0;
    %jmp T_36.40;
T_36.38 ;
    %load/vec4 v0000021f81b4e340_0;
    %assign/vec4 v0000021f81b53930_0, 0;
    %jmp T_36.40;
T_36.39 ;
    %load/vec4 v0000021f81b4e340_0;
    %assign/vec4 v0000021f81b54010_0, 0;
    %jmp T_36.40;
T_36.40 ;
    %pop/vec4 1;
    %vpi_call 6 374 "$display", "[NODE %0d] Share for node %0d = %h", P_0000021f8175f4f8, v0000021f81b4e480_0, v0000021f81b4e340_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f600_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.34 ;
T_36.33 ;
T_36.30 ;
    %jmp T_36.15;
T_36.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b52850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b52c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b53d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b543d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %vpi_call 6 388 "$display", "[NODE %0d] Shares sent", P_0000021f8175f4f8 {0 0 0};
    %jmp T_36.15;
T_36.11 ;
    %load/vec4 v0000021f81b4c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.41, 8;
    %vpi_call 6 393 "$display", "[NODE %0d] All shares received", P_0000021f8175f4f8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.41 ;
    %jmp T_36.15;
T_36.12 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_36.43, 5;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.45, 4;
    %load/vec4 v0000021f81b54510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.47, 8;
    %load/vec4 v0000021f81b545b0_0;
    %assign/vec4 v0000021f81b531b0_0, 0;
    %pushi/vec4 1, 0, 252;
    %assign/vec4 v0000021f81b54650_0, 0;
    %load/vec4 v0000021f81b540b0_0;
    %assign/vec4 v0000021f81b52670_0, 0;
    %load/vec4 v0000021f81b54330_0;
    %assign/vec4 v0000021f81b54790_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b53250_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b54150_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b546f0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b52350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b54510_0, 0;
    %jmp T_36.48;
T_36.47 ;
    %load/vec4 v0000021f81b53570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.49, 8;
    %load/vec4 v0000021f81b52710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.51, 8;
    %vpi_call 6 416 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_0000021f8175f4f8, v0000021f81b4e480_0 {0 0 0};
    %jmp T_36.52;
T_36.51 ;
    %vpi_call 6 418 "$display", "[NODE %0d] VSS verified for share from node %0d", P_0000021f8175f4f8, v0000021f81b4e480_0 {0 0 0};
T_36.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b54510_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.49 ;
T_36.48 ;
    %jmp T_36.46;
T_36.45 ;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.46 ;
T_36.43 ;
    %jmp T_36.15;
T_36.13 ;
    %load/vec4 v0000021f81b4f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.53, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %vpi_call 6 434 "$display", "[NODE %0d] DEBUG: Entered ROUND2_DERIVE, reset process_index to 0", P_0000021f8175f4f8 {0 0 0};
    %jmp T_36.54;
T_36.53 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_36.55, 5;
    %load/vec4 v0000021f81b4ef20_0;
    %load/vec4 v0000021f81b545b0_0;
    %add;
    %assign/vec4 v0000021f81b4ef20_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %load/vec4 v0000021f81b4ef20_0;
    %load/vec4 v0000021f81b545b0_0;
    %add;
    %vpi_call 6 438 "$display", "[NODE %0d] DEBUG: ROUND2_DERIVE accumulating share %0d, accumulator=%h", P_0000021f8175f4f8, v0000021f81b4e480_0, S<0,vec4,u252> {1 0 0};
    %jmp T_36.56;
T_36.55 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %load/vec4 v0000021f81b4ef20_0;
    %assign/vec4 v0000021f81b4ee80_0, 0;
    %vpi_call 6 441 "$display", "[NODE %0d] Final secret share = %h", P_0000021f8175f4f8, v0000021f81b4ef20_0 {0 0 0};
    %load/vec4 v0000021f81b4cfe0_0;
    %assign/vec4 v0000021f81b4f420_0, 0;
    %load/vec4 v0000021f81b4d260_0;
    %assign/vec4 v0000021f81b4e8e0_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_36.59, 4;
    %load/vec4 v0000021f81b4f740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.61, 8;
    %load/vec4 v0000021f81b4f420_0;
    %assign/vec4 v0000021f81b4f240_0, 0;
    %load/vec4 v0000021f81b4e8e0_0;
    %assign/vec4 v0000021f81b4f560_0, 0;
    %load/vec4 v0000021f81b4d3a0_0;
    %assign/vec4 v0000021f81b4f4c0_0, 0;
    %load/vec4 v0000021f81b4d300_0;
    %assign/vec4 v0000021f81b4f7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %jmp T_36.62;
T_36.61 ;
    %load/vec4 v0000021f81b4ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.63, 8;
    %load/vec4 v0000021f81b4e840_0;
    %assign/vec4 v0000021f81b4f420_0, 0;
    %load/vec4 v0000021f81b4f880_0;
    %assign/vec4 v0000021f81b4e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.63 ;
T_36.62 ;
    %jmp T_36.60;
T_36.59 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_36.65, 4;
    %load/vec4 v0000021f81b4f740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.67, 8;
    %load/vec4 v0000021f81b4f420_0;
    %assign/vec4 v0000021f81b4f240_0, 0;
    %load/vec4 v0000021f81b4e8e0_0;
    %assign/vec4 v0000021f81b4f560_0, 0;
    %load/vec4 v0000021f81b4d1c0_0;
    %assign/vec4 v0000021f81b4f4c0_0, 0;
    %load/vec4 v0000021f81b4d440_0;
    %assign/vec4 v0000021f81b4f7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %jmp T_36.68;
T_36.67 ;
    %load/vec4 v0000021f81b4ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.69, 8;
    %load/vec4 v0000021f81b4e840_0;
    %assign/vec4 v0000021f81b4f420_0, 0;
    %load/vec4 v0000021f81b4f880_0;
    %assign/vec4 v0000021f81b4e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %load/vec4 v0000021f81b4e480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
T_36.69 ;
T_36.68 ;
    %jmp T_36.66;
T_36.65 ;
    %load/vec4 v0000021f81b4e480_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_36.71, 4;
    %load/vec4 v0000021f81b4f740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.73, 8;
    %load/vec4 v0000021f81b4f420_0;
    %assign/vec4 v0000021f81b4f240_0, 0;
    %load/vec4 v0000021f81b4e8e0_0;
    %assign/vec4 v0000021f81b4f560_0, 0;
    %load/vec4 v0000021f81b4d080_0;
    %assign/vec4 v0000021f81b4f4c0_0, 0;
    %load/vec4 v0000021f81b4d760_0;
    %assign/vec4 v0000021f81b4f7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %jmp T_36.74;
T_36.73 ;
    %load/vec4 v0000021f81b4ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.75, 8;
    %load/vec4 v0000021f81b4e840_0;
    %assign/vec4 v0000021f81b4f420_0, 0;
    %load/vec4 v0000021f81b4f880_0;
    %assign/vec4 v0000021f81b4e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4f740_0, 0;
    %vpi_call 6 488 "$display", "[NODE %0d] Group key = (%h, %h)", P_0000021f8175f4f8, v0000021f81b4e840_0, v0000021f81b4f880_0 {0 0 0};
    %vpi_call 6 489 "$display", "[NODE %0d] All operations complete!", P_0000021f8175f4f8 {0 0 0};
    %vpi_call 6 490 "$display", "[NODE %0d] DEBUG: Before assignment, process_index=%0d", P_0000021f8175f4f8, v0000021f81b4e480_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b4e480_0, 0;
    %vpi_call 6 492 "$display", "[NODE %0d] DEBUG: Assigned process_index <= %0d", P_0000021f8175f4f8, 32'sb00000000000000000000000000001000 {0 0 0};
T_36.75 ;
T_36.74 ;
    %jmp T_36.72;
T_36.71 ;
    %vpi_call 6 496 "$display", "[NODE %0d] DEBUG: In ROUND2_DERIVE with process_index=%0d, waiting for state transition", P_0000021f8175f4f8, v0000021f81b4e480_0 {0 0 0};
T_36.72 ;
T_36.66 ;
T_36.60 ;
T_36.58 ;
T_36.56 ;
T_36.54 ;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4f380_0, 0;
    %vpi_call 6 502 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_0000021f8175f4f8, v0000021f81b4dd00_0 {0 0 0};
    %jmp T_36.15;
T_36.15 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000021f81b43410;
T_37 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b52ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b54290_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000021f81b55230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %jmp T_37.8;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b54290_0, 0;
    %load/vec4 v0000021f81b563b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.9, 8;
    %load/vec4 v0000021f81b53f70_0;
    %assign/vec4 v0000021f81b54470_0, 0;
    %load/vec4 v0000021f81b55eb0_0;
    %assign/vec4 v0000021f81b54ab0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
T_37.9 ;
    %jmp T_37.8;
T_37.3 ;
    %load/vec4 v0000021f81b52990_0;
    %assign/vec4 v0000021f81b56e50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %jmp T_37.8;
T_37.4 ;
    %load/vec4 v0000021f81b56e50_0;
    %load/vec4 v0000021f81b53cf0_0;
    %add;
    %assign/vec4 v0000021f81b53b10_0, 0;
    %load/vec4 v0000021f81b56e50_0;
    %load/vec4 v0000021f81b53cf0_0;
    %add;
    %assign/vec4 v0000021f81b54470_0, 0;
    %load/vec4 v0000021f81b55eb0_0;
    %assign/vec4 v0000021f81b54ab0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %jmp T_37.8;
T_37.5 ;
    %load/vec4 v0000021f81b52990_0;
    %assign/vec4 v0000021f81b56e50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %jmp T_37.8;
T_37.6 ;
    %load/vec4 v0000021f81b56e50_0;
    %load/vec4 v0000021f81b53c50_0;
    %add;
    %assign/vec4 v0000021f81b53b10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0000021f81b53b10_0;
    %assign/vec4 v0000021f81b52530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b54290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b55230_0, 0;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000021f81b41b10;
T_38 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b54fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b56ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b555f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000021f81b56ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %jmp T_38.5;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57210_0, 0;
    %load/vec4 v0000021f81b568b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b56ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b555f0_0, 0;
T_38.6 ;
    %jmp T_38.5;
T_38.3 ;
    %load/vec4 v0000021f81b55690_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b55f50_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b56270_0, 0;
    %load/vec4 v0000021f81b55690_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b54b50_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b552d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b56770_0, 0;
    %load/vec4 v0000021f81b55690_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b55f50_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b57030_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b555f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b56ef0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b56ef0_0, 0;
    %jmp T_38.5;
T_38.5 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000021f81b43280;
T_39 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b52fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b536b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b528f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b52df0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000021f81b536b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %jmp T_39.5;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b528f0_0, 0;
    %load/vec4 v0000021f81b53610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b536b0_0, 0;
T_39.6 ;
    %jmp T_39.5;
T_39.3 ;
    %load/vec4 v0000021f81b54830_0;
    %load/vec4 v0000021f81b53ed0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b534d0_0, 0;
    %load/vec4 v0000021f81b52cb0_0;
    %load/vec4 v0000021f81b53390_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b52d50_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b548d0_0, 0;
    %load/vec4 v0000021f81b54830_0;
    %load/vec4 v0000021f81b53390_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b53430_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b52df0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b536b0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b528f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b536b0_0, 0;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000021f81b42c40;
T_40 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b55910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b55af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b56810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b55190_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000021f81b55af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.5;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b56810_0, 0;
    %load/vec4 v0000021f81b55a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b55af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b55190_0, 0;
T_40.6 ;
    %jmp T_40.5;
T_40.3 ;
    %load/vec4 v0000021f81b559b0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b56090_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b550f0_0, 0;
    %load/vec4 v0000021f81b559b0_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b56130_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b557d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b56310_0, 0;
    %load/vec4 v0000021f81b559b0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b56090_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b56d10_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b55190_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b55af0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b56810_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b55af0_0, 0;
    %jmp T_40.5;
T_40.5 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000021f81b41e30;
T_41 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b57170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b564f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b55050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b570d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000021f81b564f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b55050_0, 0;
    %load/vec4 v0000021f81b55410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b564f0_0, 0;
T_41.6 ;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0000021f81b55ff0_0;
    %load/vec4 v0000021f81b54bf0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b54e70_0, 0;
    %load/vec4 v0000021f81b56f90_0;
    %load/vec4 v0000021f81b55e10_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b56950_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b55550_0, 0;
    %load/vec4 v0000021f81b55ff0_0;
    %load/vec4 v0000021f81b55e10_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b54c90_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b570d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b564f0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b55050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b564f0_0, 0;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000021f81b41ca0;
T_42 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b51e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51ef0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000021f81b50b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %jmp T_42.15;
T_42.2 ;
    %load/vec4 v0000021f81b4ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b52030_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.16 ;
    %jmp T_42.15;
T_42.3 ;
    %load/vec4 v0000021f81b50a50_0;
    %assign/vec4 v0000021f81b50230_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v0000021f81b50050_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v0000021f81b50370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.4 ;
    %load/vec4 v0000021f81b500f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.18, 8;
    %load/vec4 v0000021f81b51450_0;
    %assign/vec4 v0000021f81b56db0_0, 0;
    %load/vec4 v0000021f81b520d0_0;
    %assign/vec4 v0000021f81b56630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.18 ;
    %jmp T_42.15;
T_42.5 ;
    %load/vec4 v0000021f81b578f0_0;
    %assign/vec4 v0000021f81b50230_0, 0;
    %load/vec4 v0000021f81b561d0_0;
    %assign/vec4 v0000021f81b50050_0, 0;
    %load/vec4 v0000021f81b55b90_0;
    %assign/vec4 v0000021f81b50370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.6 ;
    %load/vec4 v0000021f81b500f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.20, 8;
    %load/vec4 v0000021f81b51450_0;
    %assign/vec4 v0000021f81b575d0_0, 0;
    %load/vec4 v0000021f81b520d0_0;
    %assign/vec4 v0000021f81b573f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.20 ;
    %jmp T_42.15;
T_42.7 ;
    %load/vec4 v0000021f81b57490_0;
    %assign/vec4 v0000021f81b50230_0, 0;
    %load/vec4 v0000021f81b55c30_0;
    %assign/vec4 v0000021f81b50050_0, 0;
    %load/vec4 v0000021f81b55cd0_0;
    %assign/vec4 v0000021f81b50370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.8 ;
    %load/vec4 v0000021f81b500f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.22, 8;
    %load/vec4 v0000021f81b51450_0;
    %assign/vec4 v0000021f81b57710_0, 0;
    %load/vec4 v0000021f81b520d0_0;
    %assign/vec4 v0000021f81b57850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51f90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.22 ;
    %jmp T_42.15;
T_42.9 ;
    %load/vec4 v0000021f81b56590_0;
    %assign/vec4 v0000021f81b50e10_0, 0;
    %load/vec4 v0000021f81b56b30_0;
    %assign/vec4 v0000021f81b513b0_0, 0;
    %load/vec4 v0000021f81b575d0_0;
    %assign/vec4 v0000021f81b4fc90_0, 0;
    %load/vec4 v0000021f81b573f0_0;
    %assign/vec4 v0000021f81b51c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b51ef0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.10 ;
    %load/vec4 v0000021f81b50eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.24, 8;
    %load/vec4 v0000021f81b50410_0;
    %assign/vec4 v0000021f81b50cd0_0, 0;
    %load/vec4 v0000021f81b51130_0;
    %assign/vec4 v0000021f81b502d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.24 ;
    %jmp T_42.15;
T_42.11 ;
    %load/vec4 v0000021f81b50cd0_0;
    %assign/vec4 v0000021f81b50e10_0, 0;
    %load/vec4 v0000021f81b502d0_0;
    %assign/vec4 v0000021f81b513b0_0, 0;
    %load/vec4 v0000021f81b57710_0;
    %assign/vec4 v0000021f81b4fc90_0, 0;
    %load/vec4 v0000021f81b57850_0;
    %assign/vec4 v0000021f81b51c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b51ef0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.12 ;
    %load/vec4 v0000021f81b50eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.26, 8;
    %load/vec4 v0000021f81b50410_0;
    %assign/vec4 v0000021f81b55d70_0, 0;
    %load/vec4 v0000021f81b51130_0;
    %assign/vec4 v0000021f81b569f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b51ef0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
T_42.26 ;
    %jmp T_42.15;
T_42.13 ;
    %load/vec4 v0000021f81b56db0_0;
    %load/vec4 v0000021f81b55d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b56630_0;
    %load/vec4 v0000021f81b569f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021f81b52030_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b50b90_0, 0;
    %jmp T_42.15;
T_42.15 ;
    %pop/vec4 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000021f81b43730;
T_43 ;
    %wait E_0000021f81a89a60;
    %load/vec4 v0000021f81b5bee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b5acc0_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b5bb20_0, 0, 255;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v0000021f81b4ffb0_0;
    %store/vec4 v0000021f81b5acc0_0, 0, 255;
    %load/vec4 v0000021f81b514f0_0;
    %store/vec4 v0000021f81b5bb20_0, 0, 255;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v0000021f81b51b30_0;
    %store/vec4 v0000021f81b5acc0_0, 0, 255;
    %load/vec4 v0000021f81b51630_0;
    %store/vec4 v0000021f81b5bb20_0, 0, 255;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v0000021f81b50550_0;
    %store/vec4 v0000021f81b5acc0_0, 0, 255;
    %load/vec4 v0000021f81b50730_0;
    %store/vec4 v0000021f81b5bb20_0, 0, 255;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v0000021f81b50690_0;
    %store/vec4 v0000021f81b5acc0_0, 0, 255;
    %load/vec4 v0000021f81b51db0_0;
    %store/vec4 v0000021f81b5bb20_0, 0, 255;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000021f81b43730;
T_44 ;
    %wait E_0000021f81a89a20;
    %load/vec4 v0000021f81b5bee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v0000021f81b5b620_0, 0, 252;
    %jmp T_44.5;
T_44.0 ;
    %load/vec4 v0000021f81b5b580_0;
    %store/vec4 v0000021f81b5b620_0, 0, 252;
    %jmp T_44.5;
T_44.1 ;
    %load/vec4 v0000021f81b5b080_0;
    %store/vec4 v0000021f81b5b620_0, 0, 252;
    %jmp T_44.5;
T_44.2 ;
    %load/vec4 v0000021f81b5a5e0_0;
    %store/vec4 v0000021f81b5b620_0, 0, 252;
    %jmp T_44.5;
T_44.3 ;
    %load/vec4 v0000021f81b5a9a0_0;
    %store/vec4 v0000021f81b5b620_0, 0, 252;
    %jmp T_44.5;
T_44.5 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000021f81b43730;
T_45 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5c2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5c480_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000021f81b5c480_0;
    %load/vec4 v0000021f81b51950_0;
    %cmp/ne;
    %jmp/0xz  T_45.2, 4;
    %vpi_call 6 219 "$display", "[NODE %0d] DEBUG: State %0d -> %0d, process_index=%0d", P_0000021f8180c5a8, v0000021f81b5c480_0, v0000021f81b51950_0, v0000021f81b5bee0_0 {0 0 0};
T_45.2 ;
    %load/vec4 v0000021f81b51950_0;
    %assign/vec4 v0000021f81b5c480_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000021f81b43730;
T_46 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5c2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c200_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000021f81b5c480_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021f81b5c200_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000021f81b43730;
T_47 ;
    %wait E_0000021f81a89b20;
    %load/vec4 v0000021f81b5c480_0;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %load/vec4 v0000021f81b5c480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %jmp T_47.14;
T_47.0 ;
    %load/vec4 v0000021f81b5ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.15 ;
    %jmp T_47.14;
T_47.1 ;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_47.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.17 ;
    %jmp T_47.14;
T_47.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b5a720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.19 ;
    %jmp T_47.14;
T_47.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %jmp T_47.14;
T_47.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %jmp T_47.14;
T_47.5 ;
    %load/vec4 v0000021f81b511d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.21 ;
    %jmp T_47.14;
T_47.6 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_47.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.23 ;
    %jmp T_47.14;
T_47.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b5b800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.25 ;
    %jmp T_47.14;
T_47.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %jmp T_47.14;
T_47.9 ;
    %load/vec4 v0000021f81b518b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.27 ;
    %jmp T_47.14;
T_47.10 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_47.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
T_47.29 ;
    %jmp T_47.14;
T_47.11 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %vpi_call 6 253 "$display", "[NODE %0d] DEBUG_COMB: process_index=%0d > %0d, next_state=DONE", P_0000021f8180c5a8, v0000021f81b5bee0_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_47.31 ;
    %jmp T_47.14;
T_47.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %jmp T_47.14;
T_47.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021f81b51950_0, 0, 4;
    %jmp T_47.14;
T_47.14 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000021f81b43730;
T_48 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5c2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4fd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5aa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b50af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b509b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4fbf0_0, 0;
    %pushi/vec4 43, 0, 252;
    %assign/vec4 v0000021f81b5b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5a900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5b440_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000021f81b509b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021f81b509b0_0, 0;
    %load/vec4 v0000021f81b5c480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_48.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_48.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_48.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_48.14, 6;
    %jmp T_48.15;
T_48.2 ;
    %load/vec4 v0000021f81b5ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.16, 8;
    %vpi_call 6 284 "$display", "[NODE %0d] Starting FROST DKG...", P_0000021f8180c5a8 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b4fd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5b3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5aa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b50af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b509b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4fbf0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v0000021f81b5a360_0, 0;
T_48.16 ;
    %jmp T_48.15;
T_48.3 ;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_48.18, 5;
    %load/vec4 v0000021f81b5a4a0_0;
    %assign/vec4 v0000021f81b5b940_0, 0;
    %load/vec4 v0000021f81b5a4a0_0;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b5c7a0, 0, 4;
    %vpi_call 6 303 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_0000021f8180c5a8, v0000021f81b4fbf0_0, v0000021f81b5a4a0_0 {0 0 0};
    %load/vec4 v0000021f81b4fbf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b4fbf0_0, 0;
    %jmp T_48.19;
T_48.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b4fbf0_0, 0;
T_48.19 ;
    %jmp T_48.15;
T_48.4 ;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000021f81b5a900_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.20, 8;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021f81b5c7a0, 4;
    %assign/vec4 v0000021f81b5b9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5a900_0, 0;
    %jmp T_48.21;
T_48.20 ;
    %load/vec4 v0000021f81b5a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.22, 8;
    %load/vec4 v0000021f81b5b8a0_0;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b50d70, 0, 4;
    %load/vec4 v0000021f81b5be40_0;
    %load/vec4 v0000021f81b4fbf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b50ff0, 0, 4;
    %vpi_call 6 318 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_0000021f8180c5a8, v0000021f81b4fbf0_0, v0000021f81b5b8a0_0, v0000021f81b5be40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5a900_0, 0;
    %load/vec4 v0000021f81b4fbf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b4fbf0_0, 0;
T_48.22 ;
T_48.21 ;
    %jmp T_48.15;
T_48.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b50d70, 4;
    %assign/vec4 v0000021f81b5a860_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b50ff0, 4;
    %assign/vec4 v0000021f81b5b300_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b5c7a0, 4;
    %assign/vec4 v0000021f81b5a540_0, 0;
    %vpi_call 6 329 "$display", "[NODE %0d] ZK proof generated (simplified)", P_0000021f8180c5a8 {0 0 0};
    %jmp T_48.15;
T_48.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b50d70, 4;
    %assign/vec4 v0000021f81b51310_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b50ff0, 4;
    %assign/vec4 v0000021f81b4fe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b4fd30_0, 0;
    %vpi_call 6 337 "$display", "[NODE %0d] Broadcast commitment", P_0000021f8180c5a8 {0 0 0};
    %jmp T_48.15;
T_48.7 ;
    %load/vec4 v0000021f81b511d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.24, 8;
    %vpi_call 6 342 "$display", "[NODE %0d] All commitments received", P_0000021f8180c5a8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.24 ;
    %jmp T_48.15;
T_48.8 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_48.26, 5;
    %vpi_call 6 350 "$display", "[NODE %0d] Verifying proof from node %0d", P_0000021f8180c5a8, v0000021f81b5bee0_0 {0 0 0};
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %jmp T_48.27;
T_48.26 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_48.28, 4;
    %vpi_call 6 355 "$display", "[NODE %0d] All ZK proofs verified", P_0000021f8180c5a8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.28 ;
T_48.27 ;
    %jmp T_48.15;
T_48.9 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_48.30, 5;
    %load/vec4 v0000021f81b5c160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.32, 8;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v0000021f81b5a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5c160_0, 0;
    %jmp T_48.33;
T_48.32 ;
    %load/vec4 v0000021f81b5b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.34, 8;
    %load/vec4 v0000021f81b5bee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.39, 6;
    %jmp T_48.40;
T_48.36 ;
    %load/vec4 v0000021f81b5a400_0;
    %assign/vec4 v0000021f81b5b6c0_0, 0;
    %jmp T_48.40;
T_48.37 ;
    %load/vec4 v0000021f81b5a400_0;
    %assign/vec4 v0000021f81b5ba80_0, 0;
    %jmp T_48.40;
T_48.38 ;
    %load/vec4 v0000021f81b5a400_0;
    %assign/vec4 v0000021f81b5ad60_0, 0;
    %jmp T_48.40;
T_48.39 ;
    %load/vec4 v0000021f81b5a400_0;
    %assign/vec4 v0000021f81b5c5c0_0, 0;
    %jmp T_48.40;
T_48.40 ;
    %pop/vec4 1;
    %vpi_call 6 374 "$display", "[NODE %0d] Share for node %0d = %h", P_0000021f8180c5a8, v0000021f81b5bee0_0, v0000021f81b5a400_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c160_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.34 ;
T_48.33 ;
T_48.30 ;
    %jmp T_48.15;
T_48.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5aa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5ab80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %vpi_call 6 388 "$display", "[NODE %0d] Shares sent", P_0000021f8180c5a8 {0 0 0};
    %jmp T_48.15;
T_48.11 ;
    %load/vec4 v0000021f81b518b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.41, 8;
    %vpi_call 6 393 "$display", "[NODE %0d] All shares received", P_0000021f8180c5a8 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.41 ;
    %jmp T_48.15;
T_48.12 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_48.43, 5;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_48.45, 4;
    %load/vec4 v0000021f81b5b440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.47, 8;
    %load/vec4 v0000021f81b5b620_0;
    %assign/vec4 v0000021f81b5bc60_0, 0;
    %pushi/vec4 2, 0, 252;
    %assign/vec4 v0000021f81b5c3e0_0, 0;
    %load/vec4 v0000021f81b5acc0_0;
    %assign/vec4 v0000021f81b5cac0_0, 0;
    %load/vec4 v0000021f81b5bb20_0;
    %assign/vec4 v0000021f81b5bd00_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b5aea0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b5c840_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b5c520_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b5bda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5b440_0, 0;
    %jmp T_48.48;
T_48.47 ;
    %load/vec4 v0000021f81b5c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.49, 8;
    %load/vec4 v0000021f81b5bf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.51, 8;
    %vpi_call 6 416 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_0000021f8180c5a8, v0000021f81b5bee0_0 {0 0 0};
    %jmp T_48.52;
T_48.51 ;
    %vpi_call 6 418 "$display", "[NODE %0d] VSS verified for share from node %0d", P_0000021f8180c5a8, v0000021f81b5bee0_0 {0 0 0};
T_48.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5b440_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.49 ;
T_48.48 ;
    %jmp T_48.46;
T_48.45 ;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.46 ;
T_48.43 ;
    %jmp T_48.15;
T_48.13 ;
    %load/vec4 v0000021f81b5c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.53, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %vpi_call 6 434 "$display", "[NODE %0d] DEBUG: Entered ROUND2_DERIVE, reset process_index to 0", P_0000021f8180c5a8 {0 0 0};
    %jmp T_48.54;
T_48.53 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_48.55, 5;
    %load/vec4 v0000021f81b5a360_0;
    %load/vec4 v0000021f81b5b620_0;
    %add;
    %assign/vec4 v0000021f81b5a360_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %load/vec4 v0000021f81b5a360_0;
    %load/vec4 v0000021f81b5b620_0;
    %add;
    %vpi_call 6 438 "$display", "[NODE %0d] DEBUG: ROUND2_DERIVE accumulating share %0d, accumulator=%h", P_0000021f8180c5a8, v0000021f81b5bee0_0, S<0,vec4,u252> {1 0 0};
    %jmp T_48.56;
T_48.55 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_48.57, 4;
    %load/vec4 v0000021f81b5a360_0;
    %assign/vec4 v0000021f81b5c700_0, 0;
    %vpi_call 6 441 "$display", "[NODE %0d] Final secret share = %h", P_0000021f8180c5a8, v0000021f81b5a360_0 {0 0 0};
    %load/vec4 v0000021f81b4ffb0_0;
    %assign/vec4 v0000021f81b50c30_0, 0;
    %load/vec4 v0000021f81b514f0_0;
    %assign/vec4 v0000021f81b516d0_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %jmp T_48.58;
T_48.57 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_48.59, 4;
    %load/vec4 v0000021f81b5c0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.61, 8;
    %load/vec4 v0000021f81b50c30_0;
    %assign/vec4 v0000021f81b51090_0, 0;
    %load/vec4 v0000021f81b516d0_0;
    %assign/vec4 v0000021f81b51590_0, 0;
    %load/vec4 v0000021f81b51b30_0;
    %assign/vec4 v0000021f81b51bd0_0, 0;
    %load/vec4 v0000021f81b51630_0;
    %assign/vec4 v0000021f81b519f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %jmp T_48.62;
T_48.61 ;
    %load/vec4 v0000021f81b5a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.63, 8;
    %load/vec4 v0000021f81b51a90_0;
    %assign/vec4 v0000021f81b50c30_0, 0;
    %load/vec4 v0000021f81b51d10_0;
    %assign/vec4 v0000021f81b516d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.63 ;
T_48.62 ;
    %jmp T_48.60;
T_48.59 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_48.65, 4;
    %load/vec4 v0000021f81b5c0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.67, 8;
    %load/vec4 v0000021f81b50c30_0;
    %assign/vec4 v0000021f81b51090_0, 0;
    %load/vec4 v0000021f81b516d0_0;
    %assign/vec4 v0000021f81b51590_0, 0;
    %load/vec4 v0000021f81b50550_0;
    %assign/vec4 v0000021f81b51bd0_0, 0;
    %load/vec4 v0000021f81b50730_0;
    %assign/vec4 v0000021f81b519f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %jmp T_48.68;
T_48.67 ;
    %load/vec4 v0000021f81b5a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.69, 8;
    %load/vec4 v0000021f81b51a90_0;
    %assign/vec4 v0000021f81b50c30_0, 0;
    %load/vec4 v0000021f81b51d10_0;
    %assign/vec4 v0000021f81b516d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %load/vec4 v0000021f81b5bee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
T_48.69 ;
T_48.68 ;
    %jmp T_48.66;
T_48.65 ;
    %load/vec4 v0000021f81b5bee0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_48.71, 4;
    %load/vec4 v0000021f81b5c0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.73, 8;
    %load/vec4 v0000021f81b50c30_0;
    %assign/vec4 v0000021f81b51090_0, 0;
    %load/vec4 v0000021f81b516d0_0;
    %assign/vec4 v0000021f81b51590_0, 0;
    %load/vec4 v0000021f81b50690_0;
    %assign/vec4 v0000021f81b51bd0_0, 0;
    %load/vec4 v0000021f81b51db0_0;
    %assign/vec4 v0000021f81b519f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %jmp T_48.74;
T_48.73 ;
    %load/vec4 v0000021f81b5a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.75, 8;
    %load/vec4 v0000021f81b51a90_0;
    %assign/vec4 v0000021f81b50c30_0, 0;
    %load/vec4 v0000021f81b51d10_0;
    %assign/vec4 v0000021f81b516d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5c0c0_0, 0;
    %vpi_call 6 488 "$display", "[NODE %0d] Group key = (%h, %h)", P_0000021f8180c5a8, v0000021f81b51a90_0, v0000021f81b51d10_0 {0 0 0};
    %vpi_call 6 489 "$display", "[NODE %0d] All operations complete!", P_0000021f8180c5a8 {0 0 0};
    %vpi_call 6 490 "$display", "[NODE %0d] DEBUG: Before assignment, process_index=%0d", P_0000021f8180c5a8, v0000021f81b5bee0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b5bee0_0, 0;
    %vpi_call 6 492 "$display", "[NODE %0d] DEBUG: Assigned process_index <= %0d", P_0000021f8180c5a8, 32'sb00000000000000000000000000001000 {0 0 0};
T_48.75 ;
T_48.74 ;
    %jmp T_48.72;
T_48.71 ;
    %vpi_call 6 496 "$display", "[NODE %0d] DEBUG: In ROUND2_DERIVE with process_index=%0d, waiting for state transition", P_0000021f8180c5a8, v0000021f81b5bee0_0 {0 0 0};
T_48.72 ;
T_48.66 ;
T_48.60 ;
T_48.58 ;
T_48.56 ;
T_48.54 ;
    %jmp T_48.15;
T_48.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b50af0_0, 0;
    %vpi_call 6 502 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_0000021f8180c5a8, v0000021f81b509b0_0 {0 0 0};
    %jmp T_48.15;
T_48.15 ;
    %pop/vec4 1;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000021f81b42470;
T_49 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5dce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ee60_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000021f81b5dd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %jmp T_49.8;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ee60_0, 0;
    %load/vec4 v0000021f81b5e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.9, 8;
    %load/vec4 v0000021f81b5ef00_0;
    %assign/vec4 v0000021f81b5dc40_0, 0;
    %load/vec4 v0000021f81b5e640_0;
    %assign/vec4 v0000021f81b5d920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
T_49.9 ;
    %jmp T_49.8;
T_49.3 ;
    %load/vec4 v0000021f81b5e280_0;
    %assign/vec4 v0000021f81b5e0a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %jmp T_49.8;
T_49.4 ;
    %load/vec4 v0000021f81b5e0a0_0;
    %load/vec4 v0000021f81b5d560_0;
    %add;
    %assign/vec4 v0000021f81b5e6e0_0, 0;
    %load/vec4 v0000021f81b5e0a0_0;
    %load/vec4 v0000021f81b5d560_0;
    %add;
    %assign/vec4 v0000021f81b5dc40_0, 0;
    %load/vec4 v0000021f81b5e640_0;
    %assign/vec4 v0000021f81b5d920_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %jmp T_49.8;
T_49.5 ;
    %load/vec4 v0000021f81b5e280_0;
    %assign/vec4 v0000021f81b5e0a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %jmp T_49.8;
T_49.6 ;
    %load/vec4 v0000021f81b5e0a0_0;
    %load/vec4 v0000021f81b5d9c0_0;
    %add;
    %assign/vec4 v0000021f81b5e6e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %jmp T_49.8;
T_49.7 ;
    %load/vec4 v0000021f81b5e6e0_0;
    %assign/vec4 v0000021f81b5cfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5ee60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b5dd80_0, 0;
    %jmp T_49.8;
T_49.8 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000021f81b422e0;
T_50 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5d740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b5dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ce80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5d420_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000021f81b5dec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %jmp T_50.5;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5ce80_0, 0;
    %load/vec4 v0000021f81b5d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b5dec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5d420_0, 0;
T_50.6 ;
    %jmp T_50.5;
T_50.3 ;
    %load/vec4 v0000021f81b5eb40_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b5f2c0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b5de20_0, 0;
    %load/vec4 v0000021f81b5eb40_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b5d600_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b5df60_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b5cc00_0, 0;
    %load/vec4 v0000021f81b5eb40_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b5f2c0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b5d240_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b5d420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b5dec0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5ce80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b5dec0_0, 0;
    %jmp T_50.5;
T_50.5 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000021f81b41fc0;
T_51 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5e820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b5db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5e780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5d2e0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000021f81b5db00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %jmp T_51.5;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5e780_0, 0;
    %load/vec4 v0000021f81b5eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b5db00_0, 0;
T_51.6 ;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0000021f81b5c8e0_0;
    %load/vec4 v0000021f81b5b260_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b5ca20_0, 0;
    %load/vec4 v0000021f81b5b120_0;
    %load/vec4 v0000021f81b5c020_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b5f040_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b5da60_0, 0;
    %load/vec4 v0000021f81b5c8e0_0;
    %load/vec4 v0000021f81b5c020_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b5c980_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b5d2e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b5db00_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5e780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b5db00_0, 0;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000021f81b42f60;
T_52 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5f860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b59c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5fa40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5f9a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000021f81b59c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %jmp T_52.5;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5fa40_0, 0;
    %load/vec4 v0000021f81b5f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b59c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5f9a0_0, 0;
T_52.6 ;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v0000021f81b5f400_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b5d1a0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b5f680_0, 0;
    %load/vec4 v0000021f81b5f400_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b5f360_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b5f540_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b5f4a0_0, 0;
    %load/vec4 v0000021f81b5f400_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b5d1a0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b5f720_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b5f9a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b59c80_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5fa40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b59c80_0, 0;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000021f81b42790;
T_53 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5cd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b5cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5cb60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b5f180_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000021f81b5cf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %jmp T_53.5;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5cb60_0, 0;
    %load/vec4 v0000021f81b5cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b5cf20_0, 0;
T_53.6 ;
    %jmp T_53.5;
T_53.3 ;
    %load/vec4 v0000021f81b5cca0_0;
    %load/vec4 v0000021f81b5e3c0_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b5e5a0_0, 0;
    %load/vec4 v0000021f81b5edc0_0;
    %load/vec4 v0000021f81b5e460_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b5ec80_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b5efa0_0, 0;
    %load/vec4 v0000021f81b5cca0_0;
    %load/vec4 v0000021f81b5e460_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b5ebe0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b5f180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b5cf20_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5cb60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b5cf20_0, 0;
    %jmp T_53.5;
T_53.5 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000021f81b42600;
T_54 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b5a2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b586a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b58600_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000021f81b5a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %jmp T_54.15;
T_54.2 ;
    %load/vec4 v0000021f81b59280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b586a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.16 ;
    %jmp T_54.15;
T_54.3 ;
    %load/vec4 v0000021f81b57e80_0;
    %assign/vec4 v0000021f81b59960_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v0000021f81b59780_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v0000021f81b59aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.4 ;
    %load/vec4 v0000021f81b591e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.18, 8;
    %load/vec4 v0000021f81b58b00_0;
    %assign/vec4 v0000021f81b59140_0, 0;
    %load/vec4 v0000021f81b59fa0_0;
    %assign/vec4 v0000021f81b59000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.18 ;
    %jmp T_54.15;
T_54.5 ;
    %load/vec4 v0000021f81b58c40_0;
    %assign/vec4 v0000021f81b59960_0, 0;
    %load/vec4 v0000021f81b58100_0;
    %assign/vec4 v0000021f81b59780_0, 0;
    %load/vec4 v0000021f81b59a00_0;
    %assign/vec4 v0000021f81b59aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.6 ;
    %load/vec4 v0000021f81b591e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.20, 8;
    %load/vec4 v0000021f81b58b00_0;
    %assign/vec4 v0000021f81b58380_0, 0;
    %load/vec4 v0000021f81b59fa0_0;
    %assign/vec4 v0000021f81b59e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.20 ;
    %jmp T_54.15;
T_54.7 ;
    %load/vec4 v0000021f81b5a220_0;
    %assign/vec4 v0000021f81b59960_0, 0;
    %load/vec4 v0000021f81b58a60_0;
    %assign/vec4 v0000021f81b59780_0, 0;
    %load/vec4 v0000021f81b581a0_0;
    %assign/vec4 v0000021f81b59aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.8 ;
    %load/vec4 v0000021f81b591e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.22, 8;
    %load/vec4 v0000021f81b58b00_0;
    %assign/vec4 v0000021f81b59640_0, 0;
    %load/vec4 v0000021f81b59fa0_0;
    %assign/vec4 v0000021f81b59820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b57de0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.22 ;
    %jmp T_54.15;
T_54.9 ;
    %load/vec4 v0000021f81b58560_0;
    %assign/vec4 v0000021f81b58ec0_0, 0;
    %load/vec4 v0000021f81b57d40_0;
    %assign/vec4 v0000021f81b58ce0_0, 0;
    %load/vec4 v0000021f81b58380_0;
    %assign/vec4 v0000021f81b57ca0_0, 0;
    %load/vec4 v0000021f81b59e60_0;
    %assign/vec4 v0000021f81b596e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b58600_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.10 ;
    %load/vec4 v0000021f81b59f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.24, 8;
    %load/vec4 v0000021f81b598c0_0;
    %assign/vec4 v0000021f81b57f20_0, 0;
    %load/vec4 v0000021f81b584c0_0;
    %assign/vec4 v0000021f81b59b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b58600_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.24 ;
    %jmp T_54.15;
T_54.11 ;
    %load/vec4 v0000021f81b57f20_0;
    %assign/vec4 v0000021f81b58ec0_0, 0;
    %load/vec4 v0000021f81b59b40_0;
    %assign/vec4 v0000021f81b58ce0_0, 0;
    %load/vec4 v0000021f81b59640_0;
    %assign/vec4 v0000021f81b57ca0_0, 0;
    %load/vec4 v0000021f81b59820_0;
    %assign/vec4 v0000021f81b596e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b58600_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.12 ;
    %load/vec4 v0000021f81b59f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.26, 8;
    %load/vec4 v0000021f81b598c0_0;
    %assign/vec4 v0000021f81b58e20_0, 0;
    %load/vec4 v0000021f81b584c0_0;
    %assign/vec4 v0000021f81b59320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b58600_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
T_54.26 ;
    %jmp T_54.15;
T_54.13 ;
    %load/vec4 v0000021f81b59140_0;
    %load/vec4 v0000021f81b58e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b59000_0;
    %load/vec4 v0000021f81b59320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021f81b586a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b57c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b5a040_0, 0;
    %jmp T_54.15;
T_54.15 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000021f81b42dd0;
T_55 ;
    %wait E_0000021f81a89d20;
    %load/vec4 v0000021f81b63b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b67c30_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b67cd0_0, 0, 255;
    %jmp T_55.5;
T_55.0 ;
    %load/vec4 v0000021f81b656b0_0;
    %store/vec4 v0000021f81b67c30_0, 0, 255;
    %load/vec4 v0000021f81b651b0_0;
    %store/vec4 v0000021f81b67cd0_0, 0, 255;
    %jmp T_55.5;
T_55.1 ;
    %load/vec4 v0000021f81b64ad0_0;
    %store/vec4 v0000021f81b67c30_0, 0, 255;
    %load/vec4 v0000021f81b64fd0_0;
    %store/vec4 v0000021f81b67cd0_0, 0, 255;
    %jmp T_55.5;
T_55.2 ;
    %load/vec4 v0000021f81b638b0_0;
    %store/vec4 v0000021f81b67c30_0, 0, 255;
    %load/vec4 v0000021f81b645d0_0;
    %store/vec4 v0000021f81b67cd0_0, 0, 255;
    %jmp T_55.5;
T_55.3 ;
    %load/vec4 v0000021f81b64b70_0;
    %store/vec4 v0000021f81b67c30_0, 0, 255;
    %load/vec4 v0000021f81b636d0_0;
    %store/vec4 v0000021f81b67cd0_0, 0, 255;
    %jmp T_55.5;
T_55.5 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000021f81b42dd0;
T_56 ;
    %wait E_0000021f81a89f60;
    %load/vec4 v0000021f81b63b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v0000021f81b67870_0, 0, 252;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0000021f81b63f90_0;
    %store/vec4 v0000021f81b67870_0, 0, 252;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0000021f81b64170_0;
    %store/vec4 v0000021f81b67870_0, 0, 252;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0000021f81b65390_0;
    %store/vec4 v0000021f81b67870_0, 0, 252;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0000021f81b64210_0;
    %store/vec4 v0000021f81b67870_0, 0, 252;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000021f81b42dd0;
T_57 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b63d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b677d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000021f81b677d0_0;
    %load/vec4 v0000021f81b64a30_0;
    %cmp/ne;
    %jmp/0xz  T_57.2, 4;
    %vpi_call 6 219 "$display", "[NODE %0d] DEBUG: State %0d -> %0d, process_index=%0d", P_0000021f81a9cb48, v0000021f81b677d0_0, v0000021f81b64a30_0, v0000021f81b63b30_0 {0 0 0};
T_57.2 ;
    %load/vec4 v0000021f81b64a30_0;
    %assign/vec4 v0000021f81b677d0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000021f81b42dd0;
T_58 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b63d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65b10_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000021f81b677d0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021f81b65b10_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000021f81b42dd0;
T_59 ;
    %wait E_0000021f81a8a560;
    %load/vec4 v0000021f81b677d0_0;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %load/vec4 v0000021f81b677d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_59.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_59.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_59.13, 6;
    %jmp T_59.14;
T_59.0 ;
    %load/vec4 v0000021f81b65610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.15 ;
    %jmp T_59.14;
T_59.1 ;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_59.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.17 ;
    %jmp T_59.14;
T_59.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b647b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.19 ;
    %jmp T_59.14;
T_59.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %jmp T_59.14;
T_59.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %jmp T_59.14;
T_59.5 ;
    %load/vec4 v0000021f81b5a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.21 ;
    %jmp T_59.14;
T_59.6 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_59.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.23 ;
    %jmp T_59.14;
T_59.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b65e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.25 ;
    %jmp T_59.14;
T_59.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %jmp T_59.14;
T_59.9 ;
    %load/vec4 v0000021f81b59460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.27 ;
    %jmp T_59.14;
T_59.10 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_59.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
T_59.29 ;
    %jmp T_59.14;
T_59.11 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_59.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %vpi_call 6 253 "$display", "[NODE %0d] DEBUG_COMB: process_index=%0d > %0d, next_state=DONE", P_0000021f81a9cb48, v0000021f81b63b30_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_59.31 ;
    %jmp T_59.14;
T_59.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %jmp T_59.14;
T_59.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021f81b64a30_0, 0, 4;
    %jmp T_59.14;
T_59.14 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000021f81b42dd0;
T_60 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b63d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b65c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b595a0_0, 0;
    %pushi/vec4 44, 0, 252;
    %assign/vec4 v0000021f81b63a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b657f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b672d0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000021f81b65c50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021f81b65c50_0, 0;
    %load/vec4 v0000021f81b677d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_60.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_60.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_60.14, 6;
    %jmp T_60.15;
T_60.2 ;
    %load/vec4 v0000021f81b65610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.16, 8;
    %vpi_call 6 284 "$display", "[NODE %0d] Starting FROST DKG...", P_0000021f81a9cb48 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b5a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b64670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b65c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b595a0_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v0000021f81b63e50_0, 0;
T_60.16 ;
    %jmp T_60.15;
T_60.3 ;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_60.18, 5;
    %load/vec4 v0000021f81b659d0_0;
    %assign/vec4 v0000021f81b63a90_0, 0;
    %load/vec4 v0000021f81b659d0_0;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b65bb0, 0, 4;
    %vpi_call 6 303 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_0000021f81a9cb48, v0000021f81b595a0_0, v0000021f81b659d0_0 {0 0 0};
    %load/vec4 v0000021f81b595a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b595a0_0, 0;
    %jmp T_60.19;
T_60.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b595a0_0, 0;
T_60.19 ;
    %jmp T_60.15;
T_60.4 ;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000021f81b65070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.20, 8;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021f81b65bb0, 4;
    %assign/vec4 v0000021f81b64e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b65070_0, 0;
    %jmp T_60.21;
T_60.20 ;
    %load/vec4 v0000021f81b647b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.22, 8;
    %load/vec4 v0000021f81b65750_0;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b65110, 0, 4;
    %load/vec4 v0000021f81b64df0_0;
    %load/vec4 v0000021f81b595a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b64030, 0, 4;
    %vpi_call 6 318 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_0000021f81a9cb48, v0000021f81b595a0_0, v0000021f81b65750_0, v0000021f81b64df0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65070_0, 0;
    %load/vec4 v0000021f81b595a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b595a0_0, 0;
T_60.22 ;
T_60.21 ;
    %jmp T_60.15;
T_60.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b65110, 4;
    %assign/vec4 v0000021f81b63bd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b64030, 4;
    %assign/vec4 v0000021f81b64f30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b65bb0, 4;
    %assign/vec4 v0000021f81b63db0_0, 0;
    %vpi_call 6 329 "$display", "[NODE %0d] ZK proof generated (simplified)", P_0000021f81a9cb48 {0 0 0};
    %jmp T_60.15;
T_60.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b65110, 4;
    %assign/vec4 v0000021f81b59d20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b64030, 4;
    %assign/vec4 v0000021f81b59dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b5a180_0, 0;
    %vpi_call 6 337 "$display", "[NODE %0d] Broadcast commitment", P_0000021f81a9cb48 {0 0 0};
    %jmp T_60.15;
T_60.7 ;
    %load/vec4 v0000021f81b5a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.24, 8;
    %vpi_call 6 342 "$display", "[NODE %0d] All commitments received", P_0000021f81a9cb48 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.24 ;
    %jmp T_60.15;
T_60.8 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_60.26, 5;
    %vpi_call 6 350 "$display", "[NODE %0d] Verifying proof from node %0d", P_0000021f81a9cb48, v0000021f81b63b30_0 {0 0 0};
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %jmp T_60.27;
T_60.26 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_60.28, 4;
    %vpi_call 6 355 "$display", "[NODE %0d] All ZK proofs verified", P_0000021f81a9cb48 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.28 ;
T_60.27 ;
    %jmp T_60.15;
T_60.9 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_60.30, 5;
    %load/vec4 v0000021f81b657f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.32, 8;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v0000021f81b64d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b657f0_0, 0;
    %jmp T_60.33;
T_60.32 ;
    %load/vec4 v0000021f81b65e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.34, 8;
    %load/vec4 v0000021f81b63b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.39, 6;
    %jmp T_60.40;
T_60.36 ;
    %load/vec4 v0000021f81b639f0_0;
    %assign/vec4 v0000021f81b642b0_0, 0;
    %jmp T_60.40;
T_60.37 ;
    %load/vec4 v0000021f81b639f0_0;
    %assign/vec4 v0000021f81b64850_0, 0;
    %jmp T_60.40;
T_60.38 ;
    %load/vec4 v0000021f81b639f0_0;
    %assign/vec4 v0000021f81b64350_0, 0;
    %jmp T_60.40;
T_60.39 ;
    %load/vec4 v0000021f81b639f0_0;
    %assign/vec4 v0000021f81b643f0_0, 0;
    %jmp T_60.40;
T_60.40 ;
    %pop/vec4 1;
    %vpi_call 6 374 "$display", "[NODE %0d] Share for node %0d = %h", P_0000021f81a9cb48, v0000021f81b63b30_0, v0000021f81b639f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b657f0_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.34 ;
T_60.33 ;
T_60.30 ;
    %jmp T_60.15;
T_60.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b64490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b64530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b64670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b65430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %vpi_call 6 388 "$display", "[NODE %0d] Shares sent", P_0000021f81a9cb48 {0 0 0};
    %jmp T_60.15;
T_60.11 ;
    %load/vec4 v0000021f81b59460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.41, 8;
    %vpi_call 6 393 "$display", "[NODE %0d] All shares received", P_0000021f81a9cb48 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.41 ;
    %jmp T_60.15;
T_60.12 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_60.43, 5;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_60.45, 4;
    %load/vec4 v0000021f81b672d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.47, 8;
    %load/vec4 v0000021f81b67870_0;
    %assign/vec4 v0000021f81b67d70_0, 0;
    %pushi/vec4 3, 0, 252;
    %assign/vec4 v0000021f81b68590_0, 0;
    %load/vec4 v0000021f81b67c30_0;
    %assign/vec4 v0000021f81b681d0_0, 0;
    %load/vec4 v0000021f81b67cd0_0;
    %assign/vec4 v0000021f81b660b0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b66150_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b66010_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b66290_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b66970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b672d0_0, 0;
    %jmp T_60.48;
T_60.47 ;
    %load/vec4 v0000021f81b66830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.49, 8;
    %load/vec4 v0000021f81b67910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.51, 8;
    %vpi_call 6 416 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_0000021f81a9cb48, v0000021f81b63b30_0 {0 0 0};
    %jmp T_60.52;
T_60.51 ;
    %vpi_call 6 418 "$display", "[NODE %0d] VSS verified for share from node %0d", P_0000021f81a9cb48, v0000021f81b63b30_0 {0 0 0};
T_60.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b672d0_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.49 ;
T_60.48 ;
    %jmp T_60.46;
T_60.45 ;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.46 ;
T_60.43 ;
    %jmp T_60.15;
T_60.13 ;
    %load/vec4 v0000021f81b65b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.53, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %vpi_call 6 434 "$display", "[NODE %0d] DEBUG: Entered ROUND2_DERIVE, reset process_index to 0", P_0000021f81a9cb48 {0 0 0};
    %jmp T_60.54;
T_60.53 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_60.55, 5;
    %load/vec4 v0000021f81b63e50_0;
    %load/vec4 v0000021f81b67870_0;
    %add;
    %assign/vec4 v0000021f81b63e50_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %load/vec4 v0000021f81b63e50_0;
    %load/vec4 v0000021f81b67870_0;
    %add;
    %vpi_call 6 438 "$display", "[NODE %0d] DEBUG: ROUND2_DERIVE accumulating share %0d, accumulator=%h", P_0000021f81a9cb48, v0000021f81b63b30_0, S<0,vec4,u252> {1 0 0};
    %jmp T_60.56;
T_60.55 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_60.57, 4;
    %load/vec4 v0000021f81b63e50_0;
    %assign/vec4 v0000021f81b65250_0, 0;
    %vpi_call 6 441 "$display", "[NODE %0d] Final secret share = %h", P_0000021f81a9cb48, v0000021f81b63e50_0 {0 0 0};
    %load/vec4 v0000021f81b656b0_0;
    %assign/vec4 v0000021f81b65d90_0, 0;
    %load/vec4 v0000021f81b651b0_0;
    %assign/vec4 v0000021f81b65890_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %jmp T_60.58;
T_60.57 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_60.59, 4;
    %load/vec4 v0000021f81b63950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.61, 8;
    %load/vec4 v0000021f81b65d90_0;
    %assign/vec4 v0000021f81b64c10_0, 0;
    %load/vec4 v0000021f81b65890_0;
    %assign/vec4 v0000021f81b640d0_0, 0;
    %load/vec4 v0000021f81b64ad0_0;
    %assign/vec4 v0000021f81b65930_0, 0;
    %load/vec4 v0000021f81b64fd0_0;
    %assign/vec4 v0000021f81b64710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %jmp T_60.62;
T_60.61 ;
    %load/vec4 v0000021f81b64cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.63, 8;
    %load/vec4 v0000021f81b63ef0_0;
    %assign/vec4 v0000021f81b65d90_0, 0;
    %load/vec4 v0000021f81b63810_0;
    %assign/vec4 v0000021f81b65890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.63 ;
T_60.62 ;
    %jmp T_60.60;
T_60.59 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_60.65, 4;
    %load/vec4 v0000021f81b63950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.67, 8;
    %load/vec4 v0000021f81b65d90_0;
    %assign/vec4 v0000021f81b64c10_0, 0;
    %load/vec4 v0000021f81b65890_0;
    %assign/vec4 v0000021f81b640d0_0, 0;
    %load/vec4 v0000021f81b638b0_0;
    %assign/vec4 v0000021f81b65930_0, 0;
    %load/vec4 v0000021f81b645d0_0;
    %assign/vec4 v0000021f81b64710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %jmp T_60.68;
T_60.67 ;
    %load/vec4 v0000021f81b64cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.69, 8;
    %load/vec4 v0000021f81b63ef0_0;
    %assign/vec4 v0000021f81b65d90_0, 0;
    %load/vec4 v0000021f81b63810_0;
    %assign/vec4 v0000021f81b65890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %load/vec4 v0000021f81b63b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
T_60.69 ;
T_60.68 ;
    %jmp T_60.66;
T_60.65 ;
    %load/vec4 v0000021f81b63b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_60.71, 4;
    %load/vec4 v0000021f81b63950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.73, 8;
    %load/vec4 v0000021f81b65d90_0;
    %assign/vec4 v0000021f81b64c10_0, 0;
    %load/vec4 v0000021f81b65890_0;
    %assign/vec4 v0000021f81b640d0_0, 0;
    %load/vec4 v0000021f81b64b70_0;
    %assign/vec4 v0000021f81b65930_0, 0;
    %load/vec4 v0000021f81b636d0_0;
    %assign/vec4 v0000021f81b64710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %jmp T_60.74;
T_60.73 ;
    %load/vec4 v0000021f81b64cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.75, 8;
    %load/vec4 v0000021f81b63ef0_0;
    %assign/vec4 v0000021f81b65d90_0, 0;
    %load/vec4 v0000021f81b63810_0;
    %assign/vec4 v0000021f81b65890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b63950_0, 0;
    %vpi_call 6 488 "$display", "[NODE %0d] Group key = (%h, %h)", P_0000021f81a9cb48, v0000021f81b63ef0_0, v0000021f81b63810_0 {0 0 0};
    %vpi_call 6 489 "$display", "[NODE %0d] All operations complete!", P_0000021f81a9cb48 {0 0 0};
    %vpi_call 6 490 "$display", "[NODE %0d] DEBUG: Before assignment, process_index=%0d", P_0000021f81a9cb48, v0000021f81b63b30_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b63b30_0, 0;
    %vpi_call 6 492 "$display", "[NODE %0d] DEBUG: Assigned process_index <= %0d", P_0000021f81a9cb48, 32'sb00000000000000000000000000001000 {0 0 0};
T_60.75 ;
T_60.74 ;
    %jmp T_60.72;
T_60.71 ;
    %vpi_call 6 496 "$display", "[NODE %0d] DEBUG: In ROUND2_DERIVE with process_index=%0d, waiting for state transition", P_0000021f81a9cb48, v0000021f81b63b30_0 {0 0 0};
T_60.72 ;
T_60.66 ;
T_60.60 ;
T_60.58 ;
T_60.56 ;
T_60.54 ;
    %jmp T_60.15;
T_60.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b65cf0_0, 0;
    %vpi_call 6 502 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_0000021f81a9cb48, v0000021f81b65c50_0 {0 0 0};
    %jmp T_60.15;
T_60.15 ;
    %pop/vec4 1;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000021f81b698d0;
T_61 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b66ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b66790_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000021f81b66bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %jmp T_61.8;
T_61.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b66790_0, 0;
    %load/vec4 v0000021f81b66b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.9, 8;
    %load/vec4 v0000021f81b661f0_0;
    %assign/vec4 v0000021f81b670f0_0, 0;
    %load/vec4 v0000021f81b66c90_0;
    %assign/vec4 v0000021f81b668d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
T_61.9 ;
    %jmp T_61.8;
T_61.3 ;
    %load/vec4 v0000021f81b675f0_0;
    %assign/vec4 v0000021f81b67b90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %jmp T_61.8;
T_61.4 ;
    %load/vec4 v0000021f81b67b90_0;
    %load/vec4 v0000021f81b67730_0;
    %add;
    %assign/vec4 v0000021f81b666f0_0, 0;
    %load/vec4 v0000021f81b67b90_0;
    %load/vec4 v0000021f81b67730_0;
    %add;
    %assign/vec4 v0000021f81b670f0_0, 0;
    %load/vec4 v0000021f81b66c90_0;
    %assign/vec4 v0000021f81b668d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %jmp T_61.8;
T_61.5 ;
    %load/vec4 v0000021f81b675f0_0;
    %assign/vec4 v0000021f81b67b90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %jmp T_61.8;
T_61.6 ;
    %load/vec4 v0000021f81b67b90_0;
    %load/vec4 v0000021f81b67550_0;
    %add;
    %assign/vec4 v0000021f81b666f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %jmp T_61.8;
T_61.7 ;
    %load/vec4 v0000021f81b666f0_0;
    %assign/vec4 v0000021f81b67af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b66790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b66bf0_0, 0;
    %jmp T_61.8;
T_61.8 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000021f81b6a550;
T_62 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b688b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b689f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b68c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b67ff0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000021f81b689f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %jmp T_62.5;
T_62.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b68c70_0, 0;
    %load/vec4 v0000021f81b68d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b689f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b67ff0_0, 0;
T_62.6 ;
    %jmp T_62.5;
T_62.3 ;
    %load/vec4 v0000021f81b68950_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b66dd0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b67e10_0, 0;
    %load/vec4 v0000021f81b68950_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b66e70_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b67690_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b67eb0_0, 0;
    %load/vec4 v0000021f81b68950_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b66dd0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b67050_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b67ff0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b689f0_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b68c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b689f0_0, 0;
    %jmp T_62.5;
T_62.5 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000021f81b6a3c0;
T_63 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b68090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b684f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b67370_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000021f81b684f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %jmp T_63.5;
T_63.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b65ed0_0, 0;
    %load/vec4 v0000021f81b665b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b684f0_0, 0;
T_63.6 ;
    %jmp T_63.5;
T_63.3 ;
    %load/vec4 v0000021f81b679b0_0;
    %load/vec4 v0000021f81b66330_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b683b0_0, 0;
    %load/vec4 v0000021f81b68270_0;
    %load/vec4 v0000021f81b67190_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b663d0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b67a50_0, 0;
    %load/vec4 v0000021f81b679b0_0;
    %load/vec4 v0000021f81b67190_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b66510_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b67370_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b684f0_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b65ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b684f0_0, 0;
    %jmp T_63.5;
T_63.5 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000021f81b69a60;
T_64 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b62730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b63270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b631d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b62ff0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000021f81b63270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %jmp T_64.5;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b631d0_0, 0;
    %load/vec4 v0000021f81b615b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b63270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b62ff0_0, 0;
T_64.6 ;
    %jmp T_64.5;
T_64.3 ;
    %load/vec4 v0000021f81b63450_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b63090_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b61ab0_0, 0;
    %load/vec4 v0000021f81b63450_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b61150_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b616f0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b61290_0, 0;
    %load/vec4 v0000021f81b63450_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b63090_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b620f0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b62ff0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b63270_0, 0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b631d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b63270_0, 0;
    %jmp T_64.5;
T_64.5 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000021f81b6a0a0;
T_65 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b61970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b629b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b62050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b62910_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000021f81b629b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %jmp T_65.5;
T_65.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b62050_0, 0;
    %load/vec4 v0000021f81b61c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b629b0_0, 0;
T_65.6 ;
    %jmp T_65.5;
T_65.3 ;
    %load/vec4 v0000021f81b68db0_0;
    %load/vec4 v0000021f81b68810_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b624b0_0, 0;
    %load/vec4 v0000021f81b68770_0;
    %load/vec4 v0000021f81b68bd0_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b62b90_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b613d0_0, 0;
    %load/vec4 v0000021f81b68db0_0;
    %load/vec4 v0000021f81b68bd0_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b62a50_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b62910_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b629b0_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b62050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b629b0_0, 0;
    %jmp T_65.5;
T_65.5 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000021f81b6a6e0;
T_66 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b62e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b60f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6fb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b61bf0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0000021f81b6f940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_66.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_66.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_66.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_66.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %jmp T_66.15;
T_66.2 ;
    %load/vec4 v0000021f81b70200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b60f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6fb20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.16 ;
    %jmp T_66.15;
T_66.3 ;
    %load/vec4 v0000021f81b6dbe0_0;
    %assign/vec4 v0000021f81b6f620_0, 0;
    %pushi/vec4 2242173855, 0, 33;
    %concati/vec4 2484551570, 0, 32;
    %concati/vec4 3369250501, 0, 38;
    %concati/vec4 2719264580, 0, 32;
    %concati/vec4 3546793408, 0, 32;
    %concati/vec4 3796603751, 0, 33;
    %concati/vec4 3148815622, 0, 32;
    %concati/vec4 5360694, 0, 23;
    %assign/vec4 v0000021f81b62eb0_0, 0;
    %pushi/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 1717986904, 0, 31;
    %assign/vec4 v0000021f81b61d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.4 ;
    %load/vec4 v0000021f81b61f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.18, 8;
    %load/vec4 v0000021f81b61010_0;
    %assign/vec4 v0000021f81b62550_0, 0;
    %load/vec4 v0000021f81b61e70_0;
    %assign/vec4 v0000021f81b62370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.18 ;
    %jmp T_66.15;
T_66.5 ;
    %load/vec4 v0000021f81b625f0_0;
    %assign/vec4 v0000021f81b6f620_0, 0;
    %load/vec4 v0000021f81b61510_0;
    %assign/vec4 v0000021f81b62eb0_0, 0;
    %load/vec4 v0000021f81b62d70_0;
    %assign/vec4 v0000021f81b61d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.6 ;
    %load/vec4 v0000021f81b61f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.20, 8;
    %load/vec4 v0000021f81b61010_0;
    %assign/vec4 v0000021f81b61b50_0, 0;
    %load/vec4 v0000021f81b61e70_0;
    %assign/vec4 v0000021f81b63310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.20 ;
    %jmp T_66.15;
T_66.7 ;
    %load/vec4 v0000021f81b63590_0;
    %assign/vec4 v0000021f81b6f620_0, 0;
    %load/vec4 v0000021f81b61dd0_0;
    %assign/vec4 v0000021f81b62eb0_0, 0;
    %load/vec4 v0000021f81b61650_0;
    %assign/vec4 v0000021f81b61d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.8 ;
    %load/vec4 v0000021f81b61f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.22, 8;
    %load/vec4 v0000021f81b61010_0;
    %assign/vec4 v0000021f81b62af0_0, 0;
    %load/vec4 v0000021f81b61e70_0;
    %assign/vec4 v0000021f81b62c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6e860_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.22 ;
    %jmp T_66.15;
T_66.9 ;
    %load/vec4 v0000021f81b618d0_0;
    %assign/vec4 v0000021f81b611f0_0, 0;
    %load/vec4 v0000021f81b610b0_0;
    %assign/vec4 v0000021f81b61330_0, 0;
    %load/vec4 v0000021f81b61b50_0;
    %assign/vec4 v0000021f81b62cd0_0, 0;
    %load/vec4 v0000021f81b63310_0;
    %assign/vec4 v0000021f81b634f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b61bf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.10 ;
    %load/vec4 v0000021f81b62870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.24, 8;
    %load/vec4 v0000021f81b63630_0;
    %assign/vec4 v0000021f81b6fee0_0, 0;
    %load/vec4 v0000021f81b627d0_0;
    %assign/vec4 v0000021f81b6dd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b61bf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.24 ;
    %jmp T_66.15;
T_66.11 ;
    %load/vec4 v0000021f81b6fee0_0;
    %assign/vec4 v0000021f81b611f0_0, 0;
    %load/vec4 v0000021f81b6dd20_0;
    %assign/vec4 v0000021f81b61330_0, 0;
    %load/vec4 v0000021f81b62af0_0;
    %assign/vec4 v0000021f81b62cd0_0, 0;
    %load/vec4 v0000021f81b62c30_0;
    %assign/vec4 v0000021f81b634f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b61bf0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.12 ;
    %load/vec4 v0000021f81b62870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.26, 8;
    %load/vec4 v0000021f81b63630_0;
    %assign/vec4 v0000021f81b62230_0, 0;
    %load/vec4 v0000021f81b627d0_0;
    %assign/vec4 v0000021f81b62690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b61bf0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
T_66.26 ;
    %jmp T_66.15;
T_66.13 ;
    %load/vec4 v0000021f81b62550_0;
    %load/vec4 v0000021f81b62230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b62370_0;
    %load/vec4 v0000021f81b62690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021f81b6fb20_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b60f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6f940_0, 0;
    %jmp T_66.15;
T_66.15 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000021f81b42920;
T_67 ;
    %wait E_0000021f81a8a5a0;
    %load/vec4 v0000021f81b6e180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b72960_0, 0, 255;
    %pushi/vec4 0, 0, 255;
    %store/vec4 v0000021f81b725a0_0, 0, 255;
    %jmp T_67.5;
T_67.0 ;
    %load/vec4 v0000021f81b6ed60_0;
    %store/vec4 v0000021f81b72960_0, 0, 255;
    %load/vec4 v0000021f81b6f9e0_0;
    %store/vec4 v0000021f81b725a0_0, 0, 255;
    %jmp T_67.5;
T_67.1 ;
    %load/vec4 v0000021f81b6ecc0_0;
    %store/vec4 v0000021f81b72960_0, 0, 255;
    %load/vec4 v0000021f81b6ee00_0;
    %store/vec4 v0000021f81b725a0_0, 0, 255;
    %jmp T_67.5;
T_67.2 ;
    %load/vec4 v0000021f81b6e680_0;
    %store/vec4 v0000021f81b72960_0, 0, 255;
    %load/vec4 v0000021f81b6f440_0;
    %store/vec4 v0000021f81b725a0_0, 0, 255;
    %jmp T_67.5;
T_67.3 ;
    %load/vec4 v0000021f81b6ef40_0;
    %store/vec4 v0000021f81b72960_0, 0, 255;
    %load/vec4 v0000021f81b6efe0_0;
    %store/vec4 v0000021f81b725a0_0, 0, 255;
    %jmp T_67.5;
T_67.5 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000021f81b42920;
T_68 ;
    %wait E_0000021f81a89b60;
    %load/vec4 v0000021f81b6e180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %pushi/vec4 0, 0, 252;
    %store/vec4 v0000021f81b71d80_0, 0, 252;
    %jmp T_68.5;
T_68.0 ;
    %load/vec4 v0000021f81b71ba0_0;
    %store/vec4 v0000021f81b71d80_0, 0, 252;
    %jmp T_68.5;
T_68.1 ;
    %load/vec4 v0000021f81b70840_0;
    %store/vec4 v0000021f81b71d80_0, 0, 252;
    %jmp T_68.5;
T_68.2 ;
    %load/vec4 v0000021f81b71ec0_0;
    %store/vec4 v0000021f81b71d80_0, 0, 252;
    %jmp T_68.5;
T_68.3 ;
    %load/vec4 v0000021f81b708e0_0;
    %store/vec4 v0000021f81b71d80_0, 0, 252;
    %jmp T_68.5;
T_68.5 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000021f81b42920;
T_69 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b716a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b71560_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000021f81b71560_0;
    %load/vec4 v0000021f81b702a0_0;
    %cmp/ne;
    %jmp/0xz  T_69.2, 4;
    %vpi_call 6 219 "$display", "[NODE %0d] DEBUG: State %0d -> %0d, process_index=%0d", P_0000021f81b68f28, v0000021f81b71560_0, v0000021f81b702a0_0, v0000021f81b6e180_0 {0 0 0};
T_69.2 ;
    %load/vec4 v0000021f81b702a0_0;
    %assign/vec4 v0000021f81b71560_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000021f81b42920;
T_70 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b716a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6fe40_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000021f81b71560_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021f81b6fe40_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000021f81b42920;
T_71 ;
    %wait E_0000021f81a8a0e0;
    %load/vec4 v0000021f81b71560_0;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %load/vec4 v0000021f81b71560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_71.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_71.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_71.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_71.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_71.13, 6;
    %jmp T_71.14;
T_71.0 ;
    %load/vec4 v0000021f81b70700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.15 ;
    %jmp T_71.14;
T_71.1 ;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_71.17, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.17 ;
    %jmp T_71.14;
T_71.2 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b714c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.19, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.19 ;
    %jmp T_71.14;
T_71.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %jmp T_71.14;
T_71.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %jmp T_71.14;
T_71.5 ;
    %load/vec4 v0000021f81b6e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.21 ;
    %jmp T_71.14;
T_71.6 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_71.23, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.23 ;
    %jmp T_71.14;
T_71.7 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021f81b6e040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.25 ;
    %jmp T_71.14;
T_71.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %jmp T_71.14;
T_71.9 ;
    %load/vec4 v0000021f81b6f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.27, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.27 ;
    %jmp T_71.14;
T_71.10 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_71.29, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
T_71.29 ;
    %jmp T_71.14;
T_71.11 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_71.31, 5;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %vpi_call 6 253 "$display", "[NODE %0d] DEBUG_COMB: process_index=%0d > %0d, next_state=DONE", P_0000021f81b68f28, v0000021f81b6e180_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_71.31 ;
    %jmp T_71.14;
T_71.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %jmp T_71.14;
T_71.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021f81b702a0_0, 0, 4;
    %jmp T_71.14;
T_71.14 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000021f81b42920;
T_72 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b716a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b71240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b72640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b70ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b72aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b70160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b6eea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b6ec20_0, 0;
    %pushi/vec4 45, 0, 252;
    %assign/vec4 v0000021f81b6fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b71600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6f300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b703e0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000021f81b6eea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000021f81b6eea0_0, 0;
    %load/vec4 v0000021f81b71560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_72.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %jmp T_72.15;
T_72.2 ;
    %load/vec4 v0000021f81b70700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.16, 8;
    %vpi_call 6 284 "$display", "[NODE %0d] Starting FROST DKG...", P_0000021f81b68f28 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b71240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b72640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b70ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b72aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b70160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b6eea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b6ec20_0, 0;
    %pushi/vec4 0, 0, 252;
    %assign/vec4 v0000021f81b70980_0, 0;
T_72.16 ;
    %jmp T_72.15;
T_72.3 ;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_72.18, 5;
    %load/vec4 v0000021f81b6f800_0;
    %assign/vec4 v0000021f81b6fa80_0, 0;
    %load/vec4 v0000021f81b6f800_0;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b6f4e0, 0, 4;
    %vpi_call 6 303 "$display", "[NODE %0d] Generated coeff[%0d] = %h", P_0000021f81b68f28, v0000021f81b6ec20_0, v0000021f81b6f800_0 {0 0 0};
    %load/vec4 v0000021f81b6ec20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b6ec20_0, 0;
    %jmp T_72.19;
T_72.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b6ec20_0, 0;
T_72.19 ;
    %jmp T_72.15;
T_72.4 ;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000021f81b71600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.20, 8;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021f81b6f4e0, 4;
    %assign/vec4 v0000021f81b717e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b71600_0, 0;
    %jmp T_72.21;
T_72.20 ;
    %load/vec4 v0000021f81b714c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.22, 8;
    %load/vec4 v0000021f81b71920_0;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b6e540, 0, 4;
    %load/vec4 v0000021f81b71380_0;
    %load/vec4 v0000021f81b6ec20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b6f120, 0, 4;
    %vpi_call 6 318 "$display", "[NODE %0d] Commitment[%0d] = (%h, %h)", P_0000021f81b68f28, v0000021f81b6ec20_0, v0000021f81b71920_0, v0000021f81b71380_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b71600_0, 0;
    %load/vec4 v0000021f81b6ec20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021f81b6ec20_0, 0;
T_72.22 ;
T_72.21 ;
    %jmp T_72.15;
T_72.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b6e540, 4;
    %assign/vec4 v0000021f81b6fc60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b6f120, 4;
    %assign/vec4 v0000021f81b6e220_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b6f4e0, 4;
    %assign/vec4 v0000021f81b6e2c0_0, 0;
    %vpi_call 6 329 "$display", "[NODE %0d] ZK proof generated (simplified)", P_0000021f81b68f28 {0 0 0};
    %jmp T_72.15;
T_72.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b6e540, 4;
    %assign/vec4 v0000021f81b6eb80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b6f120, 4;
    %assign/vec4 v0000021f81b6e4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6f760_0, 0;
    %vpi_call 6 337 "$display", "[NODE %0d] Broadcast commitment", P_0000021f81b68f28 {0 0 0};
    %jmp T_72.15;
T_72.7 ;
    %load/vec4 v0000021f81b6e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.24, 8;
    %vpi_call 6 342 "$display", "[NODE %0d] All commitments received", P_0000021f81b68f28 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.24 ;
    %jmp T_72.15;
T_72.8 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_72.26, 5;
    %vpi_call 6 350 "$display", "[NODE %0d] Verifying proof from node %0d", P_0000021f81b68f28, v0000021f81b6e180_0 {0 0 0};
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %jmp T_72.27;
T_72.26 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_72.28, 4;
    %vpi_call 6 355 "$display", "[NODE %0d] All ZK proofs verified", P_0000021f81b68f28 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.28 ;
T_72.27 ;
    %jmp T_72.15;
T_72.9 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_72.30, 5;
    %load/vec4 v0000021f81b6f300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.32, 8;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 252;
    %addi 1, 0, 252;
    %assign/vec4 v0000021f81b6f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6f300_0, 0;
    %jmp T_72.33;
T_72.32 ;
    %load/vec4 v0000021f81b6e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.34, 8;
    %load/vec4 v0000021f81b6e180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_72.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_72.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_72.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_72.39, 6;
    %jmp T_72.40;
T_72.36 ;
    %load/vec4 v0000021f81b6e7c0_0;
    %assign/vec4 v0000021f81b705c0_0, 0;
    %jmp T_72.40;
T_72.37 ;
    %load/vec4 v0000021f81b6e7c0_0;
    %assign/vec4 v0000021f81b72500_0, 0;
    %jmp T_72.40;
T_72.38 ;
    %load/vec4 v0000021f81b6e7c0_0;
    %assign/vec4 v0000021f81b70ca0_0, 0;
    %jmp T_72.40;
T_72.39 ;
    %load/vec4 v0000021f81b6e7c0_0;
    %assign/vec4 v0000021f81b72820_0, 0;
    %jmp T_72.40;
T_72.40 ;
    %pop/vec4 1;
    %vpi_call 6 374 "$display", "[NODE %0d] Share for node %0d = %h", P_0000021f81b68f28, v0000021f81b6e180_0, v0000021f81b6e7c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6f300_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.34 ;
T_72.33 ;
T_72.30 ;
    %jmp T_72.15;
T_72.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b71240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b72640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b70ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b72aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %vpi_call 6 388 "$display", "[NODE %0d] Shares sent", P_0000021f81b68f28 {0 0 0};
    %jmp T_72.15;
T_72.11 ;
    %load/vec4 v0000021f81b6f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.41, 8;
    %vpi_call 6 393 "$display", "[NODE %0d] All shares received", P_0000021f81b68f28 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.41 ;
    %jmp T_72.15;
T_72.12 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_72.43, 5;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_72.45, 4;
    %load/vec4 v0000021f81b703e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.47, 8;
    %load/vec4 v0000021f81b71d80_0;
    %assign/vec4 v0000021f81b726e0_0, 0;
    %pushi/vec4 4, 0, 252;
    %assign/vec4 v0000021f81b72460_0, 0;
    %load/vec4 v0000021f81b72960_0;
    %assign/vec4 v0000021f81b70520_0, 0;
    %load/vec4 v0000021f81b725a0_0;
    %assign/vec4 v0000021f81b70340_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b728c0_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b70e80_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b70b60_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0000021f81b707a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b703e0_0, 0;
    %jmp T_72.48;
T_72.47 ;
    %load/vec4 v0000021f81b71420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.49, 8;
    %load/vec4 v0000021f81b70480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.51, 8;
    %vpi_call 6 416 "$display", "[NODE %0d] ERROR: VSS failed for share from node %0d!", P_0000021f81b68f28, v0000021f81b6e180_0 {0 0 0};
    %jmp T_72.52;
T_72.51 ;
    %vpi_call 6 418 "$display", "[NODE %0d] VSS verified for share from node %0d", P_0000021f81b68f28, v0000021f81b6e180_0 {0 0 0};
T_72.52 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b703e0_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.49 ;
T_72.48 ;
    %jmp T_72.46;
T_72.45 ;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.46 ;
T_72.43 ;
    %jmp T_72.15;
T_72.13 ;
    %load/vec4 v0000021f81b6fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.53, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %vpi_call 6 434 "$display", "[NODE %0d] DEBUG: Entered ROUND2_DERIVE, reset process_index to 0", P_0000021f81b68f28 {0 0 0};
    %jmp T_72.54;
T_72.53 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_72.55, 5;
    %load/vec4 v0000021f81b70980_0;
    %load/vec4 v0000021f81b71d80_0;
    %add;
    %assign/vec4 v0000021f81b70980_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %load/vec4 v0000021f81b70980_0;
    %load/vec4 v0000021f81b71d80_0;
    %add;
    %vpi_call 6 438 "$display", "[NODE %0d] DEBUG: ROUND2_DERIVE accumulating share %0d, accumulator=%h", P_0000021f81b68f28, v0000021f81b6e180_0, S<0,vec4,u252> {1 0 0};
    %jmp T_72.56;
T_72.55 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_72.57, 4;
    %load/vec4 v0000021f81b70980_0;
    %assign/vec4 v0000021f81b72780_0, 0;
    %vpi_call 6 441 "$display", "[NODE %0d] Final secret share = %h", P_0000021f81b68f28, v0000021f81b70980_0 {0 0 0};
    %load/vec4 v0000021f81b6ed60_0;
    %assign/vec4 v0000021f81b6f080_0, 0;
    %load/vec4 v0000021f81b6f9e0_0;
    %assign/vec4 v0000021f81b6fd00_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %jmp T_72.58;
T_72.57 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_72.59, 4;
    %load/vec4 v0000021f81b6db40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.61, 8;
    %load/vec4 v0000021f81b6f080_0;
    %assign/vec4 v0000021f81b70020_0, 0;
    %load/vec4 v0000021f81b6fd00_0;
    %assign/vec4 v0000021f81b6e720_0, 0;
    %load/vec4 v0000021f81b6ecc0_0;
    %assign/vec4 v0000021f81b6e5e0_0, 0;
    %load/vec4 v0000021f81b6ee00_0;
    %assign/vec4 v0000021f81b6df00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %jmp T_72.62;
T_72.61 ;
    %load/vec4 v0000021f81b6ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.63, 8;
    %load/vec4 v0000021f81b6f1c0_0;
    %assign/vec4 v0000021f81b6f080_0, 0;
    %load/vec4 v0000021f81b6f260_0;
    %assign/vec4 v0000021f81b6fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.63 ;
T_72.62 ;
    %jmp T_72.60;
T_72.59 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_72.65, 4;
    %load/vec4 v0000021f81b6db40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.67, 8;
    %load/vec4 v0000021f81b6f080_0;
    %assign/vec4 v0000021f81b70020_0, 0;
    %load/vec4 v0000021f81b6fd00_0;
    %assign/vec4 v0000021f81b6e720_0, 0;
    %load/vec4 v0000021f81b6e680_0;
    %assign/vec4 v0000021f81b6e5e0_0, 0;
    %load/vec4 v0000021f81b6f440_0;
    %assign/vec4 v0000021f81b6df00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %jmp T_72.68;
T_72.67 ;
    %load/vec4 v0000021f81b6ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.69, 8;
    %load/vec4 v0000021f81b6f1c0_0;
    %assign/vec4 v0000021f81b6f080_0, 0;
    %load/vec4 v0000021f81b6f260_0;
    %assign/vec4 v0000021f81b6fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %load/vec4 v0000021f81b6e180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
T_72.69 ;
T_72.68 ;
    %jmp T_72.66;
T_72.65 ;
    %load/vec4 v0000021f81b6e180_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_72.71, 4;
    %load/vec4 v0000021f81b6db40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.73, 8;
    %load/vec4 v0000021f81b6f080_0;
    %assign/vec4 v0000021f81b70020_0, 0;
    %load/vec4 v0000021f81b6fd00_0;
    %assign/vec4 v0000021f81b6e720_0, 0;
    %load/vec4 v0000021f81b6ef40_0;
    %assign/vec4 v0000021f81b6e5e0_0, 0;
    %load/vec4 v0000021f81b6efe0_0;
    %assign/vec4 v0000021f81b6df00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %jmp T_72.74;
T_72.73 ;
    %load/vec4 v0000021f81b6ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.75, 8;
    %load/vec4 v0000021f81b6f1c0_0;
    %assign/vec4 v0000021f81b6f080_0, 0;
    %load/vec4 v0000021f81b6f260_0;
    %assign/vec4 v0000021f81b6fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b6db40_0, 0;
    %vpi_call 6 488 "$display", "[NODE %0d] Group key = (%h, %h)", P_0000021f81b68f28, v0000021f81b6f1c0_0, v0000021f81b6f260_0 {0 0 0};
    %vpi_call 6 489 "$display", "[NODE %0d] All operations complete!", P_0000021f81b68f28 {0 0 0};
    %vpi_call 6 490 "$display", "[NODE %0d] DEBUG: Before assignment, process_index=%0d", P_0000021f81b68f28, v0000021f81b6e180_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b6e180_0, 0;
    %vpi_call 6 492 "$display", "[NODE %0d] DEBUG: Assigned process_index <= %0d", P_0000021f81b68f28, 32'sb00000000000000000000000000001000 {0 0 0};
T_72.75 ;
T_72.74 ;
    %jmp T_72.72;
T_72.71 ;
    %vpi_call 6 496 "$display", "[NODE %0d] DEBUG: In ROUND2_DERIVE with process_index=%0d, waiting for state transition", P_0000021f81b68f28, v0000021f81b6e180_0 {0 0 0};
T_72.72 ;
T_72.66 ;
T_72.60 ;
T_72.58 ;
T_72.56 ;
T_72.54 ;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b70160_0, 0;
    %vpi_call 6 502 "$display", "[NODE %0d] DKG COMPLETE! Cycles: %0d", P_0000021f81b68f28, v0000021f81b6eea0_0 {0 0 0};
    %jmp T_72.15;
T_72.15 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000021f81b3cc80;
T_73 ;
    %wait E_0000021f81a8a860;
    %load/vec4 v0000021f81b74bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b743a0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000021f81b743a0_0;
    %load/vec4 v0000021f81b71060_0;
    %cmp/u;
    %jmp/0xz  T_73.2, 5;
    %load/vec4 v0000021f81b71060_0;
    %assign/vec4 v0000021f81b743a0_0, 0;
T_73.2 ;
    %load/vec4 v0000021f81b743a0_0;
    %load/vec4 v0000021f81b732c0_0;
    %cmp/u;
    %jmp/0xz  T_73.4, 5;
    %load/vec4 v0000021f81b732c0_0;
    %assign/vec4 v0000021f81b743a0_0, 0;
T_73.4 ;
    %load/vec4 v0000021f81b743a0_0;
    %load/vec4 v0000021f81b73400_0;
    %cmp/u;
    %jmp/0xz  T_73.6, 5;
    %load/vec4 v0000021f81b73400_0;
    %assign/vec4 v0000021f81b743a0_0, 0;
T_73.6 ;
    %load/vec4 v0000021f81b743a0_0;
    %load/vec4 v0000021f81b750c0_0;
    %cmp/u;
    %jmp/0xz  T_73.8, 5;
    %load/vec4 v0000021f81b750c0_0;
    %assign/vec4 v0000021f81b743a0_0, 0;
T_73.8 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000021f817cf680;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f81b74d00_0, 0, 1;
T_74.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021f81b74d00_0;
    %inv;
    %store/vec4 v0000021f81b74d00_0, 0, 1;
    %jmp T_74.0;
    %end;
    .thread T_74;
    .scope S_0000021f817cf680;
T_75 ;
    %vpi_call 4 40 "$display", "========================================" {0 0 0};
    %vpi_call 4 41 "$display", "FROST DKG Hardware Testbench V2" {0 0 0};
    %vpi_call 4 42 "$display", "FULL PROTOCOL - NO PLACEHOLDERS" {0 0 0};
    %vpi_call 4 43 "$display", "Nodes: 4, Threshold: 2-of-4" {0 0 0};
    %vpi_call 4 44 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f81b75980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f81b755c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f81b75980_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 4 54 "$display", "[%0t] Starting FROST DKG protocol...", $time {0 0 0};
    %wait E_0000021f81a88920;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f81b755c0_0, 0, 1;
    %wait E_0000021f81a88920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f81b755c0_0, 0, 1;
T_75.0 ;
    %load/vec4 v0000021f81b75520_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_75.1, 6;
    %wait E_0000021f81a895a0;
    %jmp T_75.0;
T_75.1 ;
    %wait E_0000021f81a88920;
    %delay 100000, 0;
    %vpi_call 4 67 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 68 "$display", "FROST DKG HARDWARE RESULTS" {0 0 0};
    %vpi_call 4 69 "$display", "========================================" {0 0 0};
    %load/vec4 v0000021f81b75520_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.2, 8;
    %pushi/vec4 5850451, 0, 24; draw_string_vec4
    %jmp/1 T_75.3, 8;
T_75.2 ; End of true expr.
    %pushi/vec4 20047, 0, 24; draw_string_vec4
    %jmp/0 T_75.3, 8;
 ; End of false expr.
    %blend;
T_75.3;
    %vpi_call 4 70 "$display", "Protocol completed: %s", S<0,vec4,u24> {1 0 0};
    %vpi_call 4 71 "$display", "Total clock cycles: %0d", v0000021f81b757a0_0 {0 0 0};
    %load/vec4 v0000021f81b757a0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 72 "$display", "Time elapsed: %.2f \316\274s", W<0,r> {0 1 0};
    %vpi_call 4 73 "$display", "Frequency: 100 MHz (10 ns period)" {0 0 0};
    %vpi_call 4 75 "$display", "\012Final Secret Shares:" {0 0 0};
    %vpi_call 4 76 "$display", "  Node 0: %h", v0000021f81b75660_0 {0 0 0};
    %vpi_call 4 77 "$display", "  Node 1: %h", v0000021f81b753e0_0 {0 0 0};
    %vpi_call 4 78 "$display", "  Node 2: %h", v0000021f81b75700_0 {0 0 0};
    %vpi_call 4 79 "$display", "  Node 3: %h", v0000021f81b75480_0 {0 0 0};
    %vpi_call 4 82 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 83 "$display", "VERIFICATION" {0 0 0};
    %vpi_call 4 84 "$display", "========================================" {0 0 0};
    %load/vec4 v0000021f81b75660_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b753e0_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021f81b75700_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021f81b75480_0;
    %pushi/vec4 0, 0, 252;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %vpi_call 4 89 "$display", "\342\234\223 All nodes have non-zero secret shares" {0 0 0};
    %jmp T_75.5;
T_75.4 ;
    %vpi_call 4 91 "$display", "\342\234\227 ERROR: Some nodes have zero secret shares" {0 0 0};
T_75.5 ;
    %load/vec4 v0000021f81b75660_0;
    %load/vec4 v0000021f81b753e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b753e0_0;
    %load/vec4 v0000021f81b75700_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021f81b75700_0;
    %load/vec4 v0000021f81b75480_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %vpi_call 4 98 "$display", "\342\234\223 All secret shares are unique" {0 0 0};
    %jmp T_75.7;
T_75.6 ;
    %vpi_call 4 100 "$display", "WARNING: Some secret shares are identical" {0 0 0};
T_75.7 ;
    %vpi_call 4 103 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 104 "$display", "PERFORMANCE METRICS" {0 0 0};
    %vpi_call 4 105 "$display", "========================================" {0 0 0};
    %vpi_call 4 106 "$display", "Clock frequency: 100 MHz" {0 0 0};
    %vpi_call 4 107 "$display", "Total cycles: %0d", v0000021f81b757a0_0 {0 0 0};
    %load/vec4 v0000021f81b757a0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call 4 108 "$display", "Time: %.2f \316\274s", W<0,r> {0 1 0};
    %load/vec4 v0000021f81b757a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_75.8, 5;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %load/vec4 v0000021f81b757a0_0;
    %cvt/rv;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %div/wr;
    %vpi_call 4 110 "$display", "Throughput: %.2f DKG/sec", W<0,r> {0 1 0};
T_75.8 ;
    %vpi_call 4 112 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 113 "$display", "vs. SOFTWARE BASELINE (Rust/Givre)" {0 0 0};
    %vpi_call 4 114 "$display", "========================================" {0 0 0};
    %vpi_call 4 115 "$display", "Software cycles (estimated): ~150,000" {0 0 0};
    %vpi_call 4 116 "$display", "Hardware cycles (actual): %0d", v0000021f81b757a0_0 {0 0 0};
    %load/vec4 v0000021f81b757a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_75.10, 5;
    %pushi/real 1228800000, 4083; load=150000.
    %load/vec4 v0000021f81b757a0_0;
    %cvt/rv;
    %div/wr;
    %vpi_call 4 118 "$display", "Speedup: ~%.1fx", W<0,r> {0 1 0};
T_75.10 ;
    %vpi_call 4 120 "$display", "\012========================================" {0 0 0};
    %vpi_call 4 121 "$display", "PROTOCOL VERIFICATION" {0 0 0};
    %vpi_call 4 122 "$display", "========================================" {0 0 0};
    %vpi_call 4 123 "$display", "\342\234\223 Polynomial generation (3 coefficients per node)" {0 0 0};
    %vpi_call 4 124 "$display", "\342\234\223 Elliptic curve scalar multiplication for commitments" {0 0 0};
    %vpi_call 4 125 "$display", "\342\234\223 Polynomial evaluation for secret sharing" {0 0 0};
    %vpi_call 4 126 "$display", "\342\234\223 VSS verification for received shares" {0 0 0};
    %vpi_call 4 127 "$display", "\342\234\223 Secret share aggregation" {0 0 0};
    %vpi_call 4 128 "$display", "\342\234\223 Group public key aggregation (point addition)" {0 0 0};
    %vpi_call 4 130 "$display", "\012\360\237\224\245 FROST DKG Hardware Implementation COMPLETE! \360\237\224\245\012" {0 0 0};
    %vpi_call 4 132 "$finish" {0 0 0};
    %end;
    .thread T_75;
    .scope S_0000021f817cf680;
T_76 ;
    %delay 1215752192, 23;
    %vpi_call 4 138 "$display", "\012\342\232\240\357\270\217  TIMEOUT: Simulation exceeded 100ms" {0 0 0};
    %vpi_call 4 139 "$display", "Protocol may be stuck. Check waveform." {0 0 0};
    %vpi_call 4 140 "$finish" {0 0 0};
    %end;
    .thread T_76;
    .scope S_0000021f817cf680;
T_77 ;
    %vpi_call 4 145 "$dumpfile", "frost_v2.vcd" {0 0 0};
    %vpi_call 4 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021f817cf680 {0 0 0};
    %end;
    .thread T_77;
    .scope S_0000021f81b6ab90;
T_78 ;
    %wait E_0000021f81a8a8a0;
    %load/vec4 v0000021f81b82710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b83a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b839d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b81950_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000021f81b83a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %jmp T_78.5;
T_78.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b839d0_0, 0;
    %load/vec4 v0000021f81b828f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b83a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b81950_0, 0;
T_78.6 ;
    %jmp T_78.5;
T_78.3 ;
    %load/vec4 v0000021f81b82a30_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b82850_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b836b0_0, 0;
    %load/vec4 v0000021f81b82a30_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b83890_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b82030_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b82350_0, 0;
    %load/vec4 v0000021f81b82a30_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b82850_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b82e90_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b81950_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b83a70_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b839d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b83a70_0, 0;
    %jmp T_78.5;
T_78.5 ;
    %pop/vec4 1;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000021f81b69bf0;
T_79 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b80050, 4, 0;
    %end;
    .thread T_79;
    .scope S_0000021f81b69bf0;
T_80 ;
    %wait E_0000021f81a8a8a0;
    %load/vec4 v0000021f81b80a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b80eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b81270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f81b7f470_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000021f81b80eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %jmp T_80.6;
T_80.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b81270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f81b7f470_0, 0;
    %load/vec4 v0000021f81b80e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.7, 8;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b805f0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b80730_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0000021f81b81450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b80eb0_0, 0;
T_80.7 ;
    %jmp T_80.6;
T_80.3 ;
    %load/vec4 v0000021f81b81450_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_80.9, 5;
    %load/vec4 v0000021f81b80cd0_0;
    %load/vec4 v0000021f81b81450_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f81b804b0, 4;
    %add;
    %load/vec4 v0000021f81b80c30_0;
    %add;
    %load/vec4 v0000021f81b81450_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f81b804b0, 4;
    %add;
    %load/vec4 v0000021f81b81450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b804b0, 0, 4;
    %load/vec4 v0000021f81b81450_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81b81450_0, 0;
    %load/vec4 v0000021f81b7f470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b7f470_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b802d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b80410_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7f8d0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7f650_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7f6f0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7eed0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7f970_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %assign/vec4 v0000021f81b7fa10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021f81b81450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b80eb0_0, 0;
T_80.10 ;
    %jmp T_80.6;
T_80.4 ;
    %load/vec4 v0000021f81b7f970_0;
    %assign/vec4 v0000021f81b7fa10_0, 0;
    %load/vec4 v0000021f81b7eed0_0;
    %assign/vec4 v0000021f81b7f970_0, 0;
    %load/vec4 v0000021f81b7f6f0_0;
    %assign/vec4 v0000021f81b7eed0_0, 0;
    %load/vec4 v0000021f81b7f650_0;
    %load/vec4 v0000021f81b7fd30_0;
    %add;
    %assign/vec4 v0000021f81b7f6f0_0, 0;
    %load/vec4 v0000021f81b7f8d0_0;
    %assign/vec4 v0000021f81b7f650_0, 0;
    %load/vec4 v0000021f81b80410_0;
    %assign/vec4 v0000021f81b7f8d0_0, 0;
    %load/vec4 v0000021f81b802d0_0;
    %assign/vec4 v0000021f81b80410_0, 0;
    %load/vec4 v0000021f81b7fd30_0;
    %load/vec4 v0000021f81b80d70_0;
    %add;
    %assign/vec4 v0000021f81b802d0_0, 0;
    %load/vec4 v0000021f81b7f470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b7f470_0, 0;
    %load/vec4 v0000021f81b81450_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_80.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021f81b80eb0_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %load/vec4 v0000021f81b81450_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81b81450_0, 0;
T_80.12 ;
    %jmp T_80.6;
T_80.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b802d0_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b80410_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f8d0_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f650_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f6f0_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7eed0_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f970_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7fa10_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b7f290, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b802d0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b80410_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f8d0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f650_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f6f0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7eed0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7f970_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b7f290, 4;
    %load/vec4 v0000021f81b7fa10_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021f81b80ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b81270_0, 0;
    %load/vec4 v0000021f81b7f470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b7f470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b80eb0_0, 0;
    %jmp T_80.6;
T_80.6 ;
    %pop/vec4 1;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000021f817bd4a0;
T_81 ;
    %wait E_0000021f81a8a4e0;
    %load/vec4 v0000021f81b83110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0000021f81b816d0_0;
    %muli 1664525, 0, 252;
    %addi 1013904223, 0, 252;
    %assign/vec4 v0000021f81b816d0_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000021f817bd4a0;
T_82 ;
    %wait E_0000021f81a8a8a0;
    %load/vec4 v0000021f81b81a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b822b0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000021f81b81ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %jmp T_82.8;
T_82.2 ;
    %load/vec4 v0000021f81b82170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b822b0_0, 0;
T_82.9 ;
    %jmp T_82.8;
T_82.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b83110_0, 0;
    %load/vec4 v0000021f81b83c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.11, 8;
    %load/vec4 v0000021f81b82f30_0;
    %assign/vec4 v0000021f81b81f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b83110_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
T_82.11 ;
    %jmp T_82.8;
T_82.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b81770_0, 0;
    %load/vec4 v0000021f81b82fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %load/vec4 v0000021f81b81590_0;
    %assign/vec4 v0000021f81b827b0_0, 0;
    %load/vec4 v0000021f81b81e50_0;
    %assign/vec4 v0000021f81b81d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b81770_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
T_82.13 ;
    %jmp T_82.8;
T_82.5 ;
    %load/vec4 v0000021f81b83bb0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0000021f81b827b0_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b83070_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b818b0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0000021f81b81d10_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b83070_0;
    %parti/s 128, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f81b83bb0_0;
    %parti/s 127, 128, 9;
    %load/vec4 v0000021f81b827b0_0;
    %parti/s 127, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f81b818b0_0;
    %parti/s 127, 128, 9;
    %load/vec4 v0000021f81b81d10_0;
    %parti/s 127, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b820d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b82d50_0, 0;
    %load/vec4 v0000021f81b81630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.15, 8;
    %load/vec4 v0000021f81b819f0_0;
    %assign/vec4 v0000021f81b83cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b82d50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
T_82.15 ;
    %jmp T_82.8;
T_82.6 ;
    %load/vec4 v0000021f81b81f90_0;
    %load/vec4 v0000021f81b83cf0_0;
    %parti/s 252, 0, 2;
    %load/vec4 v0000021f81b837f0_0;
    %mul;
    %add;
    %assign/vec4 v0000021f81b82ad0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
    %jmp T_82.8;
T_82.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b822b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b81ef0_0, 0;
    %jmp T_82.8;
T_82.8 ;
    %pop/vec4 1;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000021f81b6b1d0;
T_83 ;
    %pushi/vec4 1116352408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1899447441, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3049323471, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3921009573, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 961987163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1508970993, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2453635748, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2870763221, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3624381080, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 310598401, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 607225278, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1426881987, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1925078388, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2162078206, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2614888103, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3248222580, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3835390401, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 4022224774, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 264347078, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 604807628, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 770255983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1249150122, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1555081692, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1996064986, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2554220882, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2821834349, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2952996808, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3210313671, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3336571891, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3584528711, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 113926993, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 338241895, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 666307205, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 773529912, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1294757372, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1396182291, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1695183700, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1986661051, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2177026350, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2456956037, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2730485921, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2820302411, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3259730800, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3345764771, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3516065817, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3600352804, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 4094571909, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 275423344, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 430227734, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 506948616, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 659060556, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 883997877, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 958139571, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1322822218, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1537002063, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1747873779, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 1955562222, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2024104815, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2227730452, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2361852424, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2428436474, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 2756734187, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3204031479, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %pushi/vec4 3329325298, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f81b84790, 4, 0;
    %end;
    .thread T_83;
    .scope S_0000021f81b6b1d0;
T_84 ;
    %wait E_0000021f81a8a6a0;
    %load/vec4 v0000021f81b84330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b85370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b840b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f81b86130_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000021f81b85370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %jmp T_84.6;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b840b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021f81b86130_0, 0;
    %load/vec4 v0000021f81b863b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.7, 8;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b83ed0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 480, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 448, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 416, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 384, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 352, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 320, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 288, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 256, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b84150_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0000021f81b85b90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b85370_0, 0;
T_84.7 ;
    %jmp T_84.6;
T_84.3 ;
    %load/vec4 v0000021f81b85b90_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_84.9, 5;
    %load/vec4 v0000021f81b843d0_0;
    %load/vec4 v0000021f81b85b90_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f81b85e10, 4;
    %add;
    %load/vec4 v0000021f81b84c90_0;
    %add;
    %load/vec4 v0000021f81b85b90_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021f81b85e10, 4;
    %add;
    %load/vec4 v0000021f81b85b90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b85e10, 0, 4;
    %load/vec4 v0000021f81b85b90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81b85b90_0, 0;
    %load/vec4 v0000021f81b86130_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b86130_0, 0;
    %jmp T_84.10;
T_84.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b85eb0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b86090_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b86310_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b850f0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b852d0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b86270_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b84290_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %assign/vec4 v0000021f81b84bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021f81b85b90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b85370_0, 0;
T_84.10 ;
    %jmp T_84.6;
T_84.4 ;
    %load/vec4 v0000021f81b84290_0;
    %assign/vec4 v0000021f81b84bf0_0, 0;
    %load/vec4 v0000021f81b86270_0;
    %assign/vec4 v0000021f81b84290_0, 0;
    %load/vec4 v0000021f81b852d0_0;
    %assign/vec4 v0000021f81b86270_0, 0;
    %load/vec4 v0000021f81b850f0_0;
    %load/vec4 v0000021f81b84ab0_0;
    %add;
    %assign/vec4 v0000021f81b852d0_0, 0;
    %load/vec4 v0000021f81b86310_0;
    %assign/vec4 v0000021f81b850f0_0, 0;
    %load/vec4 v0000021f81b86090_0;
    %assign/vec4 v0000021f81b86310_0, 0;
    %load/vec4 v0000021f81b85eb0_0;
    %assign/vec4 v0000021f81b86090_0, 0;
    %load/vec4 v0000021f81b84ab0_0;
    %load/vec4 v0000021f81b84e70_0;
    %add;
    %assign/vec4 v0000021f81b85eb0_0, 0;
    %load/vec4 v0000021f81b86130_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b86130_0, 0;
    %load/vec4 v0000021f81b85b90_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_84.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021f81b85370_0, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0000021f81b85b90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000021f81b85b90_0, 0;
T_84.12 ;
    %jmp T_84.6;
T_84.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b85eb0_0;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86090_0;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86310_0;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b850f0_0;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b852d0_0;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86270_0;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b84290_0;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b84bf0_0;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f81b83e30, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b85eb0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86090_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86310_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b850f0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b852d0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b86270_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b84290_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f81b83e30, 4;
    %load/vec4 v0000021f81b84bf0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021f81b83f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b840b0_0, 0;
    %load/vec4 v0000021f81b86130_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021f81b86130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b85370_0, 0;
    %jmp T_84.6;
T_84.6 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000021f81b8a220;
T_85 ;
    %wait E_0000021f81a8a6a0;
    %load/vec4 v0000021f81b859b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b85cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b857d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b85730_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000021f81b85cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %jmp T_85.5;
T_85.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b857d0_0, 0;
    %load/vec4 v0000021f81b85c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b85cd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b85730_0, 0;
T_85.6 ;
    %jmp T_85.5;
T_85.3 ;
    %load/vec4 v0000021f81b85a50_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b85910_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b84dd0_0, 0;
    %load/vec4 v0000021f81b85a50_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b864f0_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b85410_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b85550_0, 0;
    %load/vec4 v0000021f81b85a50_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b85910_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b84d30_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b85730_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b85cd0_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b857d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b85cd0_0, 0;
    %jmp T_85.5;
T_85.5 ;
    %pop/vec4 1;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000021f81b8a860;
T_86 ;
    %wait E_0000021f81a8a6a0;
    %load/vec4 v0000021f81b88cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b88250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b87170_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000021f81b88250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %jmp T_86.5;
T_86.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87210_0, 0;
    %load/vec4 v0000021f81b88a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021f81b88250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b87170_0, 0;
T_86.6 ;
    %jmp T_86.5;
T_86.3 ;
    %load/vec4 v0000021f81b88890_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b86db0_0;
    %xor;
    %pushi/vec4 3735928559, 0, 223;
    %concati/vec4 3405691582, 0, 32;
    %xor;
    %assign/vec4 v0000021f81b87030_0, 0;
    %load/vec4 v0000021f81b88890_0;
    %parti/s 252, 0, 2;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000021f81b86e50_0;
    %xor;
    %pushi/vec4 2443359172, 0, 230;
    %concati/vec4 28036591, 0, 25;
    %xor;
    %assign/vec4 v0000021f81b86ef0_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b87490_0, 0;
    %load/vec4 v0000021f81b88890_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000021f81b86db0_0;
    %and;
    %pushi/vec4 4042322160, 0, 223;
    %concati/vec4 4042322160, 0, 32;
    %or;
    %assign/vec4 v0000021f81b887f0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000021f81b87170_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021f81b88250_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b87210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021f81b88250_0, 0;
    %jmp T_86.5;
T_86.5 ;
    %pop/vec4 1;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000021f81b89f00;
T_87 ;
    %wait E_0000021f81a8a6a0;
    %load/vec4 v0000021f81b86770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b881b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021f81b870d0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000021f81b881b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %jmp T_87.5;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87990_0, 0;
    %load/vec4 v0000021f81b87a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021f81b881b0_0, 0;
T_87.6 ;
    %jmp T_87.5;
T_87.3 ;
    %load/vec4 v0000021f81b875d0_0;
    %load/vec4 v0000021f81b86f90_0;
    %xor;
    %pushi/vec4 305419896, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b87c10_0, 0;
    %load/vec4 v0000021f81b86b30_0;
    %load/vec4 v0000021f81b88930_0;
    %xor;
    %pushi/vec4 2271560481, 0, 255;
    %xor;
    %assign/vec4 v0000021f81b88110_0, 0;
    %pushi/vec4 1, 0, 255;
    %assign/vec4 v0000021f81b88750_0, 0;
    %load/vec4 v0000021f81b875d0_0;
    %load/vec4 v0000021f81b88930_0;
    %xor;
    %pushi/vec4 4294967295, 0, 255;
    %and;
    %assign/vec4 v0000021f81b87670_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000021f81b870d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021f81b881b0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b87990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b881b0_0, 0;
    %jmp T_87.5;
T_87.5 ;
    %pop/vec4 1;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000021f817edd30;
T_88 ;
    %wait E_0000021f81a8a6a0;
    %load/vec4 v0000021f81b89150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b868b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b89290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b88430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b891f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b88c50_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000021f81b87df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b87530_0, 0;
T_88.2 ;
    %load/vec4 v0000021f81b88390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b88430_0, 0;
T_88.4 ;
    %load/vec4 v0000021f81b88f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b891f0_0, 0;
T_88.6 ;
    %load/vec4 v0000021f81b88b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b88c50_0, 0;
T_88.8 ;
    %load/vec4 v0000021f81b895b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_88.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_88.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_88.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_88.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_88.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_88.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_88.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_88.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_88.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_88.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_88.20, 6;
    %jmp T_88.21;
T_88.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f81b868b0_0, 0;
    %load/vec4 v0000021f81b88e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.22, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
T_88.22 ;
    %jmp T_88.21;
T_88.11 ;
    %load/vec4 v0000021f81b866d0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0000021f81b884d0_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b872b0_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b87cb0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0000021f81b88570_0;
    %parti/s 128, 0, 2;
    %xor;
    %load/vec4 v0000021f81b872b0_0;
    %parti/s 128, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f81b866d0_0;
    %parti/s 127, 128, 9;
    %load/vec4 v0000021f81b884d0_0;
    %parti/s 127, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f81b87cb0_0;
    %parti/s 127, 128, 9;
    %load/vec4 v0000021f81b88570_0;
    %parti/s 127, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000021f81b869f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b87530_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.12 ;
    %load/vec4 v0000021f81b87df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.24, 8;
    %load/vec4 v0000021f81b87350_0;
    %assign/vec4 v0000021f81b87ad0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
T_88.24 ;
    %jmp T_88.21;
T_88.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b88430_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.14 ;
    %load/vec4 v0000021f81b88390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.26, 8;
    %load/vec4 v0000021f81b87e90_0;
    %assign/vec4 v0000021f81b87850_0, 0;
    %load/vec4 v0000021f81b87f30_0;
    %assign/vec4 v0000021f81b882f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
T_88.26 ;
    %jmp T_88.21;
T_88.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b891f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.16 ;
    %load/vec4 v0000021f81b88f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.28, 8;
    %load/vec4 v0000021f81b88d90_0;
    %assign/vec4 v0000021f81b86810_0, 0;
    %load/vec4 v0000021f81b88ed0_0;
    %assign/vec4 v0000021f81b87d50_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
T_88.28 ;
    %jmp T_88.21;
T_88.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b88c50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.18 ;
    %load/vec4 v0000021f81b88b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.30, 8;
    %load/vec4 v0000021f81b878f0_0;
    %assign/vec4 v0000021f81b87710_0, 0;
    %load/vec4 v0000021f81b88bb0_0;
    %assign/vec4 v0000021f81b86950_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
T_88.30 ;
    %jmp T_88.21;
T_88.19 ;
    %load/vec4 v0000021f81b87850_0;
    %load/vec4 v0000021f81b87710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021f81b882f0_0;
    %load/vec4 v0000021f81b86950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000021f81b89290_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021f81b868b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021f81b895b0_0, 0;
    %jmp T_88.21;
T_88.21 ;
    %pop/vec4 1;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ed25519_point_ops_mock.v";
    "sha256_core.v";
    "tb_frost_v2.v";
    "frost_coordinator_v2.v";
    "frost_node_v2.v";
    "frost_protocol.v";
