# **ETH10base_t**
    This is my sandbox for writing Ethernet 10Base-t on SystemVerilog on FPGA
