#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ddadca7b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ddadc7e980 .scope module, "tb_cpu_top" "tb_cpu_top" 3 2;
 .timescale -9 -12;
v000001ddadd03480_0 .var "clk", 0 0;
v000001ddadd03d40_0 .net "dbg_x1", 31 0, L_000001ddadc8afe0;  1 drivers
v000001ddadd03f20_0 .net "dbg_x2", 31 0, L_000001ddadd06d10;  1 drivers
v000001ddadd02940_0 .net "dbg_x3", 31 0, L_000001ddadd06df0;  1 drivers
v000001ddadd03020_0 .var/i "i", 31 0;
v000001ddadd03de0_0 .net "imem_req_addr", 31 0, L_000001ddadc8b980;  1 drivers
v000001ddadd029e0_0 .var "imem_req_ready", 0 0;
v000001ddadd02b20_0 .net "imem_req_valid", 0 0, L_000001ddadc8b910;  1 drivers
v000001ddadd03520_0 .var "imem_resp_data", 31 0;
L_000001ddae0b0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ddadd03840_0 .net "imem_resp_ready", 0 0, L_000001ddae0b0088;  1 drivers
v000001ddadd02bc0_0 .var "imem_resp_valid", 0 0;
v000001ddadd03fc0_0 .var "pending", 0 0;
v000001ddadd02d00_0 .var "pending_addr", 31 0;
v000001ddadd02120_0 .var "reset_n", 0 0;
v000001ddadd02da0 .array "rom", 255 0, 31 0;
S_000001ddadc7eb10 .scope module, "dut" "cpu_top" 3 18, 4 26 0, S_000001ddadc7e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "imem_req_ready";
    .port_info 3 /INPUT 1 "imem_resp_valid";
    .port_info 4 /INPUT 32 "imem_resp_data";
    .port_info 5 /OUTPUT 1 "imem_req_valid";
    .port_info 6 /OUTPUT 32 "imem_req_addr";
    .port_info 7 /OUTPUT 1 "imem_resp_ready";
    .port_info 8 /OUTPUT 32 "dbg_x1";
    .port_info 9 /OUTPUT 32 "dbg_x2";
    .port_info 10 /OUTPUT 32 "dbg_x3";
L_000001ddadc8ab80 .functor AND 1, L_000001ddadc8b910, v000001ddadd029e0_0, C4<1>, C4<1>;
L_000001ddadc8acd0 .functor AND 1, v000001ddadd02bc0_0, L_000001ddae0b0088, C4<1>, C4<1>;
L_000001ddadc8ad40 .functor BUFZ 1, L_000001ddadc8acd0, C4<0>, C4<0>, C4<0>;
L_000001ddadc8adb0 .functor BUFZ 1, v000001ddadd00e30_0, C4<0>, C4<0>, C4<0>;
v000001ddadca19b0_1 .array/port v000001ddadca19b0, 1;
L_000001ddadc8afe0 .functor BUFZ 32, v000001ddadca19b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddadca19b0_2 .array/port v000001ddadca19b0, 2;
L_000001ddadd06d10 .functor BUFZ 32, v000001ddadca19b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddadca19b0_3 .array/port v000001ddadca19b0, 3;
L_000001ddadd06df0 .functor BUFZ 32, v000001ddadca19b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddadd06f40 .functor AND 1, L_000001ddae109770, L_000001ddae109810, C4<1>, C4<1>;
L_000001ddadd06920 .functor AND 1, L_000001ddadd06f40, L_000001ddae108230, C4<1>, C4<1>;
L_000001ddadd06760 .functor AND 1, L_000001ddae109770, L_000001ddae109b30, C4<1>, C4<1>;
L_000001ddadd06990 .functor AND 1, L_000001ddadd06760, L_000001ddae108690, C4<1>, C4<1>;
L_000001ddadd06840 .functor AND 1, L_000001ddae109770, L_000001ddae109ef0, C4<1>, C4<1>;
L_000001ddadd06140 .functor AND 1, L_000001ddadd06840, L_000001ddae108d70, C4<1>, C4<1>;
L_000001ddadd068b0 .functor AND 1, L_000001ddae109770, L_000001ddae109310, C4<1>, C4<1>;
L_000001ddadd06a00 .functor AND 1, L_000001ddadd068b0, L_000001ddae109630, C4<1>, C4<1>;
L_000001ddadd06a70 .functor AND 1, L_000001ddae109a90, L_000001ddae109090, C4<1>, C4<1>;
L_000001ddadd063e0 .functor OR 1, L_000001ddadd06920, L_000001ddadd06990, C4<0>, C4<0>;
L_000001ddadd067d0 .functor OR 1, L_000001ddadd063e0, L_000001ddadd06140, C4<0>, C4<0>;
L_000001ddadd065a0 .functor OR 1, L_000001ddadd067d0, L_000001ddadd06a00, C4<0>, C4<0>;
L_000001ddadd06ae0 .functor OR 1, L_000001ddadd065a0, L_000001ddadd06a70, C4<0>, C4<0>;
L_000001ddadd06bc0 .functor AND 1, v000001ddadd00e30_0, L_000001ddadd06ae0, C4<1>, C4<1>;
L_000001ddadd06450 .functor BUFZ 5, L_000001ddadd03160, C4<00000>, C4<00000>, C4<00000>;
L_000001ddadd06b50 .functor BUFZ 32, v000001ddadca1f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddadca0970_0 .net *"_ivl_100", 0 0, L_000001ddadd063e0;  1 drivers
v000001ddadca0ab0_0 .net *"_ivl_102", 0 0, L_000001ddadd067d0;  1 drivers
v000001ddadc6b9f0_0 .net *"_ivl_104", 0 0, L_000001ddadd065a0;  1 drivers
L_000001ddae0b0118 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001ddadc4e2c0_0 .net/2u *"_ivl_21", 6 0, L_000001ddae0b0118;  1 drivers
L_000001ddae0b0160 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001ddadd01c90_0 .net/2u *"_ivl_25", 6 0, L_000001ddae0b0160;  1 drivers
L_000001ddae0b01a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ddadd01650_0 .net/2u *"_ivl_29", 2 0, L_000001ddae0b01a8;  1 drivers
v000001ddadd00430_0 .net *"_ivl_31", 0 0, L_000001ddae109810;  1 drivers
v000001ddadd016f0_0 .net *"_ivl_34", 0 0, L_000001ddadd06f40;  1 drivers
L_000001ddae0b01f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001ddadd01790_0 .net/2u *"_ivl_35", 6 0, L_000001ddae0b01f0;  1 drivers
v000001ddadd01ab0_0 .net *"_ivl_37", 0 0, L_000001ddae108230;  1 drivers
L_000001ddae0b00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ddadd00d90_0 .net/2u *"_ivl_4", 31 0, L_000001ddae0b00d0;  1 drivers
L_000001ddae0b0238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ddadd004d0_0 .net/2u *"_ivl_41", 2 0, L_000001ddae0b0238;  1 drivers
v000001ddadd00b10_0 .net *"_ivl_43", 0 0, L_000001ddae109b30;  1 drivers
v000001ddadd007f0_0 .net *"_ivl_46", 0 0, L_000001ddadd06760;  1 drivers
L_000001ddae0b0280 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000001ddadd01b50_0 .net/2u *"_ivl_47", 6 0, L_000001ddae0b0280;  1 drivers
v000001ddadd01010_0 .net *"_ivl_49", 0 0, L_000001ddae108690;  1 drivers
L_000001ddae0b02c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001ddadd002f0_0 .net/2u *"_ivl_53", 2 0, L_000001ddae0b02c8;  1 drivers
v000001ddadd011f0_0 .net *"_ivl_55", 0 0, L_000001ddae109ef0;  1 drivers
v000001ddadd006b0_0 .net *"_ivl_58", 0 0, L_000001ddadd06840;  1 drivers
L_000001ddae0b0310 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001ddadd00bb0_0 .net/2u *"_ivl_59", 6 0, L_000001ddae0b0310;  1 drivers
v000001ddadd01bf0_0 .net *"_ivl_61", 0 0, L_000001ddae108d70;  1 drivers
L_000001ddae0b0358 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001ddadd01d30_0 .net/2u *"_ivl_65", 2 0, L_000001ddae0b0358;  1 drivers
v000001ddadd00890_0 .net *"_ivl_67", 0 0, L_000001ddae109310;  1 drivers
v000001ddadd01150_0 .net *"_ivl_70", 0 0, L_000001ddadd068b0;  1 drivers
L_000001ddae0b03a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001ddadd01f10_0 .net/2u *"_ivl_71", 6 0, L_000001ddae0b03a0;  1 drivers
v000001ddadd015b0_0 .net *"_ivl_73", 0 0, L_000001ddae109630;  1 drivers
L_000001ddae0b03e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ddadd01dd0_0 .net/2u *"_ivl_77", 2 0, L_000001ddae0b03e8;  1 drivers
v000001ddadd01fb0_0 .net *"_ivl_79", 0 0, L_000001ddae109090;  1 drivers
L_000001ddae0b0430 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ddadd01290_0 .net/2u *"_ivl_85", 3 0, L_000001ddae0b0430;  1 drivers
L_000001ddae0b0478 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ddadd01e70_0 .net/2u *"_ivl_87", 3 0, L_000001ddae0b0478;  1 drivers
L_000001ddae0b04c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001ddadd01830_0 .net/2u *"_ivl_89", 3 0, L_000001ddae0b04c0;  1 drivers
L_000001ddae0b0508 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ddadd00110_0 .net/2u *"_ivl_91", 3 0, L_000001ddae0b0508;  1 drivers
v000001ddadd00930_0 .net *"_ivl_93", 3 0, L_000001ddae1085f0;  1 drivers
v000001ddadd001b0_0 .net *"_ivl_95", 3 0, L_000001ddae1096d0;  1 drivers
v000001ddadd01330_0 .net "alu_in2", 31 0, L_000001ddae109450;  1 drivers
v000001ddadd00250_0 .net "alu_opcode", 3 0, L_000001ddae1091d0;  1 drivers
v000001ddadd018d0_0 .net "alu_res", 31 0, v000001ddadca1f50_0;  1 drivers
v000001ddadd00390_0 .net "alu_zero", 0 0, L_000001ddae109d10;  1 drivers
v000001ddadd01a10_0 .net "clk", 0 0, v000001ddadd03480_0;  1 drivers
v000001ddadd00570_0 .net "consume", 0 0, L_000001ddadc8adb0;  1 drivers
v000001ddadd00c50_0 .net "dbg_x1", 31 0, L_000001ddadc8afe0;  alias, 1 drivers
v000001ddadd00610_0 .net "dbg_x2", 31 0, L_000001ddadd06d10;  alias, 1 drivers
v000001ddadd009d0_0 .net "dbg_x3", 31 0, L_000001ddadd06df0;  alias, 1 drivers
v000001ddadd01970_0 .net "dec_wb_we", 0 0, L_000001ddadd06ae0;  1 drivers
v000001ddadd00750_0 .net "funct3", 2 0, L_000001ddadd03980;  1 drivers
v000001ddadd00a70_0 .net "funct7", 6 0, L_000001ddadd03340;  1 drivers
v000001ddadd00cf0_0 .var "if_id_inst", 31 0;
v000001ddadd00e30_0 .var "if_id_valid", 0 0;
v000001ddadd00ed0_0 .net "imem_req_addr", 31 0, L_000001ddadc8b980;  alias, 1 drivers
v000001ddadd00f70_0 .net "imem_req_fire", 0 0, L_000001ddadc8ab80;  1 drivers
v000001ddadd010b0_0 .net "imem_req_ready", 0 0, v000001ddadd029e0_0;  1 drivers
v000001ddadd013d0_0 .net "imem_req_valid", 0 0, L_000001ddadc8b910;  alias, 1 drivers
v000001ddadd01510_0 .net "imem_resp_data", 31 0, v000001ddadd03520_0;  1 drivers
v000001ddadd01470_0 .net "imem_resp_fire", 0 0, L_000001ddadc8acd0;  1 drivers
v000001ddadd038e0_0 .net "imem_resp_ready", 0 0, L_000001ddae0b0088;  alias, 1 drivers
v000001ddadd03e80_0 .net "imem_resp_valid", 0 0, v000001ddadd02bc0_0;  1 drivers
v000001ddadd02ee0_0 .net "imm_i", 31 0, L_000001ddadd03ca0;  1 drivers
v000001ddadd02300_0 .net "is_itype", 0 0, L_000001ddae109a90;  1 drivers
v000001ddadd02c60_0 .net "is_rtype", 0 0, L_000001ddae109770;  1 drivers
v000001ddadd023a0_0 .net "op_add", 0 0, L_000001ddadd06920;  1 drivers
v000001ddadd03a20_0 .net "op_addi", 0 0, L_000001ddadd06a70;  1 drivers
v000001ddadd03ac0_0 .net "op_and", 0 0, L_000001ddadd06140;  1 drivers
v000001ddadd037a0_0 .net "op_or", 0 0, L_000001ddadd06a00;  1 drivers
v000001ddadd024e0_0 .net "op_sub", 0 0, L_000001ddadd06990;  1 drivers
v000001ddadd02440_0 .net "opcode", 6 0, L_000001ddadd030c0;  1 drivers
v000001ddadd02580_0 .net "pc_current", 31 0, v000001ddadca0330_0;  1 drivers
v000001ddadd033e0_0 .net "pc_en", 0 0, L_000001ddadc8ad40;  1 drivers
v000001ddadd02800_0 .net "pc_next", 31 0, L_000001ddadd02e40;  1 drivers
v000001ddadd021c0_0 .net "rd", 4 0, L_000001ddadd03160;  1 drivers
v000001ddadd02620_0 .net "reset_n", 0 0, v000001ddadd02120_0;  1 drivers
v000001ddadd02f80_0 .net "rs1", 4 0, L_000001ddadd03700;  1 drivers
v000001ddadd026c0_0 .net "rs1_data", 31 0, v000001ddadca1d70_0;  1 drivers
v000001ddadd02260_0 .net "rs2", 4 0, L_000001ddadd032a0;  1 drivers
v000001ddadd02a80_0 .net "rs2_data", 31 0, v000001ddadca0790_0;  1 drivers
v000001ddadd03200_0 .net "shamt", 4 0, L_000001ddae1093b0;  1 drivers
v000001ddadd02760_0 .net "wb_data", 31 0, L_000001ddadd06b50;  1 drivers
v000001ddadd035c0_0 .net "wb_rd", 4 0, L_000001ddadd06450;  1 drivers
v000001ddadd028a0_0 .net "wb_we", 0 0, L_000001ddadd06bc0;  1 drivers
L_000001ddadd02e40 .arith/sum 32, v000001ddadca0330_0, L_000001ddae0b00d0;
L_000001ddae109770 .cmp/eq 7, L_000001ddadd030c0, L_000001ddae0b0118;
L_000001ddae109a90 .cmp/eq 7, L_000001ddadd030c0, L_000001ddae0b0160;
L_000001ddae109810 .cmp/eq 3, L_000001ddadd03980, L_000001ddae0b01a8;
L_000001ddae108230 .cmp/eq 7, L_000001ddadd03340, L_000001ddae0b01f0;
L_000001ddae109b30 .cmp/eq 3, L_000001ddadd03980, L_000001ddae0b0238;
L_000001ddae108690 .cmp/eq 7, L_000001ddadd03340, L_000001ddae0b0280;
L_000001ddae109ef0 .cmp/eq 3, L_000001ddadd03980, L_000001ddae0b02c8;
L_000001ddae108d70 .cmp/eq 7, L_000001ddadd03340, L_000001ddae0b0310;
L_000001ddae109310 .cmp/eq 3, L_000001ddadd03980, L_000001ddae0b0358;
L_000001ddae109630 .cmp/eq 7, L_000001ddadd03340, L_000001ddae0b03a0;
L_000001ddae109090 .cmp/eq 3, L_000001ddadd03980, L_000001ddae0b03e8;
L_000001ddae109450 .functor MUXZ 32, v000001ddadca0790_0, L_000001ddadd03ca0, L_000001ddadd06a70, C4<>;
L_000001ddae1085f0 .functor MUXZ 4, L_000001ddae0b0508, L_000001ddae0b04c0, L_000001ddadd06a00, C4<>;
L_000001ddae1096d0 .functor MUXZ 4, L_000001ddae1085f0, L_000001ddae0b0478, L_000001ddadd06140, C4<>;
L_000001ddae1091d0 .functor MUXZ 4, L_000001ddae1096d0, L_000001ddae0b0430, L_000001ddadd06990, C4<>;
S_000001ddadc7eca0 .scope module, "u_alu" "alu" 4 159, 5 1 0, S_000001ddadc7eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001ddae0b0550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddadca00b0_0 .net/2u *"_ivl_0", 31 0, L_000001ddae0b0550;  1 drivers
v000001ddadca0b50_0 .net "a", 31 0, v000001ddadca1d70_0;  alias, 1 drivers
v000001ddadca0d30_0 .net "b", 31 0, L_000001ddae109450;  alias, 1 drivers
v000001ddadca1190_0 .net "opcode", 3 0, L_000001ddae1091d0;  alias, 1 drivers
v000001ddadca1f50_0 .var "result", 31 0;
v000001ddadca0510_0 .net "zero", 0 0, L_000001ddae109d10;  alias, 1 drivers
E_000001ddadc9c0d0 .event anyedge, v000001ddadca1190_0, v000001ddadca0b50_0, v000001ddadca0d30_0, v000001ddadca0d30_0;
L_000001ddae109d10 .cmp/eq 32, v000001ddadca1f50_0, L_000001ddae0b0550;
S_000001ddadc7c080 .scope module, "u_dec" "field_extractor" 4 102, 6 1 0, S_000001ddadc7eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i";
    .port_info 8 /OUTPUT 5 "shamt";
v000001ddadca0c90_0 .net *"_ivl_13", 0 0, L_000001ddadd03660;  1 drivers
v000001ddadca03d0_0 .net *"_ivl_14", 19 0, L_000001ddadd03b60;  1 drivers
v000001ddadca0470_0 .net *"_ivl_17", 11 0, L_000001ddadd03c00;  1 drivers
v000001ddadca1370_0 .net "funct3", 2 0, L_000001ddadd03980;  alias, 1 drivers
v000001ddadca1050_0 .net "funct7", 6 0, L_000001ddadd03340;  alias, 1 drivers
v000001ddadca1730_0 .net "imm_i", 31 0, L_000001ddadd03ca0;  alias, 1 drivers
v000001ddadca0dd0_0 .net "instruction", 31 0, v000001ddadd00cf0_0;  1 drivers
v000001ddadca15f0_0 .net "opcode", 6 0, L_000001ddadd030c0;  alias, 1 drivers
v000001ddadca06f0_0 .net "rd", 4 0, L_000001ddadd03160;  alias, 1 drivers
v000001ddadca0e70_0 .net "rs1", 4 0, L_000001ddadd03700;  alias, 1 drivers
v000001ddadca17d0_0 .net "rs2", 4 0, L_000001ddadd032a0;  alias, 1 drivers
v000001ddadca0f10_0 .net "shamt", 4 0, L_000001ddae1093b0;  alias, 1 drivers
L_000001ddadd030c0 .part v000001ddadd00cf0_0, 0, 7;
L_000001ddadd03160 .part v000001ddadd00cf0_0, 7, 5;
L_000001ddadd03980 .part v000001ddadd00cf0_0, 12, 3;
L_000001ddadd03700 .part v000001ddadd00cf0_0, 15, 5;
L_000001ddadd032a0 .part v000001ddadd00cf0_0, 20, 5;
L_000001ddadd03340 .part v000001ddadd00cf0_0, 25, 7;
L_000001ddadd03660 .part v000001ddadd00cf0_0, 31, 1;
LS_000001ddadd03b60_0_0 .concat [ 1 1 1 1], L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660;
LS_000001ddadd03b60_0_4 .concat [ 1 1 1 1], L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660;
LS_000001ddadd03b60_0_8 .concat [ 1 1 1 1], L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660;
LS_000001ddadd03b60_0_12 .concat [ 1 1 1 1], L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660;
LS_000001ddadd03b60_0_16 .concat [ 1 1 1 1], L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660, L_000001ddadd03660;
LS_000001ddadd03b60_1_0 .concat [ 4 4 4 4], LS_000001ddadd03b60_0_0, LS_000001ddadd03b60_0_4, LS_000001ddadd03b60_0_8, LS_000001ddadd03b60_0_12;
LS_000001ddadd03b60_1_4 .concat [ 4 0 0 0], LS_000001ddadd03b60_0_16;
L_000001ddadd03b60 .concat [ 16 4 0 0], LS_000001ddadd03b60_1_0, LS_000001ddadd03b60_1_4;
L_000001ddadd03c00 .part v000001ddadd00cf0_0, 20, 12;
L_000001ddadd03ca0 .concat [ 12 20 0 0], L_000001ddadd03c00, L_000001ddadd03b60;
L_000001ddae1093b0 .part v000001ddadd00cf0_0, 20, 5;
S_000001ddadc7c210 .scope module, "u_fetch" "fetch_stage" 4 54, 7 17 0, S_000001ddadc7eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "imem_req_ready";
    .port_info 3 /INPUT 1 "imem_resp_valid";
    .port_info 4 /INPUT 32 "imem_resp_data";
    .port_info 5 /INPUT 32 "pc_current";
    .port_info 6 /OUTPUT 1 "imem_req_valid";
    .port_info 7 /OUTPUT 32 "imem_req_addr";
    .port_info 8 /OUTPUT 1 "imem_resp_ready";
L_000001ddadc8b910 .functor NOT 1, v000001ddadca01f0_0, C4<0>, C4<0>, C4<0>;
L_000001ddadc8b980 .functor BUFZ 32, v000001ddadca0330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddadc8b1a0 .functor AND 1, L_000001ddadc8b910, v000001ddadd029e0_0, C4<1>, C4<1>;
L_000001ddadc8ae20 .functor AND 1, v000001ddadd02bc0_0, L_000001ddae0b0088, C4<1>, C4<1>;
v000001ddadca0150_0 .net "clk", 0 0, v000001ddadd03480_0;  alias, 1 drivers
v000001ddadca01f0_0 .var "imem_outstanding", 0 0;
v000001ddadca08d0_0 .net "imem_req_addr", 31 0, L_000001ddadc8b980;  alias, 1 drivers
v000001ddadca1230_0 .net "imem_req_fire", 0 0, L_000001ddadc8b1a0;  1 drivers
v000001ddadca1410_0 .net "imem_req_ready", 0 0, v000001ddadd029e0_0;  alias, 1 drivers
v000001ddadca1870_0 .net "imem_req_valid", 0 0, L_000001ddadc8b910;  alias, 1 drivers
v000001ddadca14b0_0 .net "imem_resp_data", 31 0, v000001ddadd03520_0;  alias, 1 drivers
v000001ddadca1c30_0 .net "imem_resp_fire", 0 0, L_000001ddadc8ae20;  1 drivers
v000001ddadca1cd0_0 .net "imem_resp_ready", 0 0, L_000001ddae0b0088;  alias, 1 drivers
v000001ddadca12d0_0 .net "imem_resp_valid", 0 0, v000001ddadd02bc0_0;  alias, 1 drivers
v000001ddadca0650_0 .net "pc_current", 31 0, v000001ddadca0330_0;  alias, 1 drivers
v000001ddadca0bf0_0 .net "reset_n", 0 0, v000001ddadd02120_0;  alias, 1 drivers
E_000001ddadc9c110 .event posedge, v000001ddadca0150_0;
S_000001ddadc7c3a0 .scope module, "u_pc" "pc_reg" 4 46, 7 1 0, S_000001ddadc7eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc_current";
v000001ddadca0830_0 .net "clk", 0 0, v000001ddadd03480_0;  alias, 1 drivers
v000001ddadca0330_0 .var "pc_current", 31 0;
v000001ddadca1b90_0 .net "pc_en", 0 0, L_000001ddadc8ad40;  alias, 1 drivers
v000001ddadca0fb0_0 .net "pc_next", 31 0, L_000001ddadd02e40;  alias, 1 drivers
v000001ddadca05b0_0 .net "reset_n", 0 0, v000001ddadd02120_0;  alias, 1 drivers
S_000001ddadc74170 .scope module, "u_rf" "regfile32" 4 120, 4 1 0, S_000001ddadc7eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /OUTPUT 32 "rdata1";
    .port_info 6 /INPUT 5 "raddr2";
    .port_info 7 /OUTPUT 32 "rdata2";
v000001ddadca1e10_0 .net "clk", 0 0, v000001ddadd03480_0;  alias, 1 drivers
v000001ddadca10f0_0 .net "raddr1", 4 0, L_000001ddadd03700;  alias, 1 drivers
v000001ddadca1910_0 .net "raddr2", 4 0, L_000001ddadd032a0;  alias, 1 drivers
v000001ddadca1d70_0 .var "rdata1", 31 0;
v000001ddadca0790_0 .var "rdata2", 31 0;
v000001ddadca19b0 .array "regs", 31 0, 31 0;
v000001ddadca1eb0_0 .net "waddr", 4 0, L_000001ddadd06450;  alias, 1 drivers
v000001ddadca1a50_0 .net "wdata", 31 0, L_000001ddadd06b50;  alias, 1 drivers
v000001ddadca1af0_0 .net "we", 0 0, L_000001ddadd06bc0;  alias, 1 drivers
v000001ddadca19b0_0 .array/port v000001ddadca19b0, 0;
E_000001ddadc9c190/0 .event anyedge, v000001ddadca0e70_0, v000001ddadca19b0_0, v000001ddadca19b0_1, v000001ddadca19b0_2;
v000001ddadca19b0_4 .array/port v000001ddadca19b0, 4;
v000001ddadca19b0_5 .array/port v000001ddadca19b0, 5;
v000001ddadca19b0_6 .array/port v000001ddadca19b0, 6;
E_000001ddadc9c190/1 .event anyedge, v000001ddadca19b0_3, v000001ddadca19b0_4, v000001ddadca19b0_5, v000001ddadca19b0_6;
v000001ddadca19b0_7 .array/port v000001ddadca19b0, 7;
v000001ddadca19b0_8 .array/port v000001ddadca19b0, 8;
v000001ddadca19b0_9 .array/port v000001ddadca19b0, 9;
v000001ddadca19b0_10 .array/port v000001ddadca19b0, 10;
E_000001ddadc9c190/2 .event anyedge, v000001ddadca19b0_7, v000001ddadca19b0_8, v000001ddadca19b0_9, v000001ddadca19b0_10;
v000001ddadca19b0_11 .array/port v000001ddadca19b0, 11;
v000001ddadca19b0_12 .array/port v000001ddadca19b0, 12;
v000001ddadca19b0_13 .array/port v000001ddadca19b0, 13;
v000001ddadca19b0_14 .array/port v000001ddadca19b0, 14;
E_000001ddadc9c190/3 .event anyedge, v000001ddadca19b0_11, v000001ddadca19b0_12, v000001ddadca19b0_13, v000001ddadca19b0_14;
v000001ddadca19b0_15 .array/port v000001ddadca19b0, 15;
v000001ddadca19b0_16 .array/port v000001ddadca19b0, 16;
v000001ddadca19b0_17 .array/port v000001ddadca19b0, 17;
v000001ddadca19b0_18 .array/port v000001ddadca19b0, 18;
E_000001ddadc9c190/4 .event anyedge, v000001ddadca19b0_15, v000001ddadca19b0_16, v000001ddadca19b0_17, v000001ddadca19b0_18;
v000001ddadca19b0_19 .array/port v000001ddadca19b0, 19;
v000001ddadca19b0_20 .array/port v000001ddadca19b0, 20;
v000001ddadca19b0_21 .array/port v000001ddadca19b0, 21;
v000001ddadca19b0_22 .array/port v000001ddadca19b0, 22;
E_000001ddadc9c190/5 .event anyedge, v000001ddadca19b0_19, v000001ddadca19b0_20, v000001ddadca19b0_21, v000001ddadca19b0_22;
v000001ddadca19b0_23 .array/port v000001ddadca19b0, 23;
v000001ddadca19b0_24 .array/port v000001ddadca19b0, 24;
v000001ddadca19b0_25 .array/port v000001ddadca19b0, 25;
v000001ddadca19b0_26 .array/port v000001ddadca19b0, 26;
E_000001ddadc9c190/6 .event anyedge, v000001ddadca19b0_23, v000001ddadca19b0_24, v000001ddadca19b0_25, v000001ddadca19b0_26;
v000001ddadca19b0_27 .array/port v000001ddadca19b0, 27;
v000001ddadca19b0_28 .array/port v000001ddadca19b0, 28;
v000001ddadca19b0_29 .array/port v000001ddadca19b0, 29;
v000001ddadca19b0_30 .array/port v000001ddadca19b0, 30;
E_000001ddadc9c190/7 .event anyedge, v000001ddadca19b0_27, v000001ddadca19b0_28, v000001ddadca19b0_29, v000001ddadca19b0_30;
v000001ddadca19b0_31 .array/port v000001ddadca19b0, 31;
E_000001ddadc9c190/8 .event anyedge, v000001ddadca19b0_31, v000001ddadca17d0_0;
E_000001ddadc9c190 .event/or E_000001ddadc9c190/0, E_000001ddadc9c190/1, E_000001ddadc9c190/2, E_000001ddadc9c190/3, E_000001ddadc9c190/4, E_000001ddadc9c190/5, E_000001ddadc9c190/6, E_000001ddadc9c190/7, E_000001ddadc9c190/8;
    .scope S_000001ddadc7c3a0;
T_0 ;
    %wait E_000001ddadc9c110;
    %load/vec4 v000001ddadca05b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ddadca0330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ddadca1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ddadca0fb0_0;
    %assign/vec4 v000001ddadca0330_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ddadc7c210;
T_1 ;
    %wait E_000001ddadc9c110;
    %load/vec4 v000001ddadca0bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadca01f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ddadca1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddadca01f0_0, 0;
T_1.2 ;
    %load/vec4 v000001ddadca1c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadca01f0_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ddadc74170;
T_2 ;
Ewait_0 .event/or E_000001ddadc9c190, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001ddadca10f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000001ddadca10f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddadca19b0, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001ddadca1d70_0, 0, 32;
    %load/vec4 v000001ddadca1910_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000001ddadca1910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddadca19b0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v000001ddadca0790_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ddadc74170;
T_3 ;
    %wait E_000001ddadc9c110;
    %load/vec4 v000001ddadca1af0_0;
    %load/vec4 v000001ddadca1eb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001ddadca1a50_0;
    %load/vec4 v000001ddadca1eb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddadca19b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ddadc7eca0;
T_4 ;
Ewait_1 .event/or E_000001ddadc9c0d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001ddadca1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %add;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %sub;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %and;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %or;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %xor;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000001ddadca0b50_0;
    %load/vec4 v000001ddadca0d30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v000001ddadca1f50_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ddadc7eb10;
T_5 ;
    %wait E_000001ddadc9c110;
    %load/vec4 v000001ddadd02620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadd00e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ddadd00cf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ddadd01470_0;
    %load/vec4 v000001ddadd00e30_0;
    %nor/r;
    %load/vec4 v000001ddadd00570_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001ddadd01510_0;
    %assign/vec4 v000001ddadd00cf0_0, 0;
T_5.2 ;
    %load/vec4 v000001ddadd00e30_0;
    %load/vec4 v000001ddadd00570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001ddadd01470_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.6, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 9;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 9;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v000001ddadd00e30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ddadc7e980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddadd03480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddadd02120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddadd029e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddadd02bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddadd03520_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_000001ddadc7e980;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ddadd03480_0;
    %inv;
    %store/vec4 v000001ddadd03480_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001ddadc7e980;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddadd03020_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ddadd03020_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001ddadd03020_0;
    %store/vec4a v000001ddadd02da0, 4, 0;
    %load/vec4 v000001ddadd03020_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddadd03020_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ddadd02da0, 4, 0;
    %pushi/vec4 7340307, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ddadd02da0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ddadd02da0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ddadd02da0, 4, 0;
    %vpi_call/w 3 47 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ddadc7e980 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddadd02120_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddadd03020_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001ddadd03020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ddadd03020_0;
    %store/vec4a v000001ddadca19b0, 4, 0;
    %load/vec4 v000001ddadd03020_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddadd03020_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddadd02120_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 58 "$display", "x1=%h x2=%h x3=%h", v000001ddadd03d40_0, v000001ddadd03f20_0, v000001ddadd02940_0 {0 0 0};
    %delay 500000, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001ddadc7e980;
T_9 ;
    %wait E_000001ddadc9c110;
    %load/vec4 v000001ddadd02120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadd02bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ddadd03520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadd03fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ddadd02d00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadd02bc0_0, 0;
    %load/vec4 v000001ddadd03fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddadd02bc0_0, 0;
    %load/vec4 v000001ddadd02d00_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ddadd02da0, 4;
    %assign/vec4 v000001ddadd03520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddadd03fc0_0, 0;
T_9.2 ;
    %load/vec4 v000001ddadd02b20_0;
    %load/vec4 v000001ddadd029e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddadd03fc0_0, 0;
    %load/vec4 v000001ddadd03de0_0;
    %assign/vec4 v000001ddadd02d00_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    ".\tb_cpu_top.sv";
    ".\top.sv";
    ".\rtl\alu.sv";
    ".\rtl\stages\dec.sv";
    ".\rtl\stages\fetch.sv";
