#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jun 04 15:27:15 2018
# Process ID: 63564
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51704 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 784.324 ; gain = 131.227
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 15:32:16 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 824.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 824.984 ; gain = 0.000
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 840.500 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.500 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 108
run all
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 141
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 144
run 50 ns
run 50 ns
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
run 50 ns
run 50 ns
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 141
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 144
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 122
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 156
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 157
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 282
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 104
run all
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 305
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 104
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 335
run all
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 16:12:45 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 871.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 871.461 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 108
run all
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 141
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 144
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 120
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 296
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 300
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 295
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 336
run all
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
run all
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 337
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 345
run 50 ns
run 50 ns
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
run 50 ns
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
run 50 ns
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 338
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 336
run 50 ns
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 336
run all
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 108
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
run all
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 338
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 344
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 344
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 345
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 343
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 103
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 305
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 88
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 3350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 16:33:57 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 887.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 887.680 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.680 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 04 16:51:58 2018...
