glabel ramEvent
/* 800417DC 0003CCFC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800417E0 0003CD00  7C 08 02 A6 */	mflr r0
/* 800417E4 0003CD04  2C 04 10 02 */	cmpwi r4, 0x1002
/* 800417E8 0003CD08  90 01 00 14 */	stw r0, 0x14(r1)
/* 800417EC 0003CD0C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800417F0 0003CD10  7C BF 2B 78 */	mr r31, r5
/* 800417F4 0003CD14  41 82 00 54 */	beq lbl_80041848
/* 800417F8 0003CD18  40 80 00 28 */	bge lbl_80041820
/* 800417FC 0003CD1C  2C 04 00 02 */	cmpwi r4, 2
/* 80041800 0003CD20  41 82 00 38 */	beq lbl_80041838
/* 80041804 0003CD24  40 80 00 10 */	bge lbl_80041814
/* 80041808 0003CD28  2C 04 00 00 */	cmpwi r4, 0
/* 8004180C 0003CD2C  40 80 02 18 */	bge lbl_80041A24
/* 80041810 0003CD30  48 00 02 0C */	b lbl_80041A1C
lbl_80041814:
/* 80041814 0003CD34  2C 04 00 04 */	cmpwi r4, 4
/* 80041818 0003CD38  40 80 02 04 */	bge lbl_80041A1C
/* 8004181C 0003CD3C  48 00 02 08 */	b lbl_80041A24
lbl_80041820:
/* 80041820 0003CD40  2C 04 10 07 */	cmpwi r4, 0x1007
/* 80041824 0003CD44  41 82 02 00 */	beq lbl_80041A24
/* 80041828 0003CD48  40 80 01 F4 */	bge lbl_80041A1C
/* 8004182C 0003CD4C  2C 04 10 05 */	cmpwi r4, 0x1005
/* 80041830 0003CD50  40 80 01 EC */	bge lbl_80041A1C
/* 80041834 0003CD54  48 00 01 F0 */	b lbl_80041A24
lbl_80041838:
/* 80041838 0003CD58  38 00 00 00 */	li r0, 0
/* 8004183C 0003CD5C  90 03 00 08 */	stw r0, 8(r3)
/* 80041840 0003CD60  90 03 00 04 */	stw r0, 4(r3)
/* 80041844 0003CD64  48 00 01 E0 */	b lbl_80041A24
lbl_80041848:
/* 80041848 0003CD68  80 05 00 00 */	lwz r0, 0(r5)
/* 8004184C 0003CD6C  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 80041850 0003CD70  2C 00 00 01 */	cmpwi r0, 1
/* 80041854 0003CD74  41 82 00 C8 */	beq lbl_8004191C
/* 80041858 0003CD78  40 80 00 10 */	bge lbl_80041868
/* 8004185C 0003CD7C  2C 00 00 00 */	cmpwi r0, 0
/* 80041860 0003CD80  40 80 00 14 */	bge lbl_80041874
/* 80041864 0003CD84  48 00 01 C0 */	b lbl_80041A24
lbl_80041868:
/* 80041868 0003CD88  2C 00 00 03 */	cmpwi r0, 3
/* 8004186C 0003CD8C  40 80 01 B8 */	bge lbl_80041A24
/* 80041870 0003CD90  48 00 01 2C */	b lbl_8004199C
lbl_80041874:
/* 80041874 0003CD94  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041878 0003CD98  3C A0 80 04 */	lis r5, func_8004165C@ha
/* 8004187C 0003CD9C  7F E4 FB 78 */	mr r4, r31
/* 80041880 0003CDA0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041884 0003CDA4  38 A5 16 5C */	addi r5, r5, func_8004165C@l
/* 80041888 0003CDA8  4B FF AE A5 */	bl cpuSetGetBlock
/* 8004188C 0003CDAC  2C 03 00 00 */	cmpwi r3, 0
/* 80041890 0003CDB0  40 82 00 0C */	bne lbl_8004189C
/* 80041894 0003CDB4  38 60 00 00 */	li r3, 0
/* 80041898 0003CDB8  48 00 01 90 */	b lbl_80041A28
lbl_8004189C:
/* 8004189C 0003CDBC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800418A0 0003CDC0  3C A0 80 04 */	lis r5, ramPut8@ha
/* 800418A4 0003CDC4  3C C0 80 04 */	lis r6, ramPut16@ha
/* 800418A8 0003CDC8  3C E0 80 04 */	lis r7, ramPut32@ha
/* 800418AC 0003CDCC  3D 00 80 04 */	lis r8, ramPut64@ha
/* 800418B0 0003CDD0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800418B4 0003CDD4  7F E4 FB 78 */	mr r4, r31
/* 800418B8 0003CDD8  38 A5 14 DC */	addi r5, r5, ramPut8@l
/* 800418BC 0003CDDC  38 C6 15 00 */	addi r6, r6, ramPut16@l
/* 800418C0 0003CDE0  38 E7 15 28 */	addi r7, r7, ramPut32@l
/* 800418C4 0003CDE4  39 08 15 50 */	addi r8, r8, ramPut64@l
/* 800418C8 0003CDE8  4B FF AE 89 */	bl cpuSetDevicePut
/* 800418CC 0003CDEC  2C 03 00 00 */	cmpwi r3, 0
/* 800418D0 0003CDF0  40 82 00 0C */	bne lbl_800418DC
/* 800418D4 0003CDF4  38 60 00 00 */	li r3, 0
/* 800418D8 0003CDF8  48 00 01 50 */	b lbl_80041A28
lbl_800418DC:
/* 800418DC 0003CDFC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800418E0 0003CE00  3C A0 80 04 */	lis r5, ramGet8@ha
/* 800418E4 0003CE04  3C C0 80 04 */	lis r6, ramGet16@ha
/* 800418E8 0003CE08  3C E0 80 04 */	lis r7, ramGet32@ha
/* 800418EC 0003CE0C  3D 00 80 04 */	lis r8, ramGet64@ha
/* 800418F0 0003CE10  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800418F4 0003CE14  7F E4 FB 78 */	mr r4, r31
/* 800418F8 0003CE18  38 A5 15 84 */	addi r5, r5, ramGet8@l
/* 800418FC 0003CE1C  38 C6 15 B4 */	addi r6, r6, ramGet16@l
/* 80041900 0003CE20  38 E7 15 E8 */	addi r7, r7, ramGet32@l
/* 80041904 0003CE24  39 08 16 1C */	addi r8, r8, ramGet64@l
/* 80041908 0003CE28  4B FF AE 31 */	bl cpuSetDeviceGet
/* 8004190C 0003CE2C  2C 03 00 00 */	cmpwi r3, 0
/* 80041910 0003CE30  40 82 01 14 */	bne lbl_80041A24
/* 80041914 0003CE34  38 60 00 00 */	li r3, 0
/* 80041918 0003CE38  48 00 01 10 */	b lbl_80041A28
lbl_8004191C:
/* 8004191C 0003CE3C  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041920 0003CE40  3C A0 80 04 */	lis r5, ramPutRI8@ha
/* 80041924 0003CE44  3C C0 80 04 */	lis r6, ramPutRI16@ha
/* 80041928 0003CE48  3C E0 80 04 */	lis r7, ramPutRI32@ha
/* 8004192C 0003CE4C  3D 00 80 04 */	lis r8, ramPutRI64@ha
/* 80041930 0003CE50  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041934 0003CE54  7F E4 FB 78 */	mr r4, r31
/* 80041938 0003CE58  38 A5 13 A0 */	addi r5, r5, ramPutRI8@l
/* 8004193C 0003CE5C  38 C6 13 A8 */	addi r6, r6, ramPutRI16@l
/* 80041940 0003CE60  38 E7 13 B0 */	addi r7, r7, ramPutRI32@l
/* 80041944 0003CE64  39 08 14 30 */	addi r8, r8, ramPutRI64@l
/* 80041948 0003CE68  4B FF AE 09 */	bl cpuSetDevicePut
/* 8004194C 0003CE6C  2C 03 00 00 */	cmpwi r3, 0
/* 80041950 0003CE70  40 82 00 0C */	bne lbl_8004195C
/* 80041954 0003CE74  38 60 00 00 */	li r3, 0
/* 80041958 0003CE78  48 00 00 D0 */	b lbl_80041A28
lbl_8004195C:
/* 8004195C 0003CE7C  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 80041960 0003CE80  3C A0 80 04 */	lis r5, ramGetRI8@ha
/* 80041964 0003CE84  3C C0 80 04 */	lis r6, ramGetRI16@ha
/* 80041968 0003CE88  3C E0 80 04 */	lis r7, ramGetRI32@ha
/* 8004196C 0003CE8C  3D 00 80 04 */	lis r8, ramGetRI64@ha
/* 80041970 0003CE90  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80041974 0003CE94  7F E4 FB 78 */	mr r4, r31
/* 80041978 0003CE98  38 A5 14 38 */	addi r5, r5, ramGetRI8@l
/* 8004197C 0003CE9C  38 C6 14 40 */	addi r6, r6, ramGetRI16@l
/* 80041980 0003CEA0  38 E7 14 48 */	addi r7, r7, ramGetRI32@l
/* 80041984 0003CEA4  39 08 14 D4 */	addi r8, r8, ramGetRI64@l
/* 80041988 0003CEA8  4B FF AD B1 */	bl cpuSetDeviceGet
/* 8004198C 0003CEAC  2C 03 00 00 */	cmpwi r3, 0
/* 80041990 0003CEB0  40 82 00 94 */	bne lbl_80041A24
/* 80041994 0003CEB4  38 60 00 00 */	li r3, 0
/* 80041998 0003CEB8  48 00 00 90 */	b lbl_80041A28
lbl_8004199C:
/* 8004199C 0003CEBC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800419A0 0003CEC0  3C A0 80 04 */	lis r5, ramPutControl8@ha
/* 800419A4 0003CEC4  3C C0 80 04 */	lis r6, ramPutControl16@ha
/* 800419A8 0003CEC8  3C E0 80 04 */	lis r7, ramPutControl32@ha
/* 800419AC 0003CECC  3D 00 80 04 */	lis r8, ramPutControl64@ha
/* 800419B0 0003CED0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800419B4 0003CED4  7F E4 FB 78 */	mr r4, r31
/* 800419B8 0003CED8  38 A5 12 10 */	addi r5, r5, ramPutControl8@l
/* 800419BC 0003CEDC  38 C6 12 18 */	addi r6, r6, ramPutControl16@l
/* 800419C0 0003CEE0  38 E7 12 20 */	addi r7, r7, ramPutControl32@l
/* 800419C4 0003CEE4  39 08 12 CC */	addi r8, r8, ramPutControl64@l
/* 800419C8 0003CEE8  4B FF AD 89 */	bl cpuSetDevicePut
/* 800419CC 0003CEEC  2C 03 00 00 */	cmpwi r3, 0
/* 800419D0 0003CEF0  40 82 00 0C */	bne lbl_800419DC
/* 800419D4 0003CEF4  38 60 00 00 */	li r3, 0
/* 800419D8 0003CEF8  48 00 00 50 */	b lbl_80041A28
lbl_800419DC:
/* 800419DC 0003CEFC  80 6D 86 E4 */	lwz r3, lbl_80246B64@sda21(r13)
/* 800419E0 0003CF00  3C A0 80 04 */	lis r5, ramGetControl8@ha
/* 800419E4 0003CF04  3C C0 80 04 */	lis r6, ramGetControl16@ha
/* 800419E8 0003CF08  3C E0 80 04 */	lis r7, ramGetControl32@ha
/* 800419EC 0003CF0C  3D 00 80 04 */	lis r8, ramGetControl64@ha
/* 800419F0 0003CF10  80 63 00 18 */	lwz r3, 0x18(r3)
/* 800419F4 0003CF14  7F E4 FB 78 */	mr r4, r31
/* 800419F8 0003CF18  38 A5 12 D4 */	addi r5, r5, ramGetControl8@l
/* 800419FC 0003CF1C  38 C6 12 DC */	addi r6, r6, ramGetControl16@l
/* 80041A00 0003CF20  38 E7 12 E4 */	addi r7, r7, ramGetControl32@l
/* 80041A04 0003CF24  39 08 13 98 */	addi r8, r8, ramGetControl64@l
/* 80041A08 0003CF28  4B FF AD 31 */	bl cpuSetDeviceGet
/* 80041A0C 0003CF2C  2C 03 00 00 */	cmpwi r3, 0
/* 80041A10 0003CF30  40 82 00 14 */	bne lbl_80041A24
/* 80041A14 0003CF34  38 60 00 00 */	li r3, 0
/* 80041A18 0003CF38  48 00 00 10 */	b lbl_80041A28
lbl_80041A1C:
/* 80041A1C 0003CF3C  38 60 00 00 */	li r3, 0
/* 80041A20 0003CF40  48 00 00 08 */	b lbl_80041A28
lbl_80041A24:
/* 80041A24 0003CF44  38 60 00 01 */	li r3, 1
lbl_80041A28:
/* 80041A28 0003CF48  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80041A2C 0003CF4C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80041A30 0003CF50  7C 08 03 A6 */	mtlr r0
/* 80041A34 0003CF54  38 21 00 10 */	addi r1, r1, 0x10
/* 80041A38 0003CF58  4E 80 00 20 */	blr
