# do outCPLD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/ite367/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/ite367/outCPLD {/home/ite367/outCPLD/outCPLD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Sep 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ite367/outCPLD" /home/ite367/outCPLD/outCPLD.sv 
# -- Compiling module outCPLD
# 
# Top level modules:
# 	outCPLD
# End time: 22:29:08 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/ite367/outCPLD {/home/ite367/outCPLD/outCPLD_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:08 on Sep 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ite367/outCPLD" /home/ite367/outCPLD/outCPLD_tb.sv 
# -- Compiling module outCPLD_tb
# 
# Top level modules:
# 	outCPLD_tb
# End time: 22:29:08 on Sep 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  outCPLD_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" outCPLD_tb 
# Start time: 22:29:08 on Sep 05,2021
# Loading sv_std.std
# Loading work.outCPLD_tb
# Loading work.outCPLD
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/ite367/outCPLD/outCPLD_tb.sv(32)
#    Time: 20001300 ns  Iteration: 0  Instance: /outCPLD_tb
# Break in Module outCPLD_tb at /home/ite367/outCPLD/outCPLD_tb.sv line 32
# 
# stdin: <EOF>
do run.do
# End time: 22:29:16 on Sep 05,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim rtl_work.outCPLD_tb -L altera_mf_ver -L altera_lnsim_ver 
# Start time: 22:29:16 on Sep 05,2021
# Loading sv_std.std
# Loading rtl_work.outCPLD_tb
# Loading rtl_work.outCPLD
# ** Note: $stop    : /home/ite367/outCPLD/outCPLD_tb.sv(32)
#    Time: 20001300 ns  Iteration: 0  Instance: /outCPLD_tb
# Break in Module outCPLD_tb at /home/ite367/outCPLD/outCPLD_tb.sv line 32
# End time: 22:29:51 on Sep 05,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
