Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 19 17:07:31 2025
| Host         : exjobb35 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   589 |
|    Minimum number of control sets                        |   589 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1472 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   589 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |   106 |
| >= 6 to < 8        |    62 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |    16 |
| >= 16              |   296 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2743 |         1249 |
| No           | No                    | Yes                    |             172 |           65 |
| No           | Yes                   | No                     |            4775 |         1625 |
| Yes          | No                    | No                     |            9646 |         3598 |
| Yes          | No                    | Yes                    |             289 |          100 |
| Yes          | Yes                   | No                     |            6847 |         2519 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine5_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine6_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/icache_to_decode1[valid]                                        |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine7_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_trrdcon_ready_i_1_n_0                 |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/r[store_way]67_out                                              |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0_i_1__1_n_0                    |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_twtrcon_ready_i_1_n_0                 |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1_reg[tlb_hit]__0                                              |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/fetch1_0/advance_nia                                                     | soc0/processors[0].core/fetch1_0/r[predicted]                                  |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/fetch1_0/advance_nia                                                     | soc0/processors[1].core/fetch1_0/r[predicted]                                  |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1_reg[tlb_hit]__0                                              |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine4_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0_i_1_n_0                       |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/icache_to_decode1[valid]                                        |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_tfawcon_ready_reg0                                      | has_dram.dram/litedram/main_litedramcore_tfawcon_ready_i_1_n_0                 |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/r[store_way]67_out                                              |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/iodelay_clk |                                                                                                  |                                                                                |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine3_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.soc_rst_i_2_n_0                                                       |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine2_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine1_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine0_twtpcon_ready_i_1_n_0    |                1 |              1 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0               |                1 |              2 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___15_n_0                                                      | soc0/processors[1].core/dcache_0/i___14_n_0                                    |                2 |              2 |         1.00 |
|  has_liteeth.liteeth/eth_tx_clk     |                                                                                                  | has_liteeth.liteeth/csrbank2_crg_reset0_w                                      |                1 |              2 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___15_n_0                                                      | soc0/processors[0].core/dcache_0/i___14_n_0                                    |                2 |              2 |         1.00 |
|  has_dram.dram/litedram/iodelay_clk |                                                                                                  | has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0               |                1 |              2 |         2.00 |
|  soc0/dtm/jtag_clk                  |                                                                                                  | soc0/dtm/jtag_reset                                                            |                1 |              2 |         2.00 |
|  has_liteeth.liteeth/eth_rx_clk     |                                                                                                  | has_liteeth.liteeth/csrbank2_crg_reset0_w                                      |                1 |              2 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1[store_row][2]_i_1_n_0                                        |                                                                                |                1 |              3 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/maybe_plrus.plru_ram_reg_0_63_0_0_i_2_n_0                                          |                                                                                |                2 |              3 |         1.50 |
|  soc0/dtm/jtag_clk                  |                                                                                                  | soc0/dtm/shiftr0                                                               |                2 |              3 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1[store_row][2]_i_1__0_n_0                                     |                                                                                |                1 |              3 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/rst_fetch1_reg                                            | soc0/processors[1].core/with_fpu.fpu_0/i___15_n_0                              |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/rst_fetch1_reg_1                                               | soc0/processors[1].core/decode2_0/r_reg[state][2]_rep                          |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[cr_result][3]_i_1_n_0                                   | soc0/processors[0].core/execute1_0/r_reg[state]0                               |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[fscr_dscr]_i_1__0_n_0                                    | soc0/processors[1].core/rst_fetch1                                             |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[fscr_ic][3]_i_1__0_n_0                                   | soc0/processors[1].core/rst_fetch1                                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[fscr_ic][3]_i_1_n_0                                      | soc0/processors[0].core/rst_fetch1                                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/rst_fetch1_reg_2                                               | soc0/processors[0].core/decode2_0/r_reg[state][2]_rep                          |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/rst_fetch1_reg_1                                               | soc0/processors[0].core/with_fpu.fpu_0/r[c][exponent][12]_i_1_n_0              |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/rst_fetch1_reg_0                                               | soc0/processors[0].core/decode2_0/r_reg[regsel][1]                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[fscr_dscr]_i_1_n_0                                       | soc0/processors[0].core/rst_fetch1                                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine0_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[cr_result][3]_i_1__0_n_0                                | soc0/processors[1].core/execute1_0/r_reg[state]0                               |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine7_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/rst_fetch1_reg_0                                               | soc0/processors[1].core/with_fpu.fpu_0/r[c][exponent][12]_i_1__0_n_0           |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine2_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine6_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine1_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine5_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine3_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine4_wrport_we__0                            | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              | soc0/processors[1].core/loadstore1_0/i___6_n_0                                 |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[1].core/loadstore1_0/i___296_n_0                               |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[1].core/loadstore1_0/i___297_n_0                               |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r3[intr_vec]                                                |                                                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[req][store]                                               | soc0/processors[1].core/rst_fetch1                                             |                4 |              4 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/rst_uart_reg_4                                               | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                          |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_multiplexer_next_state                                            | has_dram.dram/litedram/FDPE_3_0                                                |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r3[intr_vec]                                                |                                                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[req][store]                                               | soc0/processors[0].core/rst_fetch1                                             |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[0].core/loadstore1_0/i___297_n_0                               |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               | soc0/processors[0].core/loadstore1_0/i___296_n_0                               |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_consume[2]_i_1_n_0                         | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              | soc0/processors[0].core/loadstore1_0/i___6_n_0                                 |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_do_read                                    | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine7_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine6_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_time1[3]_i_1_n_0                                        | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine5_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine4_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine3_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine2_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine1_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/rst_fetch1_reg                                                 | soc0/processors[1].core/decode2_0/r_reg[regsel][1]                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_bankmachine0_next_state                                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/rst_fetch1_reg                                            | soc0/processors[0].core/with_fpu.fpu_0/i___15_n_0                              |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/iodelay_clk | has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0                                             | has_dram.dram/litedram/iodelay_rst                                             |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                   | soc0/rst_uart                                                                  |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                | soc0/rst_uart                                                                  |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                   | soc0/rst_uart                                                                  |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                   | soc0/rst_uart                                                                  |                3 |              4 |         1.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                            | soc0/rst_uart                                                                  |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine7_trascon_count[1]_i_1_n_0 |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine6_trccon_ready_i_1_n_0     |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine5_trccon_ready_i_1_n_0     |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine4_trccon_ready_i_1_n_0     |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine3_trccon_ready_i_1_n_0     |                4 |              4 |         1.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine2_trascon_count[1]_i_1_n_0 |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1_n_0 |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/lcr_reg[7]_0[0]                                              | soc0/rst_uart                                                                  |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_bankmachine0_trccon_ready_i_1_n_0     |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/rcounter16[3]_i_1_n_0                                       | soc0/rst_uart                                                                  |                2 |              4 |         2.00 |
| ~has_dram.dram/litedram/BUFG_1_0    |                                                                                                  |                                                                                |                2 |              4 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][0]_0                                         |                                                                                |                1 |              4 |         4.00 |
|  has_liteeth.liteeth/eth_tx_clk     |                                                                                                  | has_liteeth.liteeth/p_6_in                                                     |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                             | soc0/rst_uart                                                                  |                1 |              4 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                              | soc0/rst_uart                                                                  |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[xerc_result][ca]                                            |                                                                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_1__0_n_0                   |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[se][clr_hmsg]_i_1__0_n_0                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/i___29_n_0                                                |                                                                                |                3 |              5 |         1.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/i___81_n_0                                                | soc0/processors[0].core/execute1_0/r_reg[state]0                               |                3 |              5 |         1.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/transmitter/counter[4]_i_1_n_0                                       | soc0/rst_uart                                                                  |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                    | soc0/rst_uart                                                                  |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[se][clr_hmsg]_i_1_n_0                   |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank1_half_sys8x_taps0_re                                      | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_zqcs_executer_trigger[4]_i_1_n_0                        | has_dram.dram/litedram/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_time0[4]_i_1_n_0                                        | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/rshift[4]_i_1_n_0                                           | soc0/rst_uart                                                                  |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/builder_interface1_bank_bus_dat_r[4]_i_1_n_0            |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_level[4]_i_1_n_0                           | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][3]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                            |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[3][0]                          | soc0/spiflash_gen.spiflash/spi_rxtx/auto_cnt                                   |                4 |              5 |         1.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[1]_0[0]                                        | soc0/rst_uart                                                                  |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode1_0/rst_fetch1_reg[0]                                              | soc0/processors[1].core/loadstore1_0/i___15_n_0                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/writeback_to_cr_file[write_xerc_enable]                       |                                                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_1_n_0                      |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[xerc_result][ca]                                            |                                                                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode1_0/rst_fetch1_reg[0]                                              | soc0/processors[0].core/loadstore1_0/i___15_n_0                                |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/i___29_n_0                                                |                                                                                |                4 |              5 |         1.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][1]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                            |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][0]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                            |                1 |              5 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/writeback_to_cr_file[write_xerc_enable]                       |                                                                                |                2 |              5 |         2.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/i___81_n_0                                                | soc0/processors[1].core/execute1_0/r_reg[state]0                               |                4 |              5 |         1.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1_reg[data_out][7]_0[0]                                        |                                                                                |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1[wb][adr]__0[8]                                               | soc0/processors[1].core/rst_fetch1                                             |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1[wb][adr]__0[8]                                               | soc0/processors[0].core/rst_fetch1                                             |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[f2stall]                                                | soc0/processors[1].core/with_fpu.fpu_0/i___32_n_0                              |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1_reg[data_out][7]_0[0]                                        |                                                                                |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/bc                                                    | soc0/processors[0].core/execute1_0/pmu_0/SR[0]                                 |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/jl                                                    | soc0/processors[0].core/execute1_0/pmu_0/SR[0]                                 |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/jr                                                    | soc0/processors[0].core/execute1_0/pmu_0/SR[0]                                 |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[complete_tag][tag]                                      |                                                                                |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_sequencer_trigger                                       | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1[store_row][8]_i_1_n_0                                        |                                                                                |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[ext_interrupt]                          |                5 |              6 |         1.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[0][reg]                                     |                                                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/wb_ext_io_in[adr][0]                                                      |                5 |              6 |         1.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[1][reg]                                     |                                                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/r_reg[state]0                               |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[2][reg]                                     |                                                                                |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/control_0/tag_regs[3][reg]                                     |                                                                                |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/p_11_in                                                          |                                                                                |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/auto_cnt[5]_i_1_n_0                                                   | soc0/spiflash_gen.spiflash/spi_rxtx/auto_cnt                                   |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/writeback_to_register_file[write_enable]                      |                                                                                |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/execute1_0/r_reg[state]0                               |                5 |              6 |         1.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ex2_reg[e][redirect]_1[0]                                     | soc0/processors[0].core/rst_fetch1                                             |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[lpcr_hvice]_i_1__0_n_0                                   | soc0/processors[1].core/rst_fetch1                                             |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/writeback_to_register_file[write_enable]                      |                                                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ex2_reg[e][redirect]_1[0]                                     | soc0/processors[1].core/rst_fetch1                                             |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[ext_interrupt]                          |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1[store_row][8]_i_1__0_n_0                                     |                                                                                |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/ex1_reg[msr][13]                                        | soc0/processors[1].core/rst_fetch1                                             |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/control_0/tag_regs[3][reg]                                     |                                                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/rs_sr                                                 | soc0/processors[1].core/execute1_0/bsort_0/rs_sr[61]_i_1__0_n_0                |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/control_0/tag_regs[2][reg]                                     |                                                                                |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[complete_tag][tag]                                      |                                                                                |                5 |              6 |         1.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/ex1_reg[msr][13]                                        | soc0/processors[0].core/rst_fetch1                                             |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[f2stall]                                                | soc0/processors[0].core/with_fpu.fpu_0/i___32_n_0                              |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/jr                                                    | soc0/processors[1].core/decode2_0/SR[0]                                        |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/jl                                                    | soc0/processors[1].core/decode2_0/SR[0]                                        |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/bc                                                    | soc0/processors[1].core/decode2_0/SR[0]                                        |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/p_11_in                                                          |                                                                                |                4 |              6 |         1.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/control_0/tag_regs[1][reg]                                     |                                                                                |                3 |              6 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/control_0/tag_regs[0][reg]                                     |                                                                                |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[lpcr_hvice]_i_1_n_0                                      | soc0/processors[0].core/rst_fetch1                                             |                2 |              6 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/rs_sr                                                 | soc0/processors[0].core/execute1_0/bsort_0/rs_sr[61]_i_1_n_0                   |                1 |              6 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/rst_uart_reg_3                                               | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]_0                          |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/debug_0/core_rst                                       |                6 |              7 |         1.17 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/rst_dbg                                                |                5 |              7 |         1.40 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/debug_0/core_rst                                       |                6 |              7 |         1.17 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/request_reg[68]_0[0]                                                                    | soc0/processors[0].core/rst_dbg                                                |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/p_27_in                                                   | soc0/processors[1].core/execute1_0/r_reg[state]0                               |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/dc2[e][ramspr_odd_rdaddr]                                      | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |                4 |              7 |         1.75 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |                4 |              7 |         1.75 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/io_cycle_spi_flash_reg[0]                                    | soc0/rst_uart                                                                  |                1 |              7 |         7.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/rst_dbg                                                |                3 |              7 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/wb_req_reg[sel][2]                                           | soc0/spiflash_gen.spiflash/spi_rxtx/ctrl_reg_reg[0]                            |                1 |              7 |         7.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/p_27_in                                                   | soc0/processors[0].core/execute1_0/r_reg[state]0                               |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/request_reg[68]_1[0]                                                                    | soc0/processors[1].core/rst_dbg                                                |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/p_106_in                                              | soc0/processors[1].core/rst_fetch1                                             |                3 |              7 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/execute1_0/ex2[e][write_enable]_i_1__0_n_0             |                3 |              7 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2[e][ramspr_odd_rdaddr]                                      | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |                3 |              7 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/ex2[e][write_enable]_i_1_n_0                |                3 |              7 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/E[0]                                                  | soc0/processors[0].core/rst_fetch1                                             |                2 |              7 |         3.50 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |                4 |              7 |         1.75 |
|  has_liteeth.liteeth/eth_tx_clk     | has_liteeth.liteeth/core_tx_padding_source_ready                                                 | has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0      |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[1]_1[0]                                        | soc0/rst_uart                                                                  |                1 |              8 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/sck_send                                                     |                                                                                |                4 |              8 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg_1[0]                                           | soc0/rst_uart                                                                  |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[0][0]                          | soc0/rst_uart                                                                  |                1 |              8 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[0][1]                          | soc0/rst_uart                                                                  |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[0][2]                          | soc0/rst_uart                                                                  |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/spiflash_gen.spiflash/spi_rxtx/sck_gen.counter[7]_i_1_n_0                 |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/xics_icp/r[icp][1][mfrr][7]_i_1_n_0                                                         | soc0/rst_uart                                                                  |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/xics_icp/v[icp][0][mfrr]                                                                    | soc0/rst_uart                                                                  |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/log_trigger_delay0                                               | soc0/processors[0].core/rst_dbg                                                |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/sck_recv_d                                                   | soc0/spiflash_gen.spiflash/spi_rxtx/ireg                                       |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[a_hi]                                                   | soc0/processors[1].core/with_fpu.fpu_0/rst_fetch1_reg                          |                4 |              8 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/lcr_reg[7]_1[0]                                              | soc0/rst_uart                                                                  |                1 |              8 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi3_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi2_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                |                4 |              8 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/wb_interface/E[0]                                                         | soc0/rst_uart                                                                  |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/syscon0/p_1_out[1]                                                                          | soc0/syscon0/SR[0]                                                             |                3 |              8 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi1_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                |                5 |              8 |         1.60 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi0_command0_re                                     | has_dram.dram/litedram/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/counter_b[7]_i_1_n_0                                        | soc0/rst_uart                                                                  |                4 |              8 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/log_trigger_delay0                                               | soc0/processors[1].core/rst_dbg                                                |                2 |              8 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/block_cnt[7]_i_1_n_0                                                 | soc0/rst_uart                                                                  |                4 |              8 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[a_hi]                                                   | soc0/processors[0].core/with_fpu.fpu_0/rst_fetch1_reg                          |                4 |              8 |         2.00 |
|  has_liteeth.liteeth/eth_rx_clk     |                                                                                                  | has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_level                 |                2 |              9 |         4.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/clk_div[7]_i_1_n_0                                           | soc0/rst_uart                                                                  |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/transmitter/bit_counter[2]_i_1_n_0                                   | soc0/rst_uart                                                                  |                2 |              9 |         4.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[a][exponent]                                                | soc0/processors[1].core/decode2_0/dc2_reg[e][read_data1][54]_0                 |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/r[store_row][8]_i_1__0_n_0                                      |                                                                                |                4 |              9 |         2.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[b][exponent]                                                | soc0/processors[1].core/decode2_0/dc2_reg[e][read_data2][55]_0                 |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[c][exponent]                                                | soc0/processors[1].core/decode2_0/rst_fetch1_reg_2                             |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[c][exponent]                                                | soc0/processors[0].core/decode2_0/rst_fetch1_reg_3                             |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[b][exponent]                                                | soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][55]_0                 |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[a][exponent]                                                | soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][54]_0                 |                3 |              9 |         3.00 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_rx_preamble_source_ready                                                | has_liteeth.liteeth/eth_rx_rst                                                 |                4 |              9 |         2.25 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[8]_i_1_n_0                   | has_liteeth.liteeth/eth_rx_rst                                                 |                2 |              9 |         4.50 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/xics_ics/wb_out[dat][23]_i_1__0_n_0                                       |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r0_valid                                                        |                                                                                |                2 |              9 |         4.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r0_valid                                                        |                                                                                |                2 |              9 |         4.50 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[18]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                 |                2 |              9 |         4.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/r[store_row][8]_i_1_n_0                                         |                                                                                |                2 |              9 |         4.50 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                 |                3 |              9 |         3.00 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[38]_i_1_n_0                  | has_liteeth.liteeth/eth_rx_rst                                                 |                3 |              9 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/bpc[2]_i_2_n_0                                        | soc0/processors[0].core/decode2_0/SR[0]                                        |                3 |             10 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_timer_count1[9]_i_1_n_0               |                3 |             10 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/E[0]                                                | soc0/rst_uart                                                                  |                3 |             10 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/bpc[2]_i_2__0_n_0                                     | soc0/processors[1].core/decode2_0/rst_fetch1_reg_6[0]                          |                2 |             10 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ex1[msr][30]_i_1_n_0                                          | soc0/processors[0].core/rst_fetch1                                             |                7 |             10 |         1.43 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/E[0]                                                           | soc0/processors[1].core/rst_fetch1                                             |                3 |             10 |         3.33 |
|  ext_clk_IBUF_BUFG                  |                                                                                                  |                                                                                |                3 |             10 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ex1[se][write_ic]_i_1__0_n_0                                  |                                                                                |                5 |             11 |         2.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[req][dc_req]                                              | soc0/processors[1].core/rst_fetch1                                             |                5 |             11 |         2.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/rf_data_in[10]_i_1_n_0                                      | soc0/rst_uart                                                                  |                2 |             11 |         5.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/sel                                                              | soc0/processors[0].core/rst_dbg                                                |                3 |             11 |         3.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/sel                                                              | soc0/processors[1].core/rst_dbg                                                |                2 |             11 |         5.50 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/wishbone_interface_writer_length_liteethmacsramwriter_t_next_value_ce        | has_liteeth.liteeth/maccore_int_rst                                            |                3 |             11 |         3.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ex1[se][write_ic]_i_1_n_0                                     |                                                                                |                7 |             11 |         1.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[req][dc_req]                                              | soc0/processors[0].core/rst_fetch1                                             |                5 |             11 |         2.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/request_reg[66]_0[0]                                                                    | soc0/rst_uart                                                                  |                3 |             11 |         3.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/i___294_n_0                                                 | soc0/processors[1].core/rst_fetch1                                             |                2 |             11 |         5.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/csrbank1_sram_reader_length0_re                                                             | has_liteeth.liteeth/wishbone_interface_reader_length_storage[10]_i_1_n_0       |                3 |             11 |         3.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/i___294_n_0                                                 | soc0/processors[0].core/rst_fetch1                                             |                2 |             11 |         5.50 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/tf_push_reg_n_0                                                      |                                                                                |                2 |             12 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/has_dram.soc_rst_reg                                                  |                                                                                |                3 |             12 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode1_0/E[0]                                                           | soc0/processors[0].core/decode1_0/decode[result][2]_i_1_n_0                    |               10 |             12 |         1.20 |
|  has_liteeth.liteeth/eth_rx_clk     | has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_wrport_we                               |                                                                                |                2 |             12 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/uart0_16550.uart0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                 |                                                                                |                2 |             12 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/hash_r_reg[active]__0                                       | soc0/processors[1].core/loadstore1_0/i___283_n_0                               |                3 |             12 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode1_0/E[0]                                                           | soc0/processors[1].core/decode1_0/decode[result][2]_i_1__0_n_0                 |               11 |             12 |         1.09 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/hash_r_reg[active]__0                                       | soc0/processors[0].core/loadstore1_0/i___283_n_0                               |                4 |             12 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_control0_re                                         | has_dram.dram/litedram/FDPE_3_0                                                |                7 |             13 |         1.86 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/log_dmi_addr[12]_i_1__0_n_0                                      | soc0/processors[1].core/rst_dbg                                                |                5 |             13 |         2.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[result_exp]                                             |                                                                                |                4 |             13 |         3.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[result_exp]                                             |                                                                                |                4 |             13 |         3.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/log_dmi_addr[12]_i_1_n_0                                         | soc0/processors[0].core/rst_dbg                                                |                5 |             13 |         2.60 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_interface1_we_next_value_ce3                                      | has_dram.dram/litedram/FSM_onehot_builder_state_reg_n_0_[1]                    |                3 |             14 |         4.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi2_address0_re                                     |                                                                                |                4 |             15 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi1_address0_re                                     |                                                                                |                5 |             15 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi3_address0_re                                     |                                                                                |                4 |             15 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                4 |             15 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/FDPE_3_1                                                                  |                                                                                |                7 |             15 |         2.14 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                3 |             15 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi0_address0_re                                     |                                                                                |                7 |             15 |         2.14 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                4 |             15 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                3 |             15 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                3 |             15 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/fpu_multiply_0/r_reg[state][0]_rep__0                     | soc0/processors[1].core/execute1_0/r_reg[state]0                               |                9 |             15 |         1.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_row[14]_i_1_n_0                            | has_dram.dram/litedram/FDPE_3_0                                                |                4 |             15 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/fpu_multiply_0/r_reg[state][0]_rep__0                     | soc0/processors[0].core/execute1_0/r_reg[state]0                               |                8 |             15 |         1.88 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                3 |             15 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_row                                        | has_dram.dram/litedram/FDPE_3_0                                                |                3 |             15 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[dawrx][1]_15                                              | soc0/processors[0].core/rst_fetch1                                             |                8 |             16 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[dawrx][0]_62                                              | soc0/processors[1].core/rst_fetch1                                             |                8 |             16 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/wishbone_interface_reader_cmd_fifo_wrport_we__0                                             |                                                                                |                2 |             16 |         8.00 |
|  has_liteeth.liteeth/eth_tx_clk     | has_liteeth.liteeth/core_tx_padding_counter_clockdomainsrenamer0_next_value_ce                   | has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0                         |                4 |             16 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_a7ddrphy_bitslip0_r1[15]_i_1_n_0                   |                4 |             16 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_wrport_we                                |                                                                                |                2 |             16 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[dawrx][1]_63                                              | soc0/processors[1].core/rst_fetch1                                             |                8 |             16 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[dawrx][0]_14                                              | soc0/processors[0].core/rst_fetch1                                             |                8 |             16 |         2.00 |
|  has_liteeth.liteeth/eth_rx_clk     |                                                                                                  |                                                                                |                7 |             17 |         2.43 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[xer_low][17]_i_1__0_n_0                                  | soc0/processors[1].core/rst_fetch1                                             |                6 |             18 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[xer_low][17]_i_1_n_0                                     | soc0/processors[0].core/rst_fetch1                                             |                7 |             18 |         2.57 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/wishbone_interface_reader_length_liteethmacsramreader_next_value_ce          | has_liteeth.liteeth/maccore_int_rst                                            |                5 |             18 |         3.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/ex2_reg[e][redirect]                                    | soc0/processors[0].core/rst_fetch1                                             |               13 |             18 |         1.38 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/E[1]                                                           | soc0/processors[1].core/rst_fetch1                                             |               11 |             18 |         1.64 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/request[73]_i_1_n_0                                                                     | soc0/dtm/shiftr0                                                               |                3 |             18 |         6.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/dc2_reg[busy]_0                                                |                                                                                |                6 |             19 |         3.17 |
|  ext_clk_IBUF_BUFG                  | has_dram.reset_controller/pll_rst                                                                | has_dram.reset_controller/clear                                                |                5 |             19 |         3.80 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2_reg[busy]_0                                                |                                                                                |                8 |             19 |         2.38 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/E[0]                                                                                    | soc0/processors[0].core/rst_dbg                                                |                9 |             19 |         2.11 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/request_reg[68]_rep_1[0]                                                                | soc0/processors[1].core/rst_dbg                                                |                9 |             19 |         2.11 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___42_n_0                                                      | soc0/processors[1].core/rst_fetch1                                             |                3 |             20 |         6.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___42_n_0                                                      | soc0/processors[0].core/rst_fetch1                                             |                4 |             20 |         5.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_liteeth.liteeth/count[0]_i_1__1_n_0                                        |                5 |             20 |         4.00 |
|  has_liteeth.liteeth/eth_tx_clk     |                                                                                                  | has_liteeth.liteeth/eth_tx_rst                                                 |               11 |             20 |         1.82 |
|  has_liteeth.liteeth/eth_tx_clk     |                                                                                                  |                                                                                |                7 |             21 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/ex1_reg[msr][13]                                        | soc0/processors[0].core/execute1_0/pmu_0/ex1_reg[busy][0]                      |                7 |             22 |         3.14 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/ex1_reg[msr][13]                                        | soc0/processors[1].core/execute1_0/pmu_0/SR[0]                                 |                9 |             22 |         2.44 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine1_syncfifo1_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                8 |             24 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                9 |             24 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine6_syncfifo6_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                7 |             24 |         3.43 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine4_syncfifo4_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                9 |             24 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine7_syncfifo7_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                7 |             24 |         3.43 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine3_syncfifo3_re                               | has_dram.dram/litedram/FDPE_3_0                                                |               10 |             24 |         2.40 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine2_syncfifo2_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                7 |             24 |         3.43 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value30                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip7_value1                           |               12 |             24 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_bankmachine0_syncfifo0_re                               | has_dram.dram/litedram/FDPE_3_0                                                |                8 |             24 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip8_value10                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip15_value1                          |               12 |             24 |         2.00 |
|  has_liteeth.liteeth/eth_rx_clk     |                                                                                                  | has_liteeth.liteeth/eth_rx_rst                                                 |                9 |             25 |         2.78 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr0[30]_i_2__0_n_0                                    | soc0/processors[1].core/execute1_0/pmu_0/mmcr0[30]_i_1__0_n_0                  |                9 |             25 |         2.78 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr0[30]_i_2_n_0                                       | soc0/processors[0].core/execute1_0/pmu_0/mmcr0[30]_i_1_n_0                     |               11 |             25 |         2.27 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/rst_fetch1_reg_1                                              |                                                                                |               13 |             25 |         1.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[dscr][24]_i_1_n_0                                        | soc0/processors[0].core/rst_fetch1                                             |                9 |             25 |         2.78 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/rst_fetch1_reg_3                                              |                                                                                |               12 |             25 |         2.08 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[dscr][24]_i_1__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                             |               13 |             25 |         1.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/r_reg[state][1]_0[0]                                            | soc0/processors[1].core/rst_fetch1                                             |               10 |             26 |         2.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/r_reg[state][1]_0[0]                                            | soc0/processors[0].core/rst_fetch1                                             |                9 |             26 |         2.89 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/ctrl[heir][57]_i_1_n_0                      |                7 |             26 |         3.71 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/ctrl[heir][57]_i_1__0_n_0                   |                7 |             26 |         3.71 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/syscon0/do_cyc                                                                              | soc0/syscon0/FSM_sequential_slave_io_latch.state_reg[0]_0                      |                9 |             27 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/main_litedramcore_zqcs_timer_count1[0]_i_1_n_0          |                7 |             27 |         3.86 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/FDPE_3_1                                                                  | has_dram.dram/litedram/FSM_sequential_state_reg[1]_0                           |               10 |             28 |         2.80 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/rams[1].way/r_reg[hit_valid][0]                                 | soc0/processors[0].core/decode1_0/pr[pref_ia]                                  |                9 |             30 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value00                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip0_value1[2]_i_1_n_0                |               17 |             30 |         1.76 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_a7ddrphy_bitslip1_value00                                            | has_dram.dram/litedram/main_a7ddrphy_bitslip1_value1[2]_i_1_n_0                |               22 |             30 |         1.36 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/rams[1].way/r_reg[hit_valid][0]                                 | soc0/processors[1].core/decode1_0/pr[pref_ia]                                  |                8 |             30 |         3.75 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/ex2_reg[e][redirect][0]                                        | soc0/processors[0].core/rst_fetch1                                             |               19 |             31 |         1.63 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/ex2_reg[e][redirect]_0                                  | soc0/processors[1].core/rst_fetch1                                             |               16 |             31 |         1.94 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[2][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[3][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[1][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/core_pulsesynchronizer1_o                                                    | has_liteeth.liteeth/maccore_int_rst                                            |                8 |             32 |         4.00 |
|  has_liteeth.liteeth/eth_tx_clk     | has_liteeth.liteeth/core_tx_crc_ce                                                               | has_liteeth.liteeth/core_tx_crc_reg                                            |               12 |             32 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/maccore_maccore_bus_errors                                                   | has_liteeth.liteeth/maccore_int_rst                                            |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/multiply_0/CEP                                                |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[comm_fpscr]                                             | soc0/processors[0].core/rst_fetch1                                             |               15 |             32 |         2.13 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/E[0]                                                                                        | has_liteeth.liteeth/maccore_int_rst                                            |               10 |             32 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/wishbone_interface_writer_errors_status_liteethmacsramwriter_f_next_value_ce | has_liteeth.liteeth/maccore_int_rst                                            |                9 |             32 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              | soc0/processors[1].core/execute1_0/ex1_reg[msr][63]_0[0]                       |                9 |             32 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r3[dsisr][31]_i_1__0_n_0                                    | soc0/processors[1].core/rst_fetch1                                             |               14 |             32 |         2.29 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine5_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[pid][31]_i_1__0_n_0                                              | soc0/processors[1].core/debug_0/core_rst                                       |               11 |             32 |         2.91 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/with_fpu.fpu_0/r[fpscr]                                |               18 |             32 |         1.78 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/with_fpu.fpu_0/r[fpscr]                                |               17 |             32 |         1.88 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/builder_interface2_bank_bus_dat_r[31]_i_1_n_0           |               21 |             32 |         1.52 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/fpu_multiply_0/CEP                                        |                                                                                |                7 |             32 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/v[log_addr_spr]                                               | soc0/processors[1].core/rst_fetch1                                             |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/syscon0/has_dram.soc_rst_reg_0                                                              |                                                                                |                9 |             32 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/syscon0/FSM_sequential_slave_io_latch.state_reg[0]                                          |                                                                                |                9 |             32 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[comm_fpscr]                                             | soc0/processors[1].core/rst_fetch1                                             |               15 |             32 |         2.13 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/fpu_multiply_0/CEP                                        |                                                                                |                6 |             32 |         5.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/p_0_in[3]                                                     |                                                                                |               10 |             32 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/wb_out[dat][31]_i_1_n_0                                               |                                                                                |               12 |             32 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/SR[0]                                                                     |               12 |             32 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/wb_sio_out_reg[adr][10]_0[0]                                              |               19 |             32 |         1.68 |
|  has_liteeth.liteeth/eth_tx_clk     | has_liteeth.liteeth/core_tx_crc_crc_packet_clockdomainsrenamer1_next_value_ce0                   | has_liteeth.liteeth/core_tx_crc_crc_packet[31]_i_1_n_0                         |               11 |             32 |         2.91 |
|  has_dram.dram/litedram/BUFG_1_0    | has_liteeth.liteeth/core_pulsesynchronizer0_o                                                    | has_liteeth.liteeth/maccore_int_rst                                            |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[6][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[5][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/pmcs[4][0]_i_1__0_n_0                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/v[log_addr_spr]                                               | soc0/processors[0].core/rst_fetch1                                             |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector1_wrdata_storage[31]_i_1_n_0               |                                                                                |                7 |             32 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r3[dsisr][31]_i_1_n_0                                       | soc0/processors[0].core/rst_fetch1                                             |               12 |             32 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              | soc0/processors[0].core/execute1_0/ex1_reg[msr][63]_0[0]                       |               10 |             32 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[pid][31]_i_1_n_0                                                 | soc0/processors[0].core/debug_0/core_rst                                       |                7 |             32 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_interface1_dat_w_next_value_ce0                                   |                                                                                |               14 |             32 |         2.29 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi3_wrdata0_re                                      |                                                                                |               13 |             32 |         2.46 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi2_wrdata0_re                                      |                                                                                |                7 |             32 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/builder_csrbank2_dfii_pi0_wrdata0_re                                      |                                                                                |                9 |             32 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/refill_way_reg[0]_rep                                                     |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/refill_way_reg[0]_rep_0                                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/refill_way_reg[0]_rep_1                                                   |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/refill_way_reg[1]_rep                                                     |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/p_0_in[3]                                                     |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[6][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/multiply_0/CEP                                                |                                                                                |               18 |             32 |         1.78 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine4_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine3_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine6_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine1_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine7_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine2_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/store_queue/main_litedramcore_bankmachine0_wrport_we__0                            |                                                                                |                4 |             32 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[5][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[1][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[2][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[4][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/pmcs[3][0]_i_1_n_0                                      |                                                                                |                8 |             32 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[heir][63]_i_2_n_0                                        | soc0/processors[0].core/rst_fetch1                                             |               11 |             33 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[heir][63]_i_2__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                             |               10 |             33 |         3.30 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state_reg[0][3]                          | soc0/rst_uart                                                                  |                8 |             35 |         4.38 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/wishbone_arbiter_0/E[0]                                                                     | soc0/syscon0/SR[0]                                                             |               14 |             37 |         2.64 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/syscon0/E[0]                                                                                |                                                                                |               17 |             37 |         2.18 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/rs_sr                                                 |                                                                                |               10 |             42 |         4.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/rs_sr                                                 |                                                                                |               13 |             42 |         3.23 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[prtbl]                                                           |                                                                                |               21 |             49 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[prtbl]                                                           |                                                                                |               25 |             49 |         1.96 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/reservation[valid]1226_out                                      | soc0/processors[1].core/rst_fetch1                                             |               11 |             50 |         4.55 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/reservation[valid]1226_out                                      | soc0/processors[0].core/rst_fetch1                                             |               11 |             50 |         4.55 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/E[0]                                                                      |                                                                                |               18 |             51 |         2.83 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[mask_size]                                                       |                                                                                |               26 |             53 |         2.04 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[mask_size]                                                       |                                                                                |               26 |             53 |         2.04 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/rst_fetch1_reg                                            |                                                                                |               33 |             54 |         1.64 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/icache_0/r_reg[state][1]_0[0]                                            |                                                                                |                8 |             54 |         6.75 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/rst_fetch1_reg                                            |                                                                                |               29 |             54 |         1.86 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/icache_0/r_reg[state][1]_0[0]                                            |                                                                                |               16 |             54 |         3.38 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[a_lo]                                                   | soc0/processors[1].core/with_fpu.fpu_0/rst_fetch1_reg                          |               23 |             56 |         2.43 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[a_lo]                                                   | soc0/processors[0].core/with_fpu.fpu_0/rst_fetch1_reg                          |               18 |             56 |         3.11 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[s]                                                      |                                                                                |               22 |             56 |         2.55 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/E[0]                                                               |                                                                                |               21 |             56 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/E[0]                                                               |                                                                                |               27 |             56 |         2.07 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[s]                                                      |                                                                                |               26 |             56 |         2.15 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/E[0]                                                         |                                                                                |               14 |             56 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[pgtbl0]                                                          |                                                                                |               20 |             58 |         2.90 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[pgtbl3]                                                          |                                                                                |               25 |             58 |         2.32 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[pgtbl0]                                                          |                                                                                |               21 |             58 |         2.76 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r1[req][store]                                              |                                                                                |               23 |             58 |         2.52 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r1[req][store]                                              |                                                                                |               27 |             58 |         2.15 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[pgtbl3]                                                          |                                                                                |               21 |             58 |         2.76 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/sier[63]_i_2_n_0                                        | soc0/processors[0].core/execute1_0/pmu_0/sier[63]_i_1_n_0                      |               31 |             61 |         1.97 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[dawr][0]_13                                               | soc0/processors[0].core/rst_fetch1                                             |               20 |             61 |         3.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/v[dawr][1]_12                                               | soc0/processors[0].core/rst_fetch1                                             |               26 |             61 |         2.35 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_liteeth.liteeth/maccore_int_rst                                            |               27 |             61 |         2.26 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/spiflash_gen.spiflash/spi_rxtx/rst_uart_reg_0[0]                                            |                                                                                |               12 |             61 |         5.08 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/sier[63]_i_2__0_n_0                                     | soc0/processors[1].core/execute1_0/pmu_0/sier[63]_i_1__0_n_0                   |               30 |             61 |         2.03 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[dawr][1]_60                                               | soc0/processors[1].core/rst_fetch1                                             |               21 |             61 |         2.90 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/v[dawr][0]_61                                               | soc0/processors[1].core/rst_fetch1                                             |               20 |             61 |         3.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcra                                                   |                                                                                |               27 |             63 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/ex2_reg[ext_interrupt]1                                   | soc0/processors[0].core/rst_fetch1                                             |               43 |             63 |         1.47 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcra                                                   |                                                                                |               29 |             63 |         2.17 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/ex2_reg[ext_interrupt]1                                   | soc0/processors[1].core/rst_fetch1                                             |               35 |             63 |         1.80 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/rst_dbg_reg_2[0]                                                                        |                                                                                |               31 |             63 |         2.03 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/rst_dbg_reg_1[0]                                                                        |                                                                                |               27 |             63 |         2.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/rst_dbg_reg_0[0]                                                                        |                                                                                |               25 |             63 |         2.52 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/rst_dbg_reg[0]                                                                          |                                                                                |               19 |             63 |         3.32 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/request_reg[67]_rep__0_3                                                                | soc0/rst_uart                                                                  |               16 |             64 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/register_file_0/dbg_data                                                 |                                                                                |               28 |             64 |         2.29 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/v[ptcr]                                                            | soc0/processors[1].core/debug_0/core_rst                                       |               26 |             64 |         2.46 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/register_file_0/dbg_data                                                 |                                                                                |               25 |             64 |         2.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/v[ptcr]                                                            | soc0/processors[0].core/debug_0/core_rst                                       |               23 |             64 |         2.78 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/sdar[63]_i_1__0_n_0                                     |                                                                                |               14 |             64 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/siar[63]_i_1__0_n_0                                     |                                                                                |               20 |             64 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/r[iside]                                                           |                                                                                |               24 |             64 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/rst_fetch1_reg[0]                                                |                                                                                |               47 |             64 |         1.36 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r3[dar][63]_i_1__0_n_0                                      | soc0/processors[1].core/rst_fetch1                                             |               21 |             64 |         3.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/E[0]                                                          |                                                                                |               21 |             64 |         3.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ex1[e][write_data][63]_i_1_n_0                                | soc0/processors[0].core/rst_fetch1                                             |               44 |             64 |         1.45 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/decode2_0/rst_fetch1_reg_4                             |               40 |             64 |         1.60 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/mmu_0/itlb_valids0                                     |               22 |             64 |         2.91 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/i___184_n_0                                                 |                                                                                |               33 |             64 |         1.94 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[c][exponent]                                                |                                                                                |               25 |             64 |         2.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r0[req][data]                                                   | soc0/processors[1].core/dcache_0/i___15_n_0                                    |               13 |             64 |         4.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl_tmp[ciabr]                                               | soc0/processors[0].core/rst_fetch1                                             |               14 |             64 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/execute1_0/pmu_0/rst_fetch1_reg_0                      |               45 |             64 |         1.42 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr1                                                   |                                                                                |               20 |             64 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/pmu_0/mmcr2                                                   |                                                                                |               24 |             64 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/mmu_0/itlb_valids0                                     |               25 |             64 |         2.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/dtm/FSM_onehot_state_reg[1][0]                                                              |                                                                                |               32 |             64 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/dc2_reg[e][valid][0]                                          | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |               39 |             64 |         1.64 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ctrl[cfar][63]_i_1_n_0                                        | soc0/processors[0].core/rst_fetch1                                             |               15 |             64 |         4.27 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/siar[63]_i_1_n_0                                        |                                                                                |               15 |             64 |         4.27 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/sdar[63]_i_1_n_0                                        |                                                                                |               17 |             64 |         3.76 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/sr_vr                                                 |                                                                                |               17 |             64 |         3.76 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/maybe_log.log_dmi_read_done                                      |                                                                                |               39 |             64 |         1.64 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/rst_fetch1_reg[0]                                                |                                                                                |               37 |             64 |         1.73 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/debug_0/maybe_log.log_read_data[63]_i_1_n_0                              |                                                                                |               40 |             64 |         1.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/maybe_log.log_read_data[63]_i_1__0_n_0                           |                                                                                |               44 |             64 |         1.45 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/debug_0/maybe_log.log_dmi_read_done                                      |                                                                                |               44 |             64 |         1.45 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][1]_8[0]                                  |                                                                                |               14 |             64 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r0[req][data]                                                   | soc0/processors[0].core/dcache_0/i___15_n_0                                    |               13 |             64 |         4.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[y]                                                      |                                                                                |               33 |             64 |         1.94 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r[r]                                                      |                                                                                |               56 |             64 |         1.14 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/r[iside]                                                           |                                                                                |               26 |             64 |         2.46 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl_tmp[ciabr]                                               | soc0/processors[1].core/rst_fetch1                                             |               20 |             64 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr1                                                   |                                                                                |               22 |             64 |         2.91 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r2[dbg_spr_ack]2_out                                        |                                                                                |               12 |             64 |         5.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/i___14_n_0                                                |                                                                                |               19 |             64 |         3.37 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/mmcr2                                                   |                                                                                |               31 |             64 |         2.06 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ex1[e][write_data][63]_i_1__0_n_0                             | soc0/processors[1].core/rst_fetch1                                             |               40 |             64 |         1.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2[e][read_data2][63]_i_1__0_n_0                              | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |               44 |             64 |         1.45 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2[e][read_data1][63]_i_1__0_n_0                              | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |               35 |             64 |         1.83 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/E[0]                                                          |                                                                                |               21 |             64 |         3.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r3[dar][63]_i_1_n_0                                         | soc0/processors[0].core/rst_fetch1                                             |               24 |             64 |         2.67 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/dc2[e][read_data2][63]_i_1_n_0                                 | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |               37 |             64 |         1.73 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/request[65]_i_1_n_0                                                                     | soc0/dtm/shiftr0                                                               |               34 |             64 |         1.88 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/dc2_reg[e][valid][0]                                          | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |               38 |             64 |         1.68 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/E[0]                                                           |                                                                                |               13 |             64 |         4.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/sr_vr                                                 |                                                                                |               14 |             64 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r2[dbg_spr_ack]2_out                                        |                                                                                |               16 |             64 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r1[req][store_data]                                         |                                                                                |               18 |             64 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[r]                                                      |                                                                                |               51 |             64 |         1.25 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ctrl[cfar][63]_i_1__0_n_0                                     | soc0/processors[1].core/rst_fetch1                                             |               14 |             64 |         4.57 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[c][exponent]                                                |                                                                                |               20 |             64 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/i___25_n_0                                                  |                                                                                |               18 |             64 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/i___25_n_0                                                  |                                                                                |               22 |             64 |         2.91 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/i___184_n_0                                                 |                                                                                |               32 |             64 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/i___14_n_0                                                |                                                                                |               20 |             64 |         3.20 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r[y]                                                      |                                                                                |               45 |             64 |         1.42 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r1[req][store_data]                                         |                                                                                |               18 |             64 |         3.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/dc2[e][read_data1][63]_i_1_n_0                                 | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |               40 |             69 |         1.73 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1[tlb_acc_way]                                                 |                                                                                |               19 |             71 |         3.74 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1[tlb_acc_way]                                                 |                                                                                |               17 |             71 |         4.18 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/r1[wb][dat]                                                     |                                                                                |               33 |             72 |         2.18 |
|  soc0/dtm/jtag_clk                  | soc0/dtm/shiftr[73]_i_1_n_0                                                                      | soc0/dtm/shiftr0                                                               |               20 |             72 |         3.60 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/r1[wb][dat]                                                     |                                                                                |               25 |             72 |         2.88 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/r[b][mantissa]                                                |                                                                                |               25 |             73 |         2.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/r[b][mantissa]                                                |                                                                                |               17 |             73 |         4.29 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/p_2_in                                                        | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |               42 |             78 |         1.86 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/p_2_in                                                        | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |               39 |             78 |         2.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___15_n_0                                                      |                                                                                |               34 |             82 |         2.41 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___15_n_0                                                      |                                                                                |               34 |             82 |         2.41 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/i___8_n_0                                                   |                                                                                |               37 |             86 |         2.32 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/i___8_n_0                                                   |                                                                                |               39 |             86 |         2.21 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ramspr_odd_wr_enab                                            |                                                                                |               11 |             88 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ramspr_even_wr_enab                                           |                                                                                |               11 |             88 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ramspr_odd_wr_enab                                            |                                                                                |               11 |             88 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ramspr_even_wr_enab                                           |                                                                                |               11 |             88 |         8.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode1_0/E[0]                                                           |                                                                                |               46 |             96 |         2.09 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode1_0/E[0]                                                           |                                                                                |               42 |             96 |         2.29 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/fetch1_0/erat[epn1]                                                      |                                                                                |               18 |             97 |         5.39 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/fetch1_0/erat[epn1]                                                      |                                                                                |               20 |             97 |         4.85 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/mmu_0/rst_fetch1_reg[0]                                                  |                                                                                |               32 |             97 |         3.03 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/mmu_0/rst_fetch1_reg[0]                                                  |                                                                                |               30 |             97 |         3.23 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/p_0_in                                                                    |                                                                                |               13 |             98 |         7.54 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/wishbone_arbiter_0/wb_stash_reg[cyc]_0[0]                                                   |                                                                                |               30 |            100 |         3.33 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/wishbone_arbiter_0/wb_req[we]2_out                                                          |                                                                                |               32 |            108 |         3.38 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r3_reg[dawr_upd_n_0_]                                       | soc0/processors[1].core/rst_fetch1                                             |               32 |            122 |         3.81 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r3_reg[dawr_upd_n_0_]                                       | soc0/processors[0].core/rst_fetch1                                             |               32 |            122 |         3.81 |
|  has_dram.dram/litedram/BUFG_1_0    | has_dram.dram/litedram/main_litedramcore_phaseinjector0_rddata_status[31]_i_1_n_0                | has_dram.dram/litedram/FDPE_3_0                                                |               47 |            128 |         2.72 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode1_0/rst_fetch1_reg[0]                                              |                                                                                |               46 |            138 |         3.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode1_0/rst_fetch1_reg[0]                                              |                                                                                |               44 |            138 |         3.14 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/syscon0/SR[0]                                                             |               55 |            141 |         2.56 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___18_n_0                                                      |                                                                                |               50 |            148 |         2.96 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___18_n_0                                                      |                                                                                |               51 |            148 |         2.90 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/ex2_reg[e][redirect]_0[0]                                     | soc0/processors[1].core/rst_fetch1                                             |               50 |            151 |         3.02 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/ex2_reg[e][redirect]_0[0]                                     | soc0/processors[0].core/rst_fetch1                                             |               53 |            151 |         2.85 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/fetch1_0/advance_nia                                                     |                                                                                |               60 |            172 |         2.87 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/fetch1_0/advance_nia                                                     |                                                                                |               66 |            172 |         2.61 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/ex2_reg[ext_interrupt]1                                   |                                                                                |               73 |            175 |         2.40 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/ex2_reg[ext_interrupt]1                                   |                                                                                |               84 |            175 |         2.08 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/cache_tags_reg_r1_0_63_48_48_i_1_n_0                            |                                                                                |               44 |            176 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/cache_tags_reg_r1_0_63_0_0_i_1_n_0                              |                                                                                |               44 |            176 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/cache_tags_reg_r1_0_63_0_0_i_1__0_n_0                           |                                                                                |               44 |            176 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/cache_tags_reg_r1_0_63_48_48_i_1__0_n_0                         |                                                                                |               44 |            176 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/dc2_reg[busy]_0                                                | soc0/processors[1].core/execute1_0/dc2_reg[e][valid]0                          |               61 |            182 |         2.98 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/decode2_0/dc2_reg[busy]_0                                                | soc0/processors[0].core/execute1_0/dc2_reg[e][valid]0                          |               63 |            185 |         2.94 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/hv[xright][3]_11                                            | soc0/processors[0].core/rst_fetch1                                             |               53 |            192 |         3.62 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/decode2_0/rst_fetch1_reg_5[0]                                            |                                                                                |               35 |            192 |         5.49 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/hv[xright][3]_59                                            | soc0/processors[1].core/rst_fetch1                                             |               48 |            192 |         4.00 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___151_n_0                                                     |                                                                                |               49 |            192 |         3.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/dcache_0/i___150_n_0                                                     |                                                                                |               49 |            192 |         3.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/pmu_0/rst_fetch1_reg_1[0]                                     |                                                                                |               38 |            192 |         5.05 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___150_n_0                                                     |                                                                                |               49 |            192 |         3.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/dcache_0/i___151_n_0                                                     |                                                                                |               49 |            192 |         3.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/with_fpu.fpu_0/r0_full0                                                  |                                                                                |              101 |            194 |         1.92 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/with_fpu.fpu_0/r0_full0                                                  |                                                                                |               99 |            194 |         1.96 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/loadstore1_0/r2[req][addr]                                               |                                                                                |               86 |            256 |         2.98 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/loadstore1_0/r2[req][addr]                                               |                                                                                |               87 |            256 |         2.94 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[0].core/execute1_0/bsort_0/ex1_reg[busy]                                         | soc0/processors[0].core/rst_fetch1                                             |               71 |            265 |         3.73 |
|  has_dram.dram/litedram/BUFG_1_0    | soc0/processors[1].core/execute1_0/bsort_0/ex1_reg[busy]                                         | soc0/processors[1].core/rst_fetch1                                             |               95 |            267 |         2.81 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/rst_uart                                                                  |              123 |            282 |         2.29 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | has_dram.dram/litedram/FDPE_3_0                                                |              204 |            450 |         2.21 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/rst_fetch1                                             |              314 |            622 |         1.98 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/rst_fetch1                                             |              322 |            622 |         1.93 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[1].core/mmu_0/p_0_out                                          |              142 |           1024 |         7.21 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  | soc0/processors[0].core/mmu_0/p_0_out                                          |              147 |           1024 |         6.97 |
|  has_dram.dram/litedram/BUFG_1_0    |                                                                                                  |                                                                                |             1229 |           2692 |         2.19 |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


