{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition " "Info: Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 15:49:17 2006 " "Info: Processing started: Sun Dec 03 15:49:17 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design -c design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off design -c design" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEYBOARD.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file KEYBOARD.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info: Found design unit 1: keyboard-a" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 13 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIV.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_DIV.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 6 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "//ecewinsrv1/ECE_Root/Users/Students/gth727q/Profile/Desktop/booksoft/CHAP10/video_PLL.vhd " "Warning: Can't analyze file -- file //ecewinsrv1/ECE_Root/Users/Students/gth727q/Profile/Desktop/booksoft/CHAP10/video_PLL.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bat.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-position " "Info: Found design unit 1: bat-position" {  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bat " "Info: Found entity 1: bat" {  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector display.vhd(48) " "Warning: Verilog HDL or VHDL warning at display.vhd(48): Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 48 0 0 } }  } 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector display.vhd(50) " "Warning: Verilog HDL or VHDL warning at display.vhd(50): Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 50 0 0 } }  } 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector display.vhd(62) " "Warning: Verilog HDL or VHDL warning at display.vhd(62): Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 62 0 0 } }  } 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector display.vhd(64) " "Warning: Verilog HDL or VHDL warning at display.vhd(64): Unconverted VHDL-2029: two visible identifiers match To_StdLogicVector because the actual at position 0 has an ambiguous type; it could be bit_vector or std_ulogic_vector - assuming bit_vector" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 64 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-NEW1 " "Info: Found design unit 1: display-NEW1" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FINAL-NEW1 " "Info: Found design unit 1: FINAL-NEW1" {  } { { "final.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Info: Found entity 1: FINAL" {  } { { "final.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PING-ALG " "Info: Found design unit 1: PING-ALG" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 18 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 PING " "Info: Found entity 1: PING" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-behave " "Info: Found design unit 1: random-behave" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 random " "Info: Found entity 1: random" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SYNC.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA_SYNC.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/VGA_SYNC.VHD" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/VGA_SYNC.VHD" 7 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "design.bdf 1 1 " "Info: Using design file design.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 design " "Info: Found entity 1: design" {  } { { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "design " "Info: Elaborating entity \"design\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "DATA_BUS LCD_Display inst2 " "Warning: Port \"DATA_BUS\" of type LCD_Display and instance \"inst2\" is missing source signal" {  } { { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 352 544 752 480 "inst2" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL FINAL:inst " "Info: Elaborating entity \"FINAL\" for hierarchy \"FINAL:inst\"" {  } { { "design.bdf" "inst" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 96 288 496 288 "inst" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat FINAL:inst\|bat:U1 " "Info: Elaborating entity \"bat\" for hierarchy \"FINAL:inst\|bat:U1\"" {  } { { "final.vhd" "U1" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 60 -1 0 } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "clock_enable bat.vhd(19) " "Info: (10035) Verilog HDL or VHDL information at bat.vhd(19): object \"clock_enable\" declared but not used" {  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 19 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random FINAL:inst\|random:U2 " "Info: Elaborating entity \"random\" for hierarchy \"FINAL:inst\|random:U2\"" {  } { { "final.vhd" "U2" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 62 -1 0 } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "ranvar_2 Random.vhd(12) " "Info: (10035) Verilog HDL or VHDL information at Random.vhd(12): object \"ranvar_2\" declared but not used" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 12 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(24) " "Warning: VHDL Process Statement warning at Random.vhd(24): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 24 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(27) " "Warning: VHDL Process Statement warning at Random.vhd(27): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(30) " "Warning: VHDL Process Statement warning at Random.vhd(30): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 30 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(33) " "Warning: VHDL Process Statement warning at Random.vhd(33): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 33 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(36) " "Warning: VHDL Process Statement warning at Random.vhd(36): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 36 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(39) " "Warning: VHDL Process Statement warning at Random.vhd(39): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 39 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(42) " "Warning: VHDL Process Statement warning at Random.vhd(42): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 42 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(45) " "Warning: VHDL Process Statement warning at Random.vhd(45): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 45 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(48) " "Warning: VHDL Process Statement warning at Random.vhd(48): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 48 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(51) " "Warning: VHDL Process Statement warning at Random.vhd(51): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 51 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(54) " "Warning: VHDL Process Statement warning at Random.vhd(54): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 54 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(57) " "Warning: VHDL Process Statement warning at Random.vhd(57): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 57 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(60) " "Warning: VHDL Process Statement warning at Random.vhd(60): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 60 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(63) " "Warning: VHDL Process Statement warning at Random.vhd(63): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 63 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(66) " "Warning: VHDL Process Statement warning at Random.vhd(66): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 66 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(69) " "Warning: VHDL Process Statement warning at Random.vhd(69): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 69 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(72) " "Warning: VHDL Process Statement warning at Random.vhd(72): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 72 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(75) " "Warning: VHDL Process Statement warning at Random.vhd(75): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 75 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(78) " "Warning: VHDL Process Statement warning at Random.vhd(78): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 78 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(81) " "Warning: VHDL Process Statement warning at Random.vhd(81): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 81 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(84) " "Warning: VHDL Process Statement warning at Random.vhd(84): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(87) " "Warning: VHDL Process Statement warning at Random.vhd(87): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 87 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(90) " "Warning: VHDL Process Statement warning at Random.vhd(90): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 90 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(93) " "Warning: VHDL Process Statement warning at Random.vhd(93): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 93 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(96) " "Warning: VHDL Process Statement warning at Random.vhd(96): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 96 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(99) " "Warning: VHDL Process Statement warning at Random.vhd(99): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 99 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(102) " "Warning: VHDL Process Statement warning at Random.vhd(102): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 102 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(105) " "Warning: VHDL Process Statement warning at Random.vhd(105): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 105 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ranvar_1 Random.vhd(108) " "Warning: VHDL Process Statement warning at Random.vhd(108): signal \"ranvar_1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 108 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ranvar_1 Random.vhd(14) " "Warning: VHDL Process Statement warning at Random.vhd(14): signal or variable \"ranvar_1\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"ranvar_1\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "Random.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/Random.vhd" 14 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PING FINAL:inst\|PING:U3 " "Info: Elaborating entity \"PING\" for hierarchy \"FINAL:inst\|PING:U3\"" {  } { { "final.vhd" "U3" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 64 -1 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display FINAL:inst\|display:U4 " "Info: Elaborating entity \"display\" for hierarchy \"FINAL:inst\|display:U4\"" {  } { { "final.vhd" "U4" { Text "C:/Lime/design-lcd/design-lcd/design/final.vhd" 66 -1 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(107) " "Warning: VHDL Process Statement warning at display.vhd(107): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 107 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(107) " "Warning: VHDL Process Statement warning at display.vhd(107): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 107 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(111) " "Warning: VHDL Process Statement warning at display.vhd(111): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 111 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(111) " "Warning: VHDL Process Statement warning at display.vhd(111): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 111 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(128) " "Warning: VHDL Process Statement warning at display.vhd(128): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 128 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(128) " "Warning: VHDL Process Statement warning at display.vhd(128): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 128 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(138) " "Warning: VHDL Process Statement warning at display.vhd(138): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 138 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(138) " "Warning: VHDL Process Statement warning at display.vhd(138): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 138 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(147) " "Warning: VHDL Process Statement warning at display.vhd(147): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 147 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(147) " "Warning: VHDL Process Statement warning at display.vhd(147): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 147 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(155) " "Warning: VHDL Process Statement warning at display.vhd(155): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 155 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(155) " "Warning: VHDL Process Statement warning at display.vhd(155): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 155 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(159) " "Warning: VHDL Process Statement warning at display.vhd(159): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 159 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(159) " "Warning: VHDL Process Statement warning at display.vhd(159): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 159 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(163) " "Warning: VHDL Process Statement warning at display.vhd(163): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 163 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(163) " "Warning: VHDL Process Statement warning at display.vhd(163): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 163 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(167) " "Warning: VHDL Process Statement warning at display.vhd(167): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 167 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(167) " "Warning: VHDL Process Statement warning at display.vhd(167): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 167 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(171) " "Warning: VHDL Process Statement warning at display.vhd(171): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 171 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(171) " "Warning: VHDL Process Statement warning at display.vhd(171): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 171 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(175) " "Warning: VHDL Process Statement warning at display.vhd(175): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 175 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(175) " "Warning: VHDL Process Statement warning at display.vhd(175): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 175 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(179) " "Warning: VHDL Process Statement warning at display.vhd(179): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 179 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(179) " "Warning: VHDL Process Statement warning at display.vhd(179): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 179 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(186) " "Warning: VHDL Process Statement warning at display.vhd(186): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 186 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(186) " "Warning: VHDL Process Statement warning at display.vhd(186): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 186 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(190) " "Warning: VHDL Process Statement warning at display.vhd(190): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 190 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(190) " "Warning: VHDL Process Statement warning at display.vhd(190): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 190 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(194) " "Warning: VHDL Process Statement warning at display.vhd(194): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 194 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(194) " "Warning: VHDL Process Statement warning at display.vhd(194): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 194 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(198) " "Warning: VHDL Process Statement warning at display.vhd(198): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 198 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(198) " "Warning: VHDL Process Statement warning at display.vhd(198): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 198 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(202) " "Warning: VHDL Process Statement warning at display.vhd(202): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 202 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(202) " "Warning: VHDL Process Statement warning at display.vhd(202): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 202 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(206) " "Warning: VHDL Process Statement warning at display.vhd(206): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 206 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(206) " "Warning: VHDL Process Statement warning at display.vhd(206): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 206 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(210) " "Warning: VHDL Process Statement warning at display.vhd(210): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 210 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(210) " "Warning: VHDL Process Statement warning at display.vhd(210): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 210 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(217) " "Warning: VHDL Process Statement warning at display.vhd(217): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 217 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(217) " "Warning: VHDL Process Statement warning at display.vhd(217): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 217 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(218) " "Warning: VHDL Process Statement warning at display.vhd(218): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 218 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(218) " "Warning: VHDL Process Statement warning at display.vhd(218): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 218 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(221) " "Warning: VHDL Process Statement warning at display.vhd(221): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 221 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(221) " "Warning: VHDL Process Statement warning at display.vhd(221): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 221 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(222) " "Warning: VHDL Process Statement warning at display.vhd(222): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 222 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(222) " "Warning: VHDL Process Statement warning at display.vhd(222): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 222 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(223) " "Warning: VHDL Process Statement warning at display.vhd(223): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 223 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(223) " "Warning: VHDL Process Statement warning at display.vhd(223): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 223 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(224) " "Warning: VHDL Process Statement warning at display.vhd(224): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 224 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(224) " "Warning: VHDL Process Statement warning at display.vhd(224): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 224 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(225) " "Warning: VHDL Process Statement warning at display.vhd(225): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 225 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(225) " "Warning: VHDL Process Statement warning at display.vhd(225): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 225 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(226) " "Warning: VHDL Process Statement warning at display.vhd(226): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 226 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(226) " "Warning: VHDL Process Statement warning at display.vhd(226): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 226 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(227) " "Warning: VHDL Process Statement warning at display.vhd(227): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 227 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(227) " "Warning: VHDL Process Statement warning at display.vhd(227): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 227 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(228) " "Warning: VHDL Process Statement warning at display.vhd(228): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 228 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(228) " "Warning: VHDL Process Statement warning at display.vhd(228): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 228 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(229) " "Warning: VHDL Process Statement warning at display.vhd(229): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 229 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(229) " "Warning: VHDL Process Statement warning at display.vhd(229): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 229 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(230) " "Warning: VHDL Process Statement warning at display.vhd(230): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 230 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(230) " "Warning: VHDL Process Statement warning at display.vhd(230): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 230 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(231) " "Warning: VHDL Process Statement warning at display.vhd(231): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 231 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(231) " "Warning: VHDL Process Statement warning at display.vhd(231): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 231 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(232) " "Warning: VHDL Process Statement warning at display.vhd(232): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 232 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(232) " "Warning: VHDL Process Statement warning at display.vhd(232): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 232 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(233) " "Warning: VHDL Process Statement warning at display.vhd(233): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 233 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(233) " "Warning: VHDL Process Statement warning at display.vhd(233): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 233 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(234) " "Warning: VHDL Process Statement warning at display.vhd(234): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 234 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(234) " "Warning: VHDL Process Statement warning at display.vhd(234): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 234 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(235) " "Warning: VHDL Process Statement warning at display.vhd(235): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 235 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(235) " "Warning: VHDL Process Statement warning at display.vhd(235): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 235 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(236) " "Warning: VHDL Process Statement warning at display.vhd(236): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 236 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(236) " "Warning: VHDL Process Statement warning at display.vhd(236): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 236 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(237) " "Warning: VHDL Process Statement warning at display.vhd(237): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 237 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(237) " "Warning: VHDL Process Statement warning at display.vhd(237): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 237 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(238) " "Warning: VHDL Process Statement warning at display.vhd(238): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 238 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(238) " "Warning: VHDL Process Statement warning at display.vhd(238): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 238 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(239) " "Warning: VHDL Process Statement warning at display.vhd(239): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 239 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(239) " "Warning: VHDL Process Statement warning at display.vhd(239): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 239 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(240) " "Warning: VHDL Process Statement warning at display.vhd(240): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 240 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(240) " "Warning: VHDL Process Statement warning at display.vhd(240): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 240 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(241) " "Warning: VHDL Process Statement warning at display.vhd(241): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 241 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(241) " "Warning: VHDL Process Statement warning at display.vhd(241): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 241 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(242) " "Warning: VHDL Process Statement warning at display.vhd(242): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 242 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(242) " "Warning: VHDL Process Statement warning at display.vhd(242): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 242 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(243) " "Warning: VHDL Process Statement warning at display.vhd(243): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 243 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(243) " "Warning: VHDL Process Statement warning at display.vhd(243): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 243 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(244) " "Warning: VHDL Process Statement warning at display.vhd(244): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 244 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(244) " "Warning: VHDL Process Statement warning at display.vhd(244): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 244 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(245) " "Warning: VHDL Process Statement warning at display.vhd(245): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 245 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(245) " "Warning: VHDL Process Statement warning at display.vhd(245): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 245 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(246) " "Warning: VHDL Process Statement warning at display.vhd(246): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 246 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(246) " "Warning: VHDL Process Statement warning at display.vhd(246): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 246 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(247) " "Warning: VHDL Process Statement warning at display.vhd(247): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 247 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(247) " "Warning: VHDL Process Statement warning at display.vhd(247): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 247 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(248) " "Warning: VHDL Process Statement warning at display.vhd(248): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 248 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(248) " "Warning: VHDL Process Statement warning at display.vhd(248): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 248 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(249) " "Warning: VHDL Process Statement warning at display.vhd(249): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 249 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(249) " "Warning: VHDL Process Statement warning at display.vhd(249): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 249 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(250) " "Warning: VHDL Process Statement warning at display.vhd(250): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 250 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(250) " "Warning: VHDL Process Statement warning at display.vhd(250): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 250 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(251) " "Warning: VHDL Process Statement warning at display.vhd(251): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 251 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(251) " "Warning: VHDL Process Statement warning at display.vhd(251): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 251 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(252) " "Warning: VHDL Process Statement warning at display.vhd(252): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 252 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(252) " "Warning: VHDL Process Statement warning at display.vhd(252): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 252 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(253) " "Warning: VHDL Process Statement warning at display.vhd(253): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 253 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(253) " "Warning: VHDL Process Statement warning at display.vhd(253): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 253 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(254) " "Warning: VHDL Process Statement warning at display.vhd(254): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 254 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(254) " "Warning: VHDL Process Statement warning at display.vhd(254): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 254 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(255) " "Warning: VHDL Process Statement warning at display.vhd(255): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 255 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(255) " "Warning: VHDL Process Statement warning at display.vhd(255): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 255 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(256) " "Warning: VHDL Process Statement warning at display.vhd(256): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 256 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(256) " "Warning: VHDL Process Statement warning at display.vhd(256): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 256 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(257) " "Warning: VHDL Process Statement warning at display.vhd(257): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 257 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(257) " "Warning: VHDL Process Statement warning at display.vhd(257): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 257 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(258) " "Warning: VHDL Process Statement warning at display.vhd(258): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 258 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(258) " "Warning: VHDL Process Statement warning at display.vhd(258): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 258 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(259) " "Warning: VHDL Process Statement warning at display.vhd(259): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 259 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(259) " "Warning: VHDL Process Statement warning at display.vhd(259): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 259 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(260) " "Warning: VHDL Process Statement warning at display.vhd(260): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 260 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(260) " "Warning: VHDL Process Statement warning at display.vhd(260): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 260 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(261) " "Warning: VHDL Process Statement warning at display.vhd(261): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 261 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(261) " "Warning: VHDL Process Statement warning at display.vhd(261): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 261 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(262) " "Warning: VHDL Process Statement warning at display.vhd(262): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 262 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(262) " "Warning: VHDL Process Statement warning at display.vhd(262): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 262 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(263) " "Warning: VHDL Process Statement warning at display.vhd(263): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 263 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(263) " "Warning: VHDL Process Statement warning at display.vhd(263): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 263 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(264) " "Warning: VHDL Process Statement warning at display.vhd(264): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 264 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(264) " "Warning: VHDL Process Statement warning at display.vhd(264): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 264 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(265) " "Warning: VHDL Process Statement warning at display.vhd(265): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 265 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(265) " "Warning: VHDL Process Statement warning at display.vhd(265): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 265 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(266) " "Warning: VHDL Process Statement warning at display.vhd(266): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 266 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(266) " "Warning: VHDL Process Statement warning at display.vhd(266): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 266 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(267) " "Warning: VHDL Process Statement warning at display.vhd(267): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 267 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(267) " "Warning: VHDL Process Statement warning at display.vhd(267): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 267 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(268) " "Warning: VHDL Process Statement warning at display.vhd(268): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 268 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(268) " "Warning: VHDL Process Statement warning at display.vhd(268): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 268 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(269) " "Warning: VHDL Process Statement warning at display.vhd(269): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 269 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(269) " "Warning: VHDL Process Statement warning at display.vhd(269): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 269 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(270) " "Warning: VHDL Process Statement warning at display.vhd(270): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 270 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(270) " "Warning: VHDL Process Statement warning at display.vhd(270): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 270 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(271) " "Warning: VHDL Process Statement warning at display.vhd(271): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 271 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(271) " "Warning: VHDL Process Statement warning at display.vhd(271): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 271 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(272) " "Warning: VHDL Process Statement warning at display.vhd(272): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 272 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(272) " "Warning: VHDL Process Statement warning at display.vhd(272): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 272 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(273) " "Warning: VHDL Process Statement warning at display.vhd(273): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 273 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(273) " "Warning: VHDL Process Statement warning at display.vhd(273): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 273 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(274) " "Warning: VHDL Process Statement warning at display.vhd(274): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 274 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(274) " "Warning: VHDL Process Statement warning at display.vhd(274): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 274 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(275) " "Warning: VHDL Process Statement warning at display.vhd(275): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 275 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(275) " "Warning: VHDL Process Statement warning at display.vhd(275): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 275 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(276) " "Warning: VHDL Process Statement warning at display.vhd(276): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 276 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(276) " "Warning: VHDL Process Statement warning at display.vhd(276): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 276 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(277) " "Warning: VHDL Process Statement warning at display.vhd(277): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 277 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(277) " "Warning: VHDL Process Statement warning at display.vhd(277): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 277 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(278) " "Warning: VHDL Process Statement warning at display.vhd(278): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 278 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(278) " "Warning: VHDL Process Statement warning at display.vhd(278): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 278 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(279) " "Warning: VHDL Process Statement warning at display.vhd(279): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 279 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(279) " "Warning: VHDL Process Statement warning at display.vhd(279): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 279 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(280) " "Warning: VHDL Process Statement warning at display.vhd(280): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 280 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(280) " "Warning: VHDL Process Statement warning at display.vhd(280): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 280 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(281) " "Warning: VHDL Process Statement warning at display.vhd(281): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 281 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(281) " "Warning: VHDL Process Statement warning at display.vhd(281): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 281 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(282) " "Warning: VHDL Process Statement warning at display.vhd(282): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 282 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(282) " "Warning: VHDL Process Statement warning at display.vhd(282): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 282 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(283) " "Warning: VHDL Process Statement warning at display.vhd(283): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 283 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(283) " "Warning: VHDL Process Statement warning at display.vhd(283): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 283 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(284) " "Warning: VHDL Process Statement warning at display.vhd(284): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 284 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(284) " "Warning: VHDL Process Statement warning at display.vhd(284): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 284 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(285) " "Warning: VHDL Process Statement warning at display.vhd(285): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 285 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(285) " "Warning: VHDL Process Statement warning at display.vhd(285): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 285 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(286) " "Warning: VHDL Process Statement warning at display.vhd(286): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 286 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(286) " "Warning: VHDL Process Statement warning at display.vhd(286): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 286 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(287) " "Warning: VHDL Process Statement warning at display.vhd(287): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 287 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(287) " "Warning: VHDL Process Statement warning at display.vhd(287): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 287 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(288) " "Warning: VHDL Process Statement warning at display.vhd(288): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 288 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(288) " "Warning: VHDL Process Statement warning at display.vhd(288): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 288 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(289) " "Warning: VHDL Process Statement warning at display.vhd(289): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 289 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(289) " "Warning: VHDL Process Statement warning at display.vhd(289): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 289 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(290) " "Warning: VHDL Process Statement warning at display.vhd(290): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 290 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(290) " "Warning: VHDL Process Statement warning at display.vhd(290): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 290 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(291) " "Warning: VHDL Process Statement warning at display.vhd(291): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 291 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(291) " "Warning: VHDL Process Statement warning at display.vhd(291): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 291 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(292) " "Warning: VHDL Process Statement warning at display.vhd(292): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 292 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(292) " "Warning: VHDL Process Statement warning at display.vhd(292): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 292 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(293) " "Warning: VHDL Process Statement warning at display.vhd(293): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 293 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(293) " "Warning: VHDL Process Statement warning at display.vhd(293): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 293 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(294) " "Warning: VHDL Process Statement warning at display.vhd(294): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 294 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(294) " "Warning: VHDL Process Statement warning at display.vhd(294): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 294 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(295) " "Warning: VHDL Process Statement warning at display.vhd(295): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 295 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(295) " "Warning: VHDL Process Statement warning at display.vhd(295): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 295 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(296) " "Warning: VHDL Process Statement warning at display.vhd(296): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 296 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(296) " "Warning: VHDL Process Statement warning at display.vhd(296): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 296 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_address display.vhd(297) " "Warning: VHDL Process Statement warning at display.vhd(297): signal \"row_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 297 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_address display.vhd(297) " "Warning: VHDL Process Statement warning at display.vhd(297): signal \"col_address\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 297 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R display.vhd(104) " "Warning: VHDL Process Statement warning at display.vhd(104): signal or variable \"R\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"R\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 104 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G display.vhd(104) " "Warning: VHDL Process Statement warning at display.vhd(104): signal or variable \"G\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"G\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 104 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B display.vhd(104) " "Warning: VHDL Process Statement warning at display.vhd(104): signal or variable \"B\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"B\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 104 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst6 " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst6\"" {  } { { "design.bdf" "inst6" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 40 64 232 136 "inst6" "" } } } }  } 0}
{ "Info" "ISGN_SEARCH_FILE" "video_PLL.vhd 2 1 " "Info: Using design file video_PLL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_PLL-SYN " "Info: Found design unit 1: video_PLL-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/video_PLL.vhd" 54 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/video_PLL.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst6\|video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "C:/Lime/design-lcd/design-lcd/design/VGA_SYNC.VHD" 27 -1 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/altera/quatrus2/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 363 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Lime/design-lcd/design-lcd/design/video_PLL.vhd" 92 -1 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst15 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst15\"" {  } { { "design.bdf" "inst15" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 152 -216 -32 312 "inst15" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst16 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst16\"" {  } { { "design.bdf" "inst16" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 376 -80 128 504 "inst16" "" } } } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "INFLAG KEYBOARD.VHD(17) " "Info: (10035) Verilog HDL or VHDL information at KEYBOARD.VHD(17): object \"INFLAG\" declared but not used" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 17 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst2 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst2\"" {  } { { "design.bdf" "inst2" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 352 544 752 480 "inst2" "" } } } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "Line1_chars LCD_Display.vhd(63) " "Info: (10035) Verilog HDL or VHDL information at LCD_Display.vhd(63): object \"Line1_chars\" declared but not used" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 63 0 0 } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "Line2_chars LCD_Display.vhd(63) " "Info: (10035) Verilog HDL or VHDL information at LCD_Display.vhd(63): object \"Line2_chars\" declared but not used" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 63 0 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[127\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[127\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[123\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[123\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[122\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[122\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[121\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[121\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[120\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[120\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[119\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[119\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[116\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[116\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[113\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[113\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[112\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[112\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[111\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[111\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[108\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[108\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[107\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[107\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[106\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[106\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[105\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[105\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[103\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[103\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[98\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[98\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[97\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[97\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[95\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[95\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[92\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[92\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[91\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[91\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[89\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[89\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[87\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[87\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[83\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[83\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[82\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[82\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[80\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[80\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[79\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[79\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[78\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[78\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[76\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[76\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[75\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[75\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[74\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[74\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[73\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[73\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[72\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[72\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[71\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[71\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[70\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[70\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[67\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[67\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[66\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[66\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[63\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[63\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[62\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[62\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[60\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[60\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[59\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[59\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[58\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[58\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[57\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[57\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[56\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[56\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[55\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[55\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[51\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[51\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[47\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[47\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[44\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[44\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[42\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[42\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[41\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[41\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[39\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[39\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[36\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[36\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[32\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[32\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[31\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[31\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[27\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[27\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[26\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[26\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[23\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[23\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[22\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[22\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[20\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[20\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[19\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[19\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[18\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[18\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[17\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[17\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[15\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[15\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[14\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[14\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[12\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[12\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[11\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[11\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[10\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[10\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[9\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[9\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[7\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[6\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[6\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[4\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[4\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[3\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[3\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[2\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[2\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[1\] data_in GND " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[1\]\" with stuck data_in port to stuck value GND" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[100\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[100\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[99\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[99\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[96\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[96\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[94\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[94\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[90\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[90\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[88\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[88\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[86\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[86\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[84\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[84\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[81\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[81\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[68\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[68\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[54\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[54\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[52\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[52\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[50\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[50\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[49\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[49\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[48\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[48\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[46\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[46\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[43\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[43\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[40\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[40\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[38\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[38\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[35\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[35\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[34\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[34\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[33\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[33\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[30\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[30\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[28\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[28\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[25\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[25\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[24\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[24\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[16\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[16\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[8\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[8\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[0\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[0\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[124\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[124\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[118\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[118\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[115\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[115\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[114\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[114\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[110\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[110\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[104\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[104\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[102\] FINAL:inst\|PING:U3\|HEXOUT\[126\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[102\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[126\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[53\] FINAL:inst\|PING:U3\|HEXOUT\[125\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[53\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[125\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[85\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[85\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[109\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[109\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[101\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[101\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[93\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[93\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[77\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[77\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[69\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[69\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[61\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[61\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[45\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[45\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[37\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[37\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[29\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[29\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[21\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[21\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[13\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[13\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "FINAL:inst\|PING:U3\|HEXOUT\[5\] FINAL:inst\|PING:U3\|HEXOUT\[117\] " "Info: Duplicate register \"FINAL:inst\|PING:U3\|HEXOUT\[5\]\" merged to single register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "FINAL:inst\|PING:U3\|HEXOUT\[117\] High " "Info: Power-up level of register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\" is not specified -- using power-up level of High to minimize register" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "FINAL:inst\|PING:U3\|HEXOUT\[117\] data_in VCC " "Warning: Reduced register \"FINAL:inst\|PING:U3\|HEXOUT\[117\]\" with stuck data_in port to stuck value VCC" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } }  } 0}
{ "Warning" "WOPT_ROM_FUNCTIONALITY_CHANGE_ALTSYNCRAM" "FINAL:inst\|display:U4\|RGB~773 " "Warning: Created node \"FINAL:inst\|display:U4\|RGB~773\" as a ROM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block. Power-up state differs from the original design." {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|design\|LCD_Display:inst2\|state 13 0 " "Info: State machine \"\|design\|LCD_Display:inst2\|state\" contains 13 states and 0 state bits" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|design\|LCD_Display:inst2\|next_command 13 0 " "Info: State machine \"\|design\|LCD_Display:inst2\|next_command\" contains 13 states and 0 state bits" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|design\|FINAL:inst\|PING:U3\|STATE 11 0 " "Info: State machine \"\|design\|FINAL:inst\|PING:U3\|STATE\" contains 11 states and 0 state bits" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|design\|FINAL:inst\|bat:U1\|state 3 0 " "Info: State machine \"\|design\|FINAL:inst\|bat:U1\|state\" contains 3 states and 0 state bits" {  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 18 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|design\|LCD_Display:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|design\|LCD_Display:inst2\|state\"" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|design\|LCD_Display:inst2\|state " "Info: Encoding result for state machine \"\|design\|LCD_Display:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.display_clear " "Info: Encoded state bit \"LCD_Display:inst2\|state.display_clear\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.display_off " "Info: Encoded state bit \"LCD_Display:inst2\|state.display_off\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.reset3 " "Info: Encoded state bit \"LCD_Display:inst2\|state.reset3\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.reset2 " "Info: Encoded state bit \"LCD_Display:inst2\|state.reset2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.hold " "Info: Encoded state bit \"LCD_Display:inst2\|state.hold\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.drop_lcd_e " "Info: Encoded state bit \"LCD_Display:inst2\|state.drop_lcd_e\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.return_home " "Info: Encoded state bit \"LCD_Display:inst2\|state.return_home\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.line2 " "Info: Encoded state bit \"LCD_Display:inst2\|state.line2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.print_string " "Info: Encoded state bit \"LCD_Display:inst2\|state.print_string\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.mode_set " "Info: Encoded state bit \"LCD_Display:inst2\|state.mode_set\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.display_on " "Info: Encoded state bit \"LCD_Display:inst2\|state.display_on\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.func_set " "Info: Encoded state bit \"LCD_Display:inst2\|state.func_set\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|state.reset1 " "Info: Encoded state bit \"LCD_Display:inst2\|state.reset1\"" {  } {  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.reset1 0000000000000 " "Info: State \"\|design\|LCD_Display:inst2\|state.reset1\" uses code string \"0000000000000\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.func_set 0000000000011 " "Info: State \"\|design\|LCD_Display:inst2\|state.func_set\" uses code string \"0000000000011\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.display_on 0000000000101 " "Info: State \"\|design\|LCD_Display:inst2\|state.display_on\" uses code string \"0000000000101\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.mode_set 0000000001001 " "Info: State \"\|design\|LCD_Display:inst2\|state.mode_set\" uses code string \"0000000001001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.print_string 0000000010001 " "Info: State \"\|design\|LCD_Display:inst2\|state.print_string\" uses code string \"0000000010001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.line2 0000000100001 " "Info: State \"\|design\|LCD_Display:inst2\|state.line2\" uses code string \"0000000100001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.return_home 0000001000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.return_home\" uses code string \"0000001000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.drop_lcd_e 0000010000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.drop_lcd_e\" uses code string \"0000010000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.hold 0000100000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.hold\" uses code string \"0000100000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.reset2 0001000000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.reset2\" uses code string \"0001000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.reset3 0010000000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.reset3\" uses code string \"0010000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.display_off 0100000000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.display_off\" uses code string \"0100000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|state.display_clear 1000000000001 " "Info: State \"\|design\|LCD_Display:inst2\|state.display_clear\" uses code string \"1000000000001\"" {  } {  } 0}  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|design\|LCD_Display:inst2\|next_command " "Info: Selected Auto state machine encoding method for state machine \"\|design\|LCD_Display:inst2\|next_command\"" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|design\|LCD_Display:inst2\|next_command " "Info: Encoding result for state machine \"\|design\|LCD_Display:inst2\|next_command\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.display_clear " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.display_clear\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.display_off " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.display_off\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.reset3 " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.reset3\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.hold " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.hold\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.reset1 " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.reset1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.drop_lcd_e " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.drop_lcd_e\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.return_home " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.return_home\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.line2 " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.line2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.print_string " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.print_string\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.mode_set " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.mode_set\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.display_on " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.display_on\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.func_set " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.func_set\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD_Display:inst2\|next_command.reset2 " "Info: Encoded state bit \"LCD_Display:inst2\|next_command.reset2\"" {  } {  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.reset2 0000000000000 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.reset2\" uses code string \"0000000000000\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.func_set 0000000000011 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.func_set\" uses code string \"0000000000011\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.display_on 0000000000101 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.display_on\" uses code string \"0000000000101\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.mode_set 0000000001001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.mode_set\" uses code string \"0000000001001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.print_string 0000000010001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.print_string\" uses code string \"0000000010001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.line2 0000000100001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.line2\" uses code string \"0000000100001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.return_home 0000001000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.return_home\" uses code string \"0000001000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.drop_lcd_e 0000010000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.drop_lcd_e\" uses code string \"0000010000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.reset1 0000100000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.reset1\" uses code string \"0000100000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.hold 0001000000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.hold\" uses code string \"0001000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.reset3 0010000000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.reset3\" uses code string \"0010000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.display_off 0100000000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.display_off\" uses code string \"0100000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|LCD_Display:inst2\|next_command.display_clear 1000000000001 " "Info: State \"\|design\|LCD_Display:inst2\|next_command.display_clear\" uses code string \"1000000000001\"" {  } {  } 0}  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 56 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|design\|FINAL:inst\|PING:U3\|STATE " "Info: Selected Auto state machine encoding method for state machine \"\|design\|FINAL:inst\|PING:U3\|STATE\"" {  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|design\|FINAL:inst\|PING:U3\|STATE " "Info: Encoding result for state machine \"\|design\|FINAL:inst\|PING:U3\|STATE\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "11 " "Info: Completed encoding using 11 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.idle_state_2 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.idle_state_2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.idle_state_1 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.idle_state_1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.score_inc_2 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.score_inc_2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.score_inc_1 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.score_inc_1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.loop_state_2 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.loop_state_2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.loop_state_1 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.loop_state_1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.position_state_2 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.position_state_2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.position_state_1 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.position_state_1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.step_decide_state_2 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.step_decide_state_2\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.step_decide_state_1 " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.step_decide_state_1\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|PING:U3\|STATE.serve_decide " "Info: Encoded state bit \"FINAL:inst\|PING:U3\|STATE.serve_decide\"" {  } {  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.serve_decide 00000000000 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.serve_decide\" uses code string \"00000000000\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.step_decide_state_1 00000000011 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.step_decide_state_1\" uses code string \"00000000011\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.step_decide_state_2 00000000101 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.step_decide_state_2\" uses code string \"00000000101\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.position_state_1 00000001001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.position_state_1\" uses code string \"00000001001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.position_state_2 00000010001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.position_state_2\" uses code string \"00000010001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.loop_state_1 00000100001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.loop_state_1\" uses code string \"00000100001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.loop_state_2 00001000001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.loop_state_2\" uses code string \"00001000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.score_inc_1 00010000001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.score_inc_1\" uses code string \"00010000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.score_inc_2 00100000001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.score_inc_2\" uses code string \"00100000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.idle_state_1 01000000001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.idle_state_1\" uses code string \"01000000001\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|PING:U3\|STATE.idle_state_2 10000000001 " "Info: State \"\|design\|FINAL:inst\|PING:U3\|STATE.idle_state_2\" uses code string \"10000000001\"" {  } {  } 0}  } { { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|design\|FINAL:inst\|bat:U1\|state " "Info: Selected Auto state machine encoding method for state machine \"\|design\|FINAL:inst\|bat:U1\|state\"" {  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 18 -1 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|design\|FINAL:inst\|bat:U1\|state " "Info: Encoding result for state machine \"\|design\|FINAL:inst\|bat:U1\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|bat:U1\|state.wait_ready " "Info: Encoded state bit \"FINAL:inst\|bat:U1\|state.wait_ready\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|bat:U1\|state.read_data " "Info: Encoded state bit \"FINAL:inst\|bat:U1\|state.read_data\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FINAL:inst\|bat:U1\|state.read_low " "Info: Encoded state bit \"FINAL:inst\|bat:U1\|state.read_low\"" {  } {  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|bat:U1\|state.read_low 000 " "Info: State \"\|design\|FINAL:inst\|bat:U1\|state.read_low\" uses code string \"000\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|bat:U1\|state.read_data 011 " "Info: State \"\|design\|FINAL:inst\|bat:U1\|state.read_data\" uses code string \"011\"" {  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|design\|FINAL:inst\|bat:U1\|state.wait_ready 101 " "Info: State \"\|design\|FINAL:inst\|bat:U1\|state.wait_ready\" uses code string \"101\"" {  } {  } 0}  } { { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 18 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:inst2\|next_command.drop_lcd_e data_in GND " "Warning: Reduced register \"LCD_Display:inst2\|next_command.drop_lcd_e\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:inst2\|next_command.hold data_in GND " "Warning: Reduced register \"LCD_Display:inst2\|next_command.hold\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_Display:inst2\|next_command.reset1 data_in GND " "Warning: Reduced register \"LCD_Display:inst2\|next_command.reset1\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "FINAL:inst\|display:U4\|RGB~773 256 9 " "Info: Inferred altsyncram megafunction (OPERATION_MODE=ROM, NUMWORDS_A=256, WIDTH_A=9) from the following design logic: \"FINAL:inst\|display:U4\|RGB~773\"" {  } {  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../program files/altera/quatrus2/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../program files/altera/quatrus2/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altsyncram.tdf" 425 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uuj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uuj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uuj " "Info: Found entity 1: altsyncram_uuj" {  } { { "db/altsyncram_uuj.tdf" "" { Text "C:/Lime/design-lcd/design-lcd/design/db/altsyncram_uuj.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FINAL:inst\|display:U4\|GREEN " "Warning: Latch FINAL:inst\|display:U4\|GREEN has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE FINAL:inst\|display:U4\|RGB~488 " "Warning: Ports ENA and PRE on the latch are fed by the same signal FINAL:inst\|display:U4\|RGB~488" {  } {  } 0}  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FINAL:inst\|display:U4\|BLUE " "Warning: Latch FINAL:inst\|display:U4\|BLUE has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE FINAL:inst\|display:U4\|RGB~488 " "Warning: Ports ENA and PRE on the latch are fed by the same signal FINAL:inst\|display:U4\|RGB~488" {  } {  } 0}  } { { "display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/display.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 44 -1 0 } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 45 -1 0 } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 59 -1 0 } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 59 -1 0 } } { "LCD_Display.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/LCD_Display.vhd" 59 -1 0 } } { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 33 -1 0 } } { "bat.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/bat.vhd" 33 -1 0 } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 14 -1 0 } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FINAL:inst\|PING:U3\|add~3967 " "Info: Logic cell \"FINAL:inst\|PING:U3\|add~3967\"" {  } {  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "975 " "Info: Implemented 975 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "943 " "Info: Implemented 943 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0} { "Info" "ISCL_SCL_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 317 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 317 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 15:49:48 2006 " "Info: Processing ended: Sun Dec 03 15:49:48 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0}  } {  } 0}
