<html><head><title>Icestorm: STXR (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STXR (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, w1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>71005</td><td>35665</td><td>1003</td><td>1</td><td>1002</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>34394</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>34266</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>34391</td><td>1001</td><td>1</td><td>1000</td><td>1001</td><td>4007</td><td>1001</td><td>1001</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>36077</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4003</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33972</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33953</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>34266</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33926</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33961</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, w1, [x6]
  add x6, x6, 4</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.1857</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20207</td><td>22248</td><td>20247</td><td>10193</td><td>10054</td><td>10196</td><td>10005</td><td>35497</td><td>233445</td><td>20110</td><td>10205</td><td>10005</td><td>10205</td><td>20010</td><td>10004</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21911</td><td>20104</td><td>10104</td><td>10000</td><td>10105</td><td>10004</td><td>35497</td><td>232347</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21857</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232474</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21854</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232542</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21861</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232613</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21856</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232575</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21857</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232742</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21866</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10034</td><td>35833</td><td>233304</td><td>20168</td><td>10234</td><td>10034</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21857</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232593</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>21860</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35497</td><td>232486</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.1966</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20027</td><td>22313</td><td>20152</td><td>10098</td><td>10054</td><td>10103</td><td>10004</td><td>35248</td><td>233907</td><td>0</td><td>20018</td><td>10024</td><td>10004</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21963</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35259</td><td>233626</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21961</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35259</td><td>232816</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10023</td><td>20008</td><td>10004</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21912</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>233483</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10051</td><td>20060</td><td>10032</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21963</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>234390</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10111</td><td>20180</td><td>10092</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21995</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>233289</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>21845</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10030</td><td>35566</td><td>234281</td><td>0</td><td>20071</td><td>10051</td><td>10030</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>22017</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>234543</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>22024</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>234542</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>22025</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>234546</td><td>0</td><td>20010</td><td>10020</td><td>10000</td><td>0</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0040</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10205</td><td>20154</td><td>10119</td><td>101</td><td>10018</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0040</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10025</td><td>20522</td><td>10029</td><td>11</td><td>10018</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10004</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30251</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>529251</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20008</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30040</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr></table></div></div></div></div></body></html>