{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634257079777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634257079783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:17:59 2021 " "Processing started: Thu Oct 14 19:17:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634257079783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257079783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257079784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634257080390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634257080390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(3) " "Verilog HDL Declaration information at ALU.v(3): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634257087510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(131) " "Verilog HDL Declaration information at ALU.v(131): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634257087511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(164) " "Verilog HDL Declaration information at ALU.v(164): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634257087511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 11 11 " "Found 11 design units, including 11 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "2 SixteenBitAdder " "Found entity 2: SixteenBitAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "3 FourBitAdder " "Found entity 3: FourBitAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "4 FullAdder " "Found entity 4: FullAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitSubtractor " "Found entity 5: SixteenBitSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "6 FourBitSubtractor " "Found entity 6: FourBitSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "7 FullSubtractor " "Found entity 7: FullSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "8 SixteenBitTwosComp " "Found entity 8: SixteenBitTwosComp" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "9 FourBitTwosComp " "Found entity 9: FourBitTwosComp" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "10 SixteenBitXor " "Found entity 10: SixteenBitXor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""} { "Info" "ISGN_ENTITY_NAME" "11 FourBitXor " "Found entity 11: FourBitXor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257087513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257087513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634257087551 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C\[3\] 0 ALU.v(13) " "Net \"C\[3\]\" at ALU.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634257087560 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder SixteenBitAdder:A " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"SixteenBitAdder:A\"" {  } { { "ALU.v" "A" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder SixteenBitAdder:A\|FourBitAdder:FA0 " "Elaborating entity \"FourBitAdder\" for hierarchy \"SixteenBitAdder:A\|FourBitAdder:FA0\"" {  } { { "ALU.v" "FA0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder SixteenBitAdder:A\|FourBitAdder:FA0\|FullAdder:Fv0 " "Elaborating entity \"FullAdder\" for hierarchy \"SixteenBitAdder:A\|FourBitAdder:FA0\|FullAdder:Fv0\"" {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitSubtractor SixteenBitSubtractor:S " "Elaborating entity \"SixteenBitSubtractor\" for hierarchy \"SixteenBitSubtractor:S\"" {  } { { "ALU.v" "S" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitSubtractor SixteenBitSubtractor:S\|FourBitSubtractor:FS0 " "Elaborating entity \"FourBitSubtractor\" for hierarchy \"SixteenBitSubtractor:S\|FourBitSubtractor:FS0\"" {  } { { "ALU.v" "FS0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor SixteenBitSubtractor:S\|FourBitSubtractor:FS0\|FullSubtractor:Fs0 " "Elaborating entity \"FullSubtractor\" for hierarchy \"SixteenBitSubtractor:S\|FourBitSubtractor:FS0\|FullSubtractor:Fs0\"" {  } { { "ALU.v" "Fs0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitTwosComp SixteenBitTwosComp:T " "Elaborating entity \"SixteenBitTwosComp\" for hierarchy \"SixteenBitTwosComp:T\"" {  } { { "ALU.v" "T" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitTwosComp SixteenBitTwosComp:T\|FourBitTwosComp:FT0 " "Elaborating entity \"FourBitTwosComp\" for hierarchy \"SixteenBitTwosComp:T\|FourBitTwosComp:FT0\"" {  } { { "ALU.v" "FT0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitXor SixteenBitXor:X " "Elaborating entity \"SixteenBitXor\" for hierarchy \"SixteenBitXor:X\"" {  } { { "ALU.v" "X" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitXor SixteenBitXor:X\|FourBitXor:FX0 " "Elaborating entity \"FourBitXor\" for hierarchy \"SixteenBitXor:X\|FourBitXor:FX0\"" {  } { { "ALU.v" "FX0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257087687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N ALU.v(169) " "Verilog HDL or VHDL warning at ALU.v(169): object \"N\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634257087696 "|ALU|SixteenBitXor:X|FourBitXor:FX0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb3 1 4 " "Port \"a\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb3 1 4 " "Port \"b\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb2 1 4 " "Port \"a\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb2 1 4 " "Port \"b\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb1 1 4 " "Port \"a\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb1 1 4 " "Port \"b\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087713 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb0 1 4 " "Port \"a\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb0 1 4 " "Port \"b\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb3 1 4 " "Port \"a\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb3 1 4 " "Port \"b\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb2 1 4 " "Port \"a\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb2 1 4 " "Port \"b\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb1 1 4 " "Port \"a\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb1 1 4 " "Port \"b\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb0 1 4 " "Port \"a\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087714 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb0 1 4 " "Port \"b\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb3 1 4 " "Port \"a\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb3 1 4 " "Port \"b\" on the entity instantiation of \"Fb3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 142 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb2 1 4 " "Port \"a\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb2 1 4 " "Port \"b\" on the entity instantiation of \"Fb2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb1 1 4 " "Port \"a\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb1 1 4 " "Port \"b\" on the entity instantiation of \"Fb1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 140 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fb0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fb0 1 4 " "Port \"a\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087715 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fb0 1 4 " "Port \"b\" on the entity instantiation of \"Fb0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fb0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 139 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087716 "|ALU|SixteenBitTwosComp:T|FourBitTwosComp:FT0|FullAdder:Fb0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087717 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv3 1 4 " "Port \"a\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087717 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv3 1 4 " "Port \"b\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv2 1 4 " "Port \"a\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv2 1 4 " "Port \"b\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv1 1 4 " "Port \"a\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv1 1 4 " "Port \"b\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv0 1 4 " "Port \"a\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv0 1 4 " "Port \"b\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv3 1 4 " "Port \"a\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv3 1 4 " "Port \"b\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv2 1 4 " "Port \"a\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv2 1 4 " "Port \"b\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087718 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv1 1 4 " "Port \"a\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv1 1 4 " "Port \"b\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv0 1 4 " "Port \"a\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv0 1 4 " "Port \"b\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv3 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv3 1 4 " "Port \"a\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv3 1 4 " "Port \"b\" on the entity instantiation of \"Fv3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv3" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 56 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv2 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv2 1 4 " "Port \"a\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv2 1 4 " "Port \"b\" on the entity instantiation of \"Fv2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv2" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087719 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv1 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv1 1 4 " "Port \"a\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv1 1 4 " "Port \"b\" on the entity instantiation of \"Fv1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv1" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 54 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "Sum Fv0 1 4 " "Port \"Sum\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a Fv0 1 4 " "Port \"a\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b Fv0 1 4 " "Port \"b\" on the entity instantiation of \"Fv0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 53 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1634257087720 "|ALU|SixteenBitAdder:A|FourBitAdder:FA0|FullAdder:Fv0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634257087953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634257088018 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634257088018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634257088018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634257088018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257088049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634257088063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:18:08 2021 " "Processing ended: Thu Oct 14 19:18:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634257088063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634257088063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634257088063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257088063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634257089277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634257089285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:18:08 2021 " "Processing started: Thu Oct 14 19:18:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634257089285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634257089285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634257089285 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634257089430 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1634257089430 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1634257089430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634257089508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634257089509 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1634257089738 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1634257089738 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634257089813 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634257089819 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C4 " "Device 5M160ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634257090120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C4 " "Device 5M240ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634257090120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C4 " "Device 5M570ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634257090120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634257090120 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634257090130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634257090151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634257090151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1634257090151 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1634257090152 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1634257090153 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1634257090153 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1634257090153 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1634257090153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634257090154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634257090154 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1634257090155 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1634257090158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1634257090159 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1634257090164 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1634257090168 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1634257090169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1634257090169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634257090169 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 3.3V 34 17 0 " "Number of I/O pins in group: 51 (unused VREF, 3.3V VCCIO, 34 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1634257090169 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1634257090169 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1634257090169 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634257090169 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634257090169 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1634257090169 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1634257090169 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634257090183 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634257090185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634257090266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634257090298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634257090299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634257090362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634257090362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634257090373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634257090423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634257090423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634257090442 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634257090442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634257090442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634257090443 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634257090450 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634257090457 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1634257090477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.fit.smsg " "Generated suppressed messages file C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634257090503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5875 " "Peak virtual memory: 5875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634257090522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:18:10 2021 " "Processing ended: Thu Oct 14 19:18:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634257090522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634257090522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634257090522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634257090522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634257091521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634257091528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:18:11 2021 " "Processing started: Thu Oct 14 19:18:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634257091528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634257091528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634257091528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634257091813 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634257091828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634257091832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634257091940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:18:11 2021 " "Processing ended: Thu Oct 14 19:18:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634257091940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634257091940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634257091940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634257091940 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634257092553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634257093135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634257093142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:18:12 2021 " "Processing started: Thu Oct 14 19:18:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634257093142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634257093142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634257093143 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634257093281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634257093623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634257093623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634257093728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634257093793 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634257093820 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634257093820 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634257093820 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634257093821 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634257093821 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1634257093827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093830 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1634257093834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634257093848 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1634257093849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634257093860 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634257093862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634257093888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:18:13 2021 " "Processing ended: Thu Oct 14 19:18:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634257093888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634257093888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634257093888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634257093888 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634257094494 ""}
