TimeQuest Timing Analyzer report for pathfinder
Thu May 19 21:28:32 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; pathfinder                                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 138.03 MHz ; 138.03 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.755 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; sys_clk                                               ; 9.934 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.755 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.128      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.763 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.120      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.769 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.114      ;
; 2.868 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.042      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.893 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.990      ;
; 2.974 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.936      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.977 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.906      ;
; 2.984 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.926      ;
; 3.041 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.869      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.073 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.810      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.094 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.789      ;
; 3.125 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.785      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.191 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.692      ;
; 3.195 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.715      ;
; 3.221 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.689      ;
; 3.272 ; uart_rx:uart_rx_bt|clk_cnt[14] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.638      ;
; 3.282 ; uart_rx:uart_rx_bt|clk_cnt[2]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.628      ;
; 3.331 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.609      ;
; 3.331 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.609      ;
; 3.334 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.606      ;
; 3.406 ; uart_rx:uart_rx_bt|clk_cnt[3]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.504      ;
; 3.437 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.503      ;
; 3.437 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.503      ;
; 3.440 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.500      ;
; 3.447 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.493      ;
; 3.447 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.493      ;
; 3.450 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.490      ;
; 3.483 ; uart_rx:uart_rx_bt|clk_cnt[1]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.427      ;
; 3.504 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.436      ;
; 3.504 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.436      ;
; 3.507 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.433      ;
; 3.548 ; uart_rx:uart_rx_bt|clk_cnt[0]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.362      ;
; 3.588 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.352      ;
; 3.588 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.352      ;
; 3.591 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.349      ;
; 3.615 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 6.262      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
; 3.628 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.291      ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; flash_led:flash_led_i|led_buff  ; flash_led:flash_led_i|led_buff  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_bt|rx_cnt[3]    ; uart_rx:uart_rx_bt|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_bt|rx_cnt[2]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_bt|tx_cnt[2]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_bt|tx_cnt[1]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_gd|rx_cnt[3]    ; uart_rx:uart_rx_gd|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_gd|rx_cnt[2]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_gd|tx_cnt[2]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_rx:uart_rx_bt|rx_cnt[0]    ; uart_rx:uart_rx_bt|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_rx:uart_rx_gd|rx_cnt[0]    ; uart_rx:uart_rx_gd|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; uart_tx:uart_tx_gd|tx_cnt[0]    ; uart_tx:uart_tx_gd|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.509 ; flash_led:flash_led_i|cnt[25]   ; flash_led:flash_led_i|cnt[25]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; uart_rx:uart_rx_gd|rx_pinr      ; uart_rx:uart_rx_gd|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.526 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; uart_rx:uart_rx_bt|rx_pinrr     ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.533 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.538 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.831      ;
; 0.542 ; uart_rx:uart_rx_gd|data_buff[4] ; uart_rx:uart_rx_gd|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.542 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.583 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.583 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.583 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.583 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.584 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.584 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.585 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.585 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|tx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.586 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.878      ;
; 0.636 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.648 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.667 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.671 ; uart_rx:uart_rx_gd|rx_pinrr     ; uart_rx:uart_rx_gd|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.681 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.975      ;
; 0.683 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.977      ;
; 0.720 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.737 ; uart_rx:uart_rx_bt|data_buff[2] ; uart_rx:uart_rx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; uart_rx:uart_rx_bt|data_buff[1] ; uart_rx:uart_rx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.742 ; uart_rx:uart_rx_bt|rx_data[7]   ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; flash_led:flash_led_i|cnt[11]   ; flash_led:flash_led_i|cnt[11]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; flash_led:flash_led_i|cnt[9]    ; flash_led:flash_led_i|cnt[9]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; flash_led:flash_led_i|cnt[10]   ; flash_led:flash_led_i|cnt[10]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; flash_led:flash_led_i|cnt[7]    ; flash_led:flash_led_i|cnt[7]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; flash_led:flash_led_i|cnt[8]    ; flash_led:flash_led_i|cnt[8]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; flash_led:flash_led_i|cnt[17]   ; flash_led:flash_led_i|cnt[17]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; flash_led:flash_led_i|cnt[19]   ; flash_led:flash_led_i|cnt[19]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; flash_led:flash_led_i|cnt[1]    ; flash_led:flash_led_i|cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; flash_led:flash_led_i|cnt[2]    ; flash_led:flash_led_i|cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; flash_led:flash_led_i|cnt[6]    ; flash_led:flash_led_i|cnt[6]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; flash_led:flash_led_i|cnt[18]   ; flash_led:flash_led_i|cnt[18]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; flash_led:flash_led_i|cnt[21]   ; flash_led:flash_led_i|cnt[21]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; flash_led:flash_led_i|cnt[4]    ; flash_led:flash_led_i|cnt[4]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; flash_led:flash_led_i|cnt[20]   ; flash_led:flash_led_i|cnt[20]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; flash_led:flash_led_i|cnt[22]   ; flash_led:flash_led_i|cnt[22]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; uart_rx:uart_rx_bt|data_buff[3] ; uart_rx:uart_rx_bt|rx_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.760 ; uart_rx:uart_rx_gd|clk_cnt[3]   ; uart_rx:uart_rx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; flash_led:flash_led_i|cnt[3]    ; flash_led:flash_led_i|cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_tx:uart_tx_gd|clk_cnt[3]   ; uart_tx:uart_tx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_tx:uart_tx_bt|clk_cnt[3]   ; uart_tx:uart_tx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_rx:uart_rx_gd|clk_cnt[1]   ; uart_rx:uart_rx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_rx:uart_rx_gd|clk_cnt[5]   ; uart_rx:uart_rx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_rx:uart_rx_gd|clk_cnt[11]  ; uart_rx:uart_rx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_rx:uart_rx_gd|clk_cnt[13]  ; uart_rx:uart_rx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; flash_led:flash_led_i|cnt[12]   ; flash_led:flash_led_i|cnt[12]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; flash_led:flash_led_i|cnt[13]   ; flash_led:flash_led_i|cnt[13]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; flash_led:flash_led_i|cnt[15]   ; flash_led:flash_led_i|cnt[15]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_gd|clk_cnt[1]   ; uart_tx:uart_tx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_gd|clk_cnt[5]   ; uart_tx:uart_tx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_gd|clk_cnt[11]  ; uart_tx:uart_tx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_gd|clk_cnt[13]  ; uart_tx:uart_tx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_bt|clk_cnt[3]   ; uart_rx:uart_rx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_tx:uart_tx_bt|clk_cnt[1]   ; uart_tx:uart_tx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_bt|clk_cnt[5]   ; uart_tx:uart_tx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_bt|clk_cnt[11]  ; uart_tx:uart_tx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_bt|clk_cnt[13]  ; uart_tx:uart_tx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_gd|clk_cnt[15]  ; uart_rx:uart_rx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; flash_led:flash_led_i|cnt[0]    ; flash_led:flash_led_i|cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; flash_led:flash_led_i|cnt[5]    ; flash_led:flash_led_i|cnt[5]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_tx:uart_tx_gd|clk_cnt[15]  ; uart_tx:uart_tx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_rx:uart_rx_bt|clk_cnt[1]   ; uart_rx:uart_rx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:uart_rx_bt|clk_cnt[5]   ; uart_rx:uart_rx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:uart_rx_bt|clk_cnt[11]  ; uart_rx:uart_rx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:uart_rx_bt|clk_cnt[13]  ; uart_rx:uart_rx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_tx:uart_tx_bt|clk_cnt[15]  ; uart_tx:uart_tx_bt|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_rx:uart_rx_gd|clk_cnt[2]   ; uart_rx:uart_rx_gd|clk_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_rx:uart_rx_gd|clk_cnt[7]   ; uart_rx:uart_rx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_rx:uart_rx_gd|clk_cnt[6]   ; uart_rx:uart_rx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_rx:uart_rx_gd|clk_cnt[9]   ; uart_rx:uart_rx_gd|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; flash_led:flash_led_i|cnt[14]   ; flash_led:flash_led_i|cnt[14]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; flash_led:flash_led_i|cnt[16]   ; flash_led:flash_led_i|cnt[16]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; flash_led:flash_led_i|cnt[23]   ; flash_led:flash_led_i|cnt[23]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_gd|clk_cnt[2]   ; uart_tx:uart_tx_gd|clk_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_gd|clk_cnt[6]   ; uart_tx:uart_tx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_gd|clk_cnt[7]   ; uart_tx:uart_tx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|led_buff  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[1] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[2] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[6] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_done      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[0] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[4] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[5] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[0]    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[1]    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[2]    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[3]    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[0]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[4]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[5]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[7]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[0] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[1] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[2] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[3] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[4] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[5] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[6] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[7] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[0]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[10]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[11]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[12]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[13]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[14]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[15]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[16]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[17]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[18]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[19]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[1]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[20]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[21]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[22]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[23]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[24]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[25]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[2]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[3]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[4]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[5]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[6]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[7]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[8]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[9]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[3] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[1]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[2]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[3]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[6]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[0]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[10]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[11]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[12]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[13]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[14]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[15]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[1]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[2]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[3]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[4]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[5]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[6]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[7]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[8]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[9]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_flag      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_pinr      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_pinrr     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_flag      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_pinr      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_pinrr     ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[0]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[1]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[2]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[3]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[0]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[1]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[2]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[3]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_pin       ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[0]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[1]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[2]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[3]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_flag      ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_pin       ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[0]   ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[10]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[11]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[12]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[13]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[14]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[15]  ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[1]   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; 4.766 ; 4.971 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; 5.475 ; 5.739 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 7.243 ; 7.135 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; -3.968 ; -4.150 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; -4.644 ; -4.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -2.553 ; -2.641 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 5.324 ; 5.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 6.319 ; 6.079 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 6.038 ; 5.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 4.732 ; 4.611 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 5.690 ; 5.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 5.419 ; 5.240 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 146.93 MHz ; 146.93 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 3.194 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; sys_clk                                               ; 9.943 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.194 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.700      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.199 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.695      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.210 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.684      ;
; 3.299 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.622      ;
; 3.350 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.571      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.389 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.505      ;
; 3.391 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.530      ;
; 3.401 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.520      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.406 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.488      ;
; 3.491 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.430      ;
; 3.524 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.397      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.540 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.354      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.569 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.325      ;
; 3.617 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.304      ;
; 3.659 ; uart_rx:uart_rx_bt|clk_cnt[14] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.262      ;
; 3.678 ; uart_rx:uart_rx_bt|clk_cnt[2]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.243      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.695 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.199      ;
; 3.740 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.210      ;
; 3.741 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.209      ;
; 3.744 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.206      ;
; 3.755 ; uart_rx:uart_rx_bt|clk_cnt[1]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.166      ;
; 3.783 ; uart_rx:uart_rx_bt|clk_cnt[3]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.138      ;
; 3.791 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.159      ;
; 3.792 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.158      ;
; 3.795 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.155      ;
; 3.832 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.118      ;
; 3.833 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.117      ;
; 3.836 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.114      ;
; 3.842 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.108      ;
; 3.843 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.107      ;
; 3.846 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.104      ;
; 3.932 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.018      ;
; 3.933 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.017      ;
; 3.934 ; uart_tx:uart_tx_gd|tx_cnt[0]   ; uart_tx:uart_tx_gd|tx_pin       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.996      ;
; 3.936 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.014      ;
; 3.948 ; uart_rx:uart_rx_bt|clk_cnt[0]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.973      ;
; 3.965 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.985      ;
; 3.966 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.984      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
; 3.967 ; uart_rx:uart_rx_gd|clk_cnt[12] ; uart_rx:uart_rx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.961      ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; flash_led:flash_led_i|led_buff  ; flash_led:flash_led_i|led_buff  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_bt|tx_cnt[2]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_bt|tx_cnt[1]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_gd|rx_cnt[3]    ; uart_rx:uart_rx_gd|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_gd|rx_cnt[2]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_gd|tx_cnt[2]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_bt|rx_cnt[3]    ; uart_rx:uart_rx_bt|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_bt|rx_cnt[2]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_rx:uart_rx_gd|rx_cnt[0]    ; uart_rx:uart_rx_gd|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart_tx:uart_tx_gd|tx_cnt[0]    ; uart_tx:uart_tx_gd|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_rx:uart_rx_bt|rx_cnt[0]    ; uart_rx:uart_rx_bt|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.469 ; flash_led:flash_led_i|cnt[25]   ; flash_led:flash_led_i|cnt[25]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.474 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.479 ; uart_rx:uart_rx_gd|rx_pinr      ; uart_rx:uart_rx_gd|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.483 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.490 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.492 ; uart_rx:uart_rx_bt|rx_pinrr     ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.499 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.503 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.505 ; uart_rx:uart_rx_gd|data_buff[4] ; uart_rx:uart_rx_gd|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.540 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.808      ;
; 0.541 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.541 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.541 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.542 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.542 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.543 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.543 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|tx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.544 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.812      ;
; 0.590 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.858      ;
; 0.604 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
; 0.623 ; uart_rx:uart_rx_gd|rx_pinrr     ; uart_rx:uart_rx_gd|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.635 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.636 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.666 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.681 ; uart_rx:uart_rx_bt|data_buff[1] ; uart_rx:uart_rx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.948      ;
; 0.681 ; uart_rx:uart_rx_bt|data_buff[2] ; uart_rx:uart_rx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.948      ;
; 0.681 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.949      ;
; 0.682 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.692 ; uart_rx:uart_rx_bt|rx_data[7]   ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; flash_led:flash_led_i|cnt[8]    ; flash_led:flash_led_i|cnt[8]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; flash_led:flash_led_i|cnt[9]    ; flash_led:flash_led_i|cnt[9]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; flash_led:flash_led_i|cnt[10]   ; flash_led:flash_led_i|cnt[10]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; flash_led:flash_led_i|cnt[11]   ; flash_led:flash_led_i|cnt[11]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; flash_led:flash_led_i|cnt[18]   ; flash_led:flash_led_i|cnt[18]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; flash_led:flash_led_i|cnt[19]   ; flash_led:flash_led_i|cnt[19]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; flash_led:flash_led_i|cnt[7]    ; flash_led:flash_led_i|cnt[7]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; flash_led:flash_led_i|cnt[17]   ; flash_led:flash_led_i|cnt[17]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; flash_led:flash_led_i|cnt[1]    ; flash_led:flash_led_i|cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; flash_led:flash_led_i|cnt[2]    ; flash_led:flash_led_i|cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; flash_led:flash_led_i|cnt[21]   ; flash_led:flash_led_i|cnt[21]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; flash_led:flash_led_i|cnt[4]    ; flash_led:flash_led_i|cnt[4]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; flash_led:flash_led_i|cnt[6]    ; flash_led:flash_led_i|cnt[6]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; flash_led:flash_led_i|cnt[20]   ; flash_led:flash_led_i|cnt[20]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; flash_led:flash_led_i|cnt[22]   ; flash_led:flash_led_i|cnt[22]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; uart_rx:uart_rx_bt|data_buff[3] ; uart_rx:uart_rx_bt|rx_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.704 ; uart_rx:uart_rx_gd|clk_cnt[3]   ; uart_rx:uart_rx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; uart_rx:uart_rx_gd|clk_cnt[5]   ; uart_rx:uart_rx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; uart_rx:uart_rx_gd|clk_cnt[13]  ; uart_rx:uart_rx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_gd|clk_cnt[3]   ; uart_tx:uart_tx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_gd|clk_cnt[5]   ; uart_tx:uart_tx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_gd|clk_cnt[13]  ; uart_tx:uart_tx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_bt|clk_cnt[3]   ; uart_tx:uart_tx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_bt|clk_cnt[5]   ; uart_tx:uart_tx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_tx:uart_tx_bt|clk_cnt[13]  ; uart_tx:uart_tx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_rx:uart_rx_gd|clk_cnt[1]   ; uart_rx:uart_rx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; uart_rx:uart_rx_gd|clk_cnt[11]  ; uart_rx:uart_rx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; flash_led:flash_led_i|cnt[3]    ; flash_led:flash_led_i|cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; flash_led:flash_led_i|cnt[13]   ; flash_led:flash_led_i|cnt[13]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_tx:uart_tx_gd|clk_cnt[1]   ; uart_tx:uart_tx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_tx:uart_tx_gd|clk_cnt[11]  ; uart_tx:uart_tx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_rx:uart_rx_bt|clk_cnt[3]   ; uart_rx:uart_rx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:uart_rx_bt|clk_cnt[5]   ; uart_rx:uart_rx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:uart_rx_bt|clk_cnt[13]  ; uart_rx:uart_rx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_tx:uart_tx_bt|clk_cnt[1]   ; uart_tx:uart_tx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_tx:uart_tx_bt|clk_cnt[11]  ; uart_tx:uart_tx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_rx:uart_rx_gd|clk_cnt[6]   ; uart_rx:uart_rx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; uart_rx:uart_rx_gd|clk_cnt[15]  ; uart_rx:uart_rx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; flash_led:flash_led_i|cnt[12]   ; flash_led:flash_led_i|cnt[12]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; flash_led:flash_led_i|cnt[15]   ; flash_led:flash_led_i|cnt[15]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; flash_led:flash_led_i|cnt[16]   ; flash_led:flash_led_i|cnt[16]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_tx:uart_tx_gd|clk_cnt[6]   ; uart_tx:uart_tx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_tx:uart_tx_gd|clk_cnt[15]  ; uart_tx:uart_tx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_rx:uart_rx_bt|clk_cnt[1]   ; uart_rx:uart_rx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_rx:uart_rx_bt|clk_cnt[11]  ; uart_rx:uart_rx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_tx:uart_tx_bt|clk_cnt[6]   ; uart_tx:uart_tx_bt|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_tx:uart_tx_bt|clk_cnt[15]  ; uart_tx:uart_tx_bt|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_rx:uart_rx_gd|clk_cnt[7]   ; uart_rx:uart_rx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; uart_rx:uart_rx_gd|clk_cnt[9]   ; uart_rx:uart_rx_gd|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; flash_led:flash_led_i|cnt[24]   ; flash_led:flash_led_i|cnt[24]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_tx:uart_tx_gd|clk_cnt[7]   ; uart_tx:uart_tx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_tx:uart_tx_gd|clk_cnt[9]   ; uart_tx:uart_tx_gd|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_rx:uart_rx_bt|clk_cnt[6]   ; uart_rx:uart_rx_bt|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_rx:uart_rx_bt|clk_cnt[15]  ; uart_rx:uart_rx_bt|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_tx:uart_tx_bt|clk_cnt[9]   ; uart_tx:uart_tx_bt|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[0] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[4] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[5] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[0]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[4]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[5]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|led_buff  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[0]    ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[1]    ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[2]    ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[3]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[0]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[10]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[11]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[12]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[13]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[14]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[15]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[16]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[17]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[18]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[19]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[1]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[20]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[21]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[22]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[23]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[24]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[25]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[2]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[3]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[4]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[5]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[6]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[7]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[8]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[9]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_flag      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_pinr      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_pinrr     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_flag      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_pinr      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_pinrr     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[10]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[11]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[12]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[13]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[14]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[15]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[4]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[5]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[6]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[7]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[8]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|clk_cnt[9]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[6]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[2]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_cnt[3]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[2]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_cnt[3]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_flag      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|tx_pin       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[1] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[2] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|data_buff[6] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[7]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_done      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[0]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[1]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[2]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_cnt[3]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|tx_pin       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[0] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[1] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[2] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[3] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[4] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[5] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[6] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[7] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_done      ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[0] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[1] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[2] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[3] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[4] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[5] ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|data_buff[6] ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; 4.181 ; 4.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; 4.846 ; 4.909 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 6.653 ; 6.495 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; -3.470 ; -3.499 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; -4.106 ; -4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -2.222 ; -2.431 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 4.985 ; 4.767 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 5.957 ; 5.559 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 5.671 ; 5.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 4.438 ; 4.227 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 5.371 ; 4.988 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 5.096 ; 4.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.771 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.796 ; 0.000         ;
; sys_clk                                               ; 9.594 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.771 ; uart_tx:uart_tx_gd|clk_cnt[11] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.153      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.776 ; uart_tx:uart_tx_gd|clk_cnt[7]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.148      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.780 ; uart_tx:uart_tx_gd|clk_cnt[10] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.144      ;
; 6.833 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.113      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.870 ; uart_tx:uart_tx_gd|clk_cnt[12] ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.054      ;
; 6.879 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.067      ;
; 6.893 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.053      ;
; 6.905 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.041      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.907 ; uart_tx:uart_tx_gd|clk_cnt[8]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.017      ;
; 6.959 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.987      ;
; 6.963 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.983      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.981 ; uart_tx:uart_tx_gd|clk_cnt[9]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.943      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 6.994 ; uart_tx:uart_tx_gd|clk_cnt[6]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.930      ;
; 7.007 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.939      ;
; 7.021 ; uart_rx:uart_rx_bt|clk_cnt[14] ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.925      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.029 ; uart_tx:uart_tx_gd|clk_cnt[5]  ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.895      ;
; 7.038 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.925      ;
; 7.039 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.924      ;
; 7.042 ; uart_rx:uart_rx_bt|clk_cnt[15] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.921      ;
; 7.062 ; uart_rx:uart_rx_bt|clk_cnt[2]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.884      ;
; 7.084 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.879      ;
; 7.085 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.878      ;
; 7.088 ; uart_rx:uart_rx_bt|clk_cnt[8]  ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.875      ;
; 7.090 ; uart_rx:uart_rx_bt|clk_cnt[1]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.856      ;
; 7.098 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.865      ;
; 7.099 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.864      ;
; 7.101 ; uart_tx:uart_tx_gd|tx_cnt[0]   ; uart_tx:uart_tx_gd|tx_pin       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.850      ;
; 7.102 ; uart_rx:uart_rx_bt|clk_cnt[11] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.861      ;
; 7.105 ; uart_rx:uart_rx_bt|clk_cnt[3]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.841      ;
; 7.110 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.853      ;
; 7.111 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.852      ;
; 7.114 ; uart_rx:uart_rx_bt|clk_cnt[10] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.849      ;
; 7.164 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.799      ;
; 7.165 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.798      ;
; 7.166 ; uart_rx:uart_rx_bt|clk_cnt[0]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.780      ;
; 7.168 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.795      ;
; 7.168 ; uart_rx:uart_rx_bt|clk_cnt[13] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.795      ;
; 7.169 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.794      ;
; 7.172 ; uart_rx:uart_rx_bt|clk_cnt[5]  ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.791      ;
; 7.203 ; uart_rx:uart_rx_bt|clk_cnt[7]  ; uart_rx:uart_rx_bt|rx_data[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.743      ;
; 7.212 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.751      ;
; 7.213 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.750      ;
; 7.216 ; uart_rx:uart_rx_bt|clk_cnt[12] ; uart_rx:uart_rx_bt|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.747      ;
; 7.220 ; uart_tx:uart_tx_gd|clk_cnt[15] ; uart_tx:uart_tx_gd|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.704      ;
+-------+--------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.187 ; flash_led:flash_led_i|led_buff  ; flash_led:flash_led_i|led_buff  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_gd|tx_cnt[2]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_bt|rx_cnt[3]    ; uart_rx:uart_rx_bt|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_bt|rx_cnt[2]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_bt|tx_cnt[2]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_bt|tx_cnt[1]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_gd|rx_cnt[3]    ; uart_rx:uart_rx_gd|rx_cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_gd|rx_cnt[2]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_tx:uart_tx_gd|tx_cnt[0]    ; uart_tx:uart_tx_gd|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_bt|rx_cnt[0]    ; uart_rx:uart_rx_bt|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_gd|rx_cnt[0]    ; uart_rx:uart_rx_gd|rx_cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; uart_rx:uart_rx_gd|rx_pinr      ; uart_rx:uart_rx_gd|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.205 ; flash_led:flash_led_i|cnt[25]   ; flash_led:flash_led_i|cnt[25]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart_rx:uart_rx_bt|rx_pinrr     ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; uart_rx:uart_rx_gd|rx_cnt[1]    ; uart_rx:uart_rx_gd|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; uart_rx:uart_rx_gd|data_buff[4] ; uart_rx:uart_rx_gd|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart_tx:uart_tx_gd|tx_cnt[1]    ; uart_tx:uart_tx_gd|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.217 ; uart_rx:uart_rx_bt|rx_cnt[1]    ; uart_rx:uart_rx_bt|rx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.223 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.226 ; uart_tx:uart_tx_bt|tx_cnt[0]    ; uart_tx:uart_tx_bt|tx_cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.230 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.230 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.231 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|tx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.233 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.233 ; uart_rx:uart_rx_gd|rx_done      ; uart_tx:uart_tx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.255 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_pinrr     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.258 ; uart_rx:uart_rx_bt|rx_pinr      ; uart_rx:uart_rx_bt|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.265 ; uart_rx:uart_rx_gd|rx_pinrr     ; uart_rx:uart_rx_gd|rx_flag      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|rx_data[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|rx_data[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|rx_data[0]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; uart_rx:uart_rx_bt|data_buff[4] ; uart_rx:uart_rx_bt|data_buff[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.286 ; uart_rx:uart_rx_bt|data_buff[1] ; uart_rx:uart_rx_bt|data_buff[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.286 ; uart_rx:uart_rx_bt|data_buff[2] ; uart_rx:uart_rx_bt|data_buff[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.286 ; uart_rx:uart_rx_gd|data_buff[0] ; uart_rx:uart_rx_gd|data_buff[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; uart_rx:uart_rx_gd|data_buff[5] ; uart_rx:uart_rx_gd|data_buff[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.296 ; uart_rx:uart_rx_bt|rx_data[7]   ; uart_tx:uart_tx_gd|data_buff[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; flash_led:flash_led_i|cnt[11]   ; flash_led:flash_led_i|cnt[11]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; flash_led:flash_led_i|cnt[7]    ; flash_led:flash_led_i|cnt[7]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; flash_led:flash_led_i|cnt[9]    ; flash_led:flash_led_i|cnt[9]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; flash_led:flash_led_i|cnt[10]   ; flash_led:flash_led_i|cnt[10]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; flash_led:flash_led_i|cnt[8]    ; flash_led:flash_led_i|cnt[8]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; flash_led:flash_led_i|cnt[18]   ; flash_led:flash_led_i|cnt[18]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; flash_led:flash_led_i|cnt[1]    ; flash_led:flash_led_i|cnt[1]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; flash_led:flash_led_i|cnt[2]    ; flash_led:flash_led_i|cnt[2]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; flash_led:flash_led_i|cnt[4]    ; flash_led:flash_led_i|cnt[4]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; flash_led:flash_led_i|cnt[6]    ; flash_led:flash_led_i|cnt[6]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; flash_led:flash_led_i|cnt[17]   ; flash_led:flash_led_i|cnt[17]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; flash_led:flash_led_i|cnt[19]   ; flash_led:flash_led_i|cnt[19]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; flash_led:flash_led_i|cnt[21]   ; flash_led:flash_led_i|cnt[21]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; flash_led:flash_led_i|cnt[20]   ; flash_led:flash_led_i|cnt[20]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; flash_led:flash_led_i|cnt[22]   ; flash_led:flash_led_i|cnt[22]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; uart_rx:uart_rx_gd|clk_cnt[15]  ; uart_rx:uart_rx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; flash_led:flash_led_i|cnt[3]    ; flash_led:flash_led_i|cnt[3]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_rx_bt|data_buff[3] ; uart_rx:uart_rx_bt|rx_data[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; uart_tx:uart_tx_bt|clk_cnt[15]  ; uart_tx:uart_tx_bt|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_rx_gd|clk_cnt[1]   ; uart_rx:uart_rx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart_rx:uart_rx_gd|clk_cnt[3]   ; uart_rx:uart_rx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart_rx:uart_rx_gd|clk_cnt[5]   ; uart_rx:uart_rx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart_rx:uart_rx_gd|clk_cnt[11]  ; uart_rx:uart_rx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; uart_rx:uart_rx_gd|clk_cnt[13]  ; uart_rx:uart_rx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; flash_led:flash_led_i|cnt[12]   ; flash_led:flash_led_i|cnt[12]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_tx:uart_tx_gd|clk_cnt[15]  ; uart_tx:uart_tx_gd|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_rx:uart_rx_bt|clk_cnt[15]  ; uart_rx:uart_rx_bt|clk_cnt[15]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_tx:uart_tx_bt|clk_cnt[1]   ; uart_tx:uart_tx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_tx:uart_tx_bt|clk_cnt[3]   ; uart_tx:uart_tx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_tx:uart_tx_bt|clk_cnt[5]   ; uart_tx:uart_tx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_tx:uart_tx_bt|clk_cnt[11]  ; uart_tx:uart_tx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_tx:uart_tx_bt|clk_cnt[13]  ; uart_tx:uart_tx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_rx:uart_rx_gd|clk_cnt[7]   ; uart_rx:uart_rx_gd|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; uart_rx:uart_rx_gd|clk_cnt[6]   ; uart_rx:uart_rx_gd|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; uart_rx:uart_rx_gd|clk_cnt[9]   ; uart_rx:uart_rx_gd|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; flash_led:flash_led_i|cnt[5]    ; flash_led:flash_led_i|cnt[5]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; flash_led:flash_led_i|cnt[13]   ; flash_led:flash_led_i|cnt[13]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_gd|clk_cnt[1]   ; uart_tx:uart_tx_gd|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_gd|clk_cnt[3]   ; uart_tx:uart_tx_gd|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_gd|clk_cnt[5]   ; uart_tx:uart_tx_gd|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_gd|clk_cnt[11]  ; uart_tx:uart_tx_gd|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_gd|clk_cnt[13]  ; uart_tx:uart_tx_gd|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_bt|clk_cnt[1]   ; uart_rx:uart_rx_bt|clk_cnt[1]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_bt|clk_cnt[3]   ; uart_rx:uart_rx_bt|clk_cnt[3]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_bt|clk_cnt[5]   ; uart_rx:uart_rx_bt|clk_cnt[5]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_bt|clk_cnt[11]  ; uart_rx:uart_rx_bt|clk_cnt[11]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_bt|clk_cnt[13]  ; uart_rx:uart_rx_bt|clk_cnt[13]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_bt|clk_cnt[9]   ; uart_tx:uart_tx_bt|clk_cnt[9]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_tx:uart_tx_bt|clk_cnt[6]   ; uart_tx:uart_tx_bt|clk_cnt[6]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_tx:uart_tx_bt|clk_cnt[7]   ; uart_tx:uart_tx_bt|clk_cnt[7]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_rx:uart_rx_gd|clk_cnt[4]   ; uart_rx:uart_rx_gd|clk_cnt[4]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; uart_rx:uart_rx_gd|clk_cnt[2]   ; uart_rx:uart_rx_gd|clk_cnt[2]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; uart_rx:uart_rx_gd|clk_cnt[8]   ; uart_rx:uart_rx_gd|clk_cnt[8]   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; uart_rx:uart_rx_gd|clk_cnt[14]  ; uart_rx:uart_rx_gd|clk_cnt[14]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; flash_led:flash_led_i|cnt[0]    ; flash_led:flash_led_i|cnt[0]    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
+-------+---------------------------------+---------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                          ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------+
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[3]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[0]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[10]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[11]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[12]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[13]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[14]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[15]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[1]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[2]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[3]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[4]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[5]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[6]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[7]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[8]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_bt|clk_cnt[9]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[0]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[10]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[11]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[12]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[13]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[14]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[15]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[1]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[2]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[3]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[4]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[5]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[6]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[7]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[8]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|clk_cnt[9]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|led_buff  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[0]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[1]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[2]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_cnt[3]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_bt|rx_data[7]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[0]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[10]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[11]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[12]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[13]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[14]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[15]  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[1]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[2]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[3]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[4]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[5]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[6]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[7]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[8]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|clk_cnt[9]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[0] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[1] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[2] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[4] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[5] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|data_buff[6] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[0]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[1]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[2]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[4]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[5]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[6]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_gd|rx_data[7]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[0] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[1] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[2] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[3] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[4] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[5] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[6] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_gd|data_buff[7] ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[0]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[10]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[11]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[12]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[13]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[14]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[15]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[16]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[17]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[18]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[19]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[1]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[20]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[21]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[22]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[23]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[24]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[25]   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[2]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[3]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[4]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[5]    ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; flash_led:flash_led_i|cnt[6]    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; 2.305 ; 2.898 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; 2.630 ; 3.283 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 3.310 ; 3.690 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; -1.938 ; -2.517 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; -2.253 ; -2.887 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -1.338 ; -1.583 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 2.404 ; 2.507 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 2.802 ; 2.947 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 2.686 ; 2.808 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 2.133 ; 2.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 2.511 ; 2.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 2.400 ; 2.518 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 2.755 ; 0.187 ; N/A      ; N/A     ; 4.715               ;
;  sys_clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.755 ; 0.187 ; N/A      ; N/A     ; 4.715               ;
; Design-wide TNS                                        ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; 4.766 ; 4.971 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; 5.475 ; 5.739 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; 7.243 ; 7.135 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; bt_rx     ; sys_clk    ; -1.938 ; -2.517 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_rx     ; sys_clk    ; -2.253 ; -2.887 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n ; sys_clk    ; -1.338 ; -1.583 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 5.324 ; 5.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 6.319 ; 6.079 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 6.038 ; 5.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; bt_tx     ; sys_clk    ; 2.133 ; 2.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; gd_tx     ; sys_clk    ; 2.511 ; 2.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; led0      ; sys_clk    ; 2.400 ; 2.518 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; bt_tx         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gd_tx         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gd_rx                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bt_rx                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bt_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gd_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bt_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gd_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bt_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gd_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4656     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4656     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 168   ; 168  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu May 19 21:28:28 2022
Info: Command: quartus_sta pathfinder -c pathfinder
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pathfinder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.755               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.194               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.771               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.796               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Thu May 19 21:28:32 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


