Classic Timing Analyzer report for coordenates
Mon Jun 22 22:20:51 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.229 ns   ; y[3] ; number[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 14.229 ns       ; y[3] ; number[4] ;
; N/A   ; None              ; 13.863 ns       ; y[0] ; number[4] ;
; N/A   ; None              ; 13.662 ns       ; y[1] ; number[4] ;
; N/A   ; None              ; 13.460 ns       ; x[0] ; number[4] ;
; N/A   ; None              ; 13.138 ns       ; x[1] ; number[4] ;
; N/A   ; None              ; 13.135 ns       ; y[3] ; number[7] ;
; N/A   ; None              ; 13.066 ns       ; x[2] ; number[4] ;
; N/A   ; None              ; 13.051 ns       ; x[3] ; number[4] ;
; N/A   ; None              ; 12.880 ns       ; y[1] ; number[7] ;
; N/A   ; None              ; 12.824 ns       ; y[3] ; number[5] ;
; N/A   ; None              ; 12.733 ns       ; y[2] ; number[4] ;
; N/A   ; None              ; 12.613 ns       ; y[0] ; number[7] ;
; N/A   ; None              ; 12.542 ns       ; y[3] ; number[6] ;
; N/A   ; None              ; 12.458 ns       ; y[0] ; number[5] ;
; N/A   ; None              ; 12.439 ns       ; y[1] ; number[6] ;
; N/A   ; None              ; 12.370 ns       ; y[1] ; number[5] ;
; N/A   ; None              ; 12.235 ns       ; y[2] ; number[7] ;
; N/A   ; None              ; 12.176 ns       ; y[0] ; number[6] ;
; N/A   ; None              ; 12.028 ns       ; x[0] ; number[7] ;
; N/A   ; None              ; 11.999 ns       ; y[3] ; number[3] ;
; N/A   ; None              ; 11.873 ns       ; x[0] ; number[5] ;
; N/A   ; None              ; 11.789 ns       ; y[1] ; number[3] ;
; N/A   ; None              ; 11.706 ns       ; x[1] ; number[7] ;
; N/A   ; None              ; 11.634 ns       ; x[2] ; number[7] ;
; N/A   ; None              ; 11.633 ns       ; y[0] ; number[3] ;
; N/A   ; None              ; 11.619 ns       ; x[3] ; number[7] ;
; N/A   ; None              ; 11.591 ns       ; x[0] ; number[6] ;
; N/A   ; None              ; 11.587 ns       ; x[0] ; number[3] ;
; N/A   ; None              ; 11.551 ns       ; x[1] ; number[5] ;
; N/A   ; None              ; 11.479 ns       ; x[2] ; number[5] ;
; N/A   ; None              ; 11.464 ns       ; x[3] ; number[5] ;
; N/A   ; None              ; 11.445 ns       ; y[2] ; number[6] ;
; N/A   ; None              ; 11.431 ns       ; x[0] ; number[1] ;
; N/A   ; None              ; 11.395 ns       ; y[1] ; number[2] ;
; N/A   ; None              ; 11.276 ns       ; y[1] ; number[1] ;
; N/A   ; None              ; 11.269 ns       ; x[1] ; number[6] ;
; N/A   ; None              ; 11.265 ns       ; x[1] ; number[3] ;
; N/A   ; None              ; 11.239 ns       ; y[0] ; number[1] ;
; N/A   ; None              ; 11.197 ns       ; x[2] ; number[6] ;
; N/A   ; None              ; 11.193 ns       ; x[2] ; number[3] ;
; N/A   ; None              ; 11.193 ns       ; x[0] ; number[2] ;
; N/A   ; None              ; 11.182 ns       ; x[3] ; number[6] ;
; N/A   ; None              ; 11.146 ns       ; y[2] ; number[5] ;
; N/A   ; None              ; 11.001 ns       ; y[0] ; number[2] ;
; N/A   ; None              ; 10.871 ns       ; x[1] ; number[2] ;
; N/A   ; None              ; 10.860 ns       ; y[2] ; number[3] ;
; N/A   ; None              ; 10.825 ns       ; x[3] ; number[3] ;
; N/A   ; None              ; 10.756 ns       ; x[1] ; number[1] ;
; N/A   ; None              ; 10.666 ns       ; x[0] ; number[0] ;
; N/A   ; None              ; 10.473 ns       ; y[0] ; number[0] ;
; N/A   ; None              ; 10.448 ns       ; x[2] ; number[2] ;
; N/A   ; None              ; 10.114 ns       ; y[2] ; number[2] ;
+-------+-------------------+-----------------+------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 22:20:50 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off coordenates -c coordenates --timing_analysis_only
Info: Longest tpd from source pin "y[3]" to destination pin "number[4]" is 14.229 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W7; Fanout = 7; PIN Node = 'y[3]'
    Info: 2: + IC(6.078 ns) + CELL(0.322 ns) = 7.243 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 2; COMB Node = 'Add0~0'
    Info: 3: + IC(0.313 ns) + CELL(0.495 ns) = 8.051 ns; Loc. = LCCOMB_X2_Y8_N12; Fanout = 2; COMB Node = 'Add1~7'
    Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 8.509 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 1; COMB Node = 'Add1~8'
    Info: 5: + IC(2.724 ns) + CELL(2.996 ns) = 14.229 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'number[4]'
    Info: Total cell delay = 5.114 ns ( 35.94 % )
    Info: Total interconnect delay = 9.115 ns ( 64.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Jun 22 22:20:51 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


