{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@61:71@HdlIdDef", "  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n  always @(posedge clk) begin\n    if (data_valid == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@63:73", "  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n  always @(posedge clk) begin\n    if (data_valid == 1'b1) begin\n      trigger_active_d1 <= trigger_active_mux;\n      trigger_out <= trigger_active_d1;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@62:72", "  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n  always @(posedge clk) begin\n    if (data_valid == 1'b1) begin\n      trigger_active_d1 <= trigger_active_mux;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@57:67", "  output  reg           trigger_out_adc);\n\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@58:68", "\n  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@59:69", "  reg     [ 17:0]   data_m1 = 'd0;\n  reg     [ 17:0]   low_level = 'd0;\n  reg     [ 17:0]   high_level = 'd0;\n  reg     [ 17:0]   edge_detect = 'd0;\n  reg     [ 17:0]   rise_edge = 'd0;\n  reg     [ 17:0]   fall_edge = 'd0;\n\n  reg              trigger_active;\n  reg              trigger_active_mux;\n  reg              trigger_active_d1;\n\n"]], "Diff Content": {"Delete": [[66, "  reg              trigger_active;\n"]], "Add": []}}