---
title: 'Reuleaux Triangle'
date: '2022-10-16'
lastmod: '2022-10-16'
tags: ['project', 'digital-logic', 'hardware', 'verilog']
draft: false
summary: 'Using a FPGA to draw a Reuleaux Triangle using VGA output'
layout: PostLayout
---

# Summary

Using a FPGA to draw a Reuleaux Triangle using VGA output

## Key Takeaways

- Used external IP (vga core adapter) for own design
- Output data externally

<br></br># Project Components ## Implemented Modules - Bresenham circle algorithm - Reuleaux
triangle algorithms by using the multiple instances of the circle algorithm with extra bounds - Fill
screen with black pixels (to clear the screen)

HDL code can be provided upon request, due to course policies.

## Simulation

- Full testbenchs for all modules using ModelSim Altera

## Compilation

- Quartus Prime

## Hardware

- De1-SoC FPGA
- VGA-supported monitor

## Provided Modules

- VGA adapter core (converts framebuffer view to VGA output)

## Provided Information

- Pseudo-code for the algorithms

<br />
<br /># Results ![Reuleaux Triangle](/static/images/reuleaux-triangle.jpg)
