module seq_detector_tb();
reg x,clk,reset;
wire z;
seq_detector DUT(x,clk,reset,z);
initial
begin
$dumpfile("seq_detector.vcd");
$dumpvars(0,seq_detector_tb);
$monitor($time," x=%b,clk=%b,reset=%b,z=%b",x,clk,reset,z);
clk=1'b0; reset=1'b1;
#15 reset=1'b0;
end
always #5 clk=!clk;
initial
begin
#12 x=0; #10 x=0; #10 x=1; #10 x=1;
#10 x=0; #10 x=1; #10 x=1; #10 x=0;
#10 x=0; #10 x=1; #10 x=1; #10 x=0;
#10 $finish;
end
endmodule