Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 15:09:17 2019
| Host         : AlessandraBotto running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_recognition_control_sets_placed.rpt
| Design       : Voice_recognition
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            2 |
|      8 |            2 |
|     11 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              25 |            9 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            9 |
| Yes          | Yes                   | No                     |              27 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                    | uart_i/uart_rx_i/FRAME_ERROR_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |                                    |                                      |                2 |              2 |
|  CLK_IBUF_BUFG | uart_i/uart_clk_en_reg_n_0         | uart_i/uart_rx_i/rx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG | uart_i/uart_clk_en_reg_n_0         | uart_i/uart_tx_i/tx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/DATA_VLD_reg_7[0] | uart_i/uart_tx_i/SR[0]               |                1 |              8 |
|  CLK_IBUF_BUFG | uart_i/uart_tx_i/tx_data0          | uart_i/uart_tx_i/SR[0]               |                3 |              8 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/rx_bit_count0     | uart_i/uart_tx_i/SR[0]               |                5 |             11 |
|  CLK_IBUF_BUFG |                                    | RST_N_IBUF                           |                5 |             20 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/DATA_VLD_reg_8    | uart_i/uart_tx_i/SR[0]               |                8 |             32 |
|  CLK_IBUF_BUFG |                                    | uart_i/uart_tx_i/SR[0]               |               14 |             36 |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+


