#ifndef __IPF_REG_OFFSET_H__
#define __IPF_REG_OFFSET_H__ 
#define IPF_REG_FILTER_NUM (0x20 * 128)
#define IPF_REG_TABLE_NUM (0x80)
#define IPF_REG_FILTER_SIZE (IPF_REG_FILTER_NUM * 4)
#define IPF_REG_TABLE_SIZE (IPF_REG_TABLE_NUM* 4)
#define IPF_SRST_REG (0x0)
#define IPF_SRST_STATE_REG (0x4)
#define IPF_CH_EN_REG (0x8)
#define IPF_EN_STATE_REG (0xC)
#define IPF_GATE_REG (0x10)
#define IPF_CTRL_REG (0x14)
#define IPF_DMA_CTRL0_REG (0x18)
#define IPF_DMA_CTRL1_REG (0x1C)
#define IPF_VERSION_REG (0x20)
#define IPF_STATE0_REG (0x24)
#define IPF_STATE1_REG (0x28)
#define IPF_INT_CTRL_REG (0x2C)
#define IPF_INT0_SUP_TIME_REG (0x30)
#define IPF_INT1_SUP_TIME_REG (0x34)
#define IPF_INT2_SUP_TIME_REG (0x38)
#define IPF_GEN_INT_REG (0x3C)
#define IPF_INT0_UL_REG (0x40)
#define IPF_INT0_DL_REG (0x44)
#define IPF_INT1_UL_REG (0x48)
#define IPF_INT1_DL_REG (0x4C)
#define IPF_INT2_UL_REG (0x50)
#define IPF_INT2_DL_REG (0x54)
#define IPF_INT0_EN_UL_REG (0x58)
#define IPF_INT0_EN_DL_REG (0x5C)
#define IPF_INT1_EN_UL_REG (0x60)
#define IPF_INT1_EN_DL_REG (0x64)
#define IPF_INT2_EN_UL_REG (0x68)
#define IPF_INT2_EN_DL_REG (0x6C)
#define IPF_INT_STATE_UL_REG (0x70)
#define IPF_INT_STATE_DL_REG (0x74)
#define IPF_FIFO_STATE0_REG (0x78)
#define IPF_FIFO_STATE1_REG (0x7C)
#define IPF_FIFO_STATE2_REG (0x80)
#define IPF_FIFO_STATE3_REG (0x84)
#define IPF_FIFO_STATE4_REG (0x88)
#define IPF_FIFO_STATE5_REG (0x8C)
#define IPF_TIME_OUT_REG (0xA0)
#define IPF_PKT_LEN_REG (0xA4)
#define IPF_FILTER_ZERO_INDEX_REG (0xA8)
#define IPF_EF_BADDR_L_REG (0xAC)
#define IPF_EF_BADDR_H_REG (0xB0)
#define FLT_CHAIN_LOOP_REG (0xB4)
#define IPF_TRANS_CNT_CTRL_REG (0xB8)
#define IPF_TIMER_LOAD_REG (0xBC)
#define IPF_TIMER_COUNTER_REG (0xC0)
#define IPF_CH0_PKT_CNT0_REG (0xC4)
#define IPF_CH0_PKT_CNT1_REG (0xC8)
#define IPF_CH1_PKT_CNT_REG (0xCC)
#define IPF_CH1_SPEC_FLT_RABID0_REG (0xD0)
#define IPF_CH1_SPEC_FLT_RABID1_REG (0xD4)
#define IPF_CH1_SPEC_FLT_RABID2_REG (0xD8)
#define IPF_CH0_CTRL_REG (0x100)
#define IPF_CH0_STATE_REG (0x104)
#define IPF_CH0_BDQ0_BADDR_L_REG (0x108)
#define IPF_CH0_BDQ0_BADDR_H_REG (0x10C)
#define IPF_CH0_BDQ0_SIZE_REG (0x110)
#define IPF_CH0_BDQ0_RPTR_REG (0x114)
#define IPF_CH0_BDQ0_WPTR_REG (0x118)
#define IPF_CH0_BDQ0_WADDR_L_REG (0x11C)
#define IPF_CH0_BDQ0_WADDR_H_REG (0x120)
#define IPF_CH0_BDQ0_RADDR_L_REG (0x124)
#define IPF_CH0_BDQ0_RADDR_H_REG (0x128)
#define IPF_CH0_BDQ0_DEPTH_REG (0x12C)
#define IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_L_REG (0x130)
#define IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_H_REG (0x134)
#define IPF_CH0_BDQ1_BADDR_L_REG (0x138)
#define IPF_CH0_BDQ1_BADDR_H_REG (0x13C)
#define IPF_CH0_BDQ1_SIZE_REG (0x140)
#define IPF_CH0_BDQ1_RPTR_REG (0x144)
#define IPF_CH0_BDQ1_WPTR_REG (0x148)
#define IPF_CH0_BDQ1_WADDR_L_REG (0x14C)
#define IPF_CH0_BDQ1_WADDR_H_REG (0x150)
#define IPF_CH0_BDQ1_RADDR_L_REG (0x154)
#define IPF_CH0_BDQ1_RADDR_H_REG (0x158)
#define IPF_CH0_BDQ1_DEPTH_REG (0x15C)
#define IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_L_REG (0x160)
#define IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_H_REG (0x164)
#define IPF_CH1_CTRL_REG (0x168)
#define IPF_CH1_STATE_REG (0x16C)
#define IPF_CH1_RDQ_BADDR_L_REG (0x170)
#define IPF_CH1_RDQ_BADDR_H_REG (0x174)
#define IPF_CH1_RDQ_SIZE_REG (0x178)
#define IPF_CH1_RDQ_WPTR_REG (0x17C)
#define IPF_CH1_RDQ_RPTR_REG (0x180)
#define IPF_CH1_RDQ_WADDR_L_REG (0x184)
#define IPF_CH1_RDQ_WADDR_H_REG (0x188)
#define IPF_CH1_RDQ_RADDR_L_REG (0x18C)
#define IPF_CH1_RDQ_RADDR_H_REG (0x190)
#define IPF_CH1_RDQ_DEPTH_REG (0x194)
#define IPF_CH1_RDQ_WPTR_UPDATE_ADDR_L_REG (0x198)
#define IPF_CH1_RDQ_WPTR_UPDATE_ADDR_H_REG (0x19C)
#define IPF_CH1_ADQ_EN_CTRL_REG (0x1A0)
#define IPF_CH1_ADQ_SIZE_CTRL_REG (0x1A4)
#define IPF_CH1_ADQ0_BASE_L_REG (0x1A8)
#define IPF_CH1_ADQ0_BASE_H_REG (0x1AC)
#define IPF_CH1_ADQ0_STAT_REG (0x1B0)
#define IPF_CH1_ADQ0_WPTR_REG (0x1B4)
#define IPF_CH1_ADQ0_RPTR_REG (0x1B8)
#define IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_L_REG (0x1BC)
#define IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_H_REG (0x1C0)
#define IPF_CH1_ADQ1_BASE_L_REG (0x1C4)
#define IPF_CH1_ADQ1_BASE_H_REG (0x1C8)
#define IPF_CH1_ADQ1_STAT_REG (0x1CC)
#define IPF_CH1_ADQ1_WPTR_REG (0x1D0)
#define IPF_CH1_ADQ1_RPTR_REG (0x1D4)
#define IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_L_REG (0x1D8)
#define IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_H_REG (0x1DC)
#define IPF_CH1_RNRDQ_BADDR_L_REG (0x1E0)
#define IPF_CH1_RNRDQ_BADDR_H_REG (0x1E4)
#define IPF_CH1_RNRDQ_SIZE_REG (0x1E8)
#define IPF_CH1_RNRDQ_WPTR_REG (0x1EC)
#define IPF_CH1_RNRDQ_RPTR_REG (0x1F0)
#define IPF_CH1_RNRDQ_WADDR_L_REG (0x1F4)
#define IPF_CH1_RNRDQ_WADDR_H_REG (0x1F8)
#define IPF_CH1_RNRDQ_RADDR_L_REG (0x1FC)
#define IPF_CH1_RNRDQ_RADDR_H_REG (0x200)
#define IPF_CH1_RNRDQ_DEPTH_REG (0x204)
#define IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_L_REG (0x208)
#define IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_H_REG (0x20C)
#define IPF_CH1_RARDQ_BADDR_L_REG (0x210)
#define IPF_CH1_RARDQ_BADDR_H_REG (0x214)
#define IPF_CH1_RARDQ_SIZE_REG (0x218)
#define IPF_CH1_RARDQ_WPTR_REG (0x21C)
#define IPF_CH1_RARDQ_RPTR_REG (0x220)
#define IPF_CH1_RARDQ_WADDR_L_REG (0x224)
#define IPF_CH1_RARDQ_WADDR_H_REG (0x228)
#define IPF_CH1_RARDQ_RADDR_L_REG (0x22C)
#define IPF_CH1_RARDQ_RADDR_H_REG (0x230)
#define IPF_CH1_RARDQ_DEPTH_REG (0x234)
#define IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_L_REG (0x238)
#define IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_H_REG (0x23C)
#define FRAG_WPTR_REG (0x240)
#define TBL_UPDATE_REQ_REG (0x24C)
#define TBL_UPDATE_ACK_REG (0x250)
#define FRAG_TLB_EN_IPV4_REG (0x25C)
#define FRAG_TLB_EN_IPV6_REG (0x260)
#define TBL_QOS_DRB_EN0_REG (0x264)
#define TBL_QOS_DRB_EN1_REG (0x268)
#define TBL_PDU_DRB_EN_REG (0x26C)
#define TBL_RABID_DRB_EN0_REG (0x270)
#define TBL_RABID_DRB_EN1_REG (0x274)
#define IPF_UL_RDQ0_FULL_CNT_REG (0x400)
#define IPF_UL_RDQ1_FULL_CNT_REG (0x404)
#define IPF_UL_BDQ0_EPTY_CNT_REG (0x408)
#define IPF_UL_BDQ1_EPTY_CNT_REG (0x40C)
#define IPF_UL_ADQ0_EPTY_CNT_REG (0x410)
#define IPF_UL_ADQ1_EPTY_CNT_REG (0x414)
#define IPF_DL_RDQ_FULL_CNT_REG (0x418)
#define IPF_DL_BDQ0_EPTY_CNT_REG (0x41C)
#define IPF_DL_BDQ1_EPTY_CNT_REG (0x420)
#define IPF_DL_RNRDQ_FULL_CNT_REG (0x424)
#define IPF_DL_RARDQ_FULL_CNT_REG (0x428)
#define IPF_DL_ADQ0_EPTY_CNT_REG (0x42C)
#define IPF_DL_ADQ1_EPTY_CNT_REG (0x430)
#define TBLM_QOS_REFL_0_REG (0x500)
#define TBLM_QOS_REFL_1_REG (0x504)
#define TBLM_QOS_REFL_2_REG (0x508)
#define TBLM_QOS_REFL_3_REG (0x50C)
#define TBLM_QOS_REFL_4_REG (0x510)
#define TBLM_QOS_REFL_5_REG (0x514)
#define TBLM_QOS_REFL_6_REG (0x518)
#define TBLM_QOS_REFL_7_REG (0x51C)
#define TBLM_QOS_REFL_8_REG (0x520)
#define TBLM_QOS_REFL_9_REG (0x524)
#define TBLM_QOS_REFL_10_REG (0x528)
#define TBLM_QOS_REFL_11_REG (0x52C)
#define TBLM_QOS_REFL_12_REG (0x530)
#define TBLM_QOS_REFL_13_REG (0x534)
#define TBLM_QOS_REFL_14_REG (0x538)
#define TBLM_QOS_REFL_15_REG (0x53C)
#define TBLM_QOS_REFL_16_REG (0x540)
#define TBLM_QOS_REFL_17_REG (0x544)
#define TBLM_QOS_REFL_18_REG (0x548)
#define TBLM_QOS_REFL_19_REG (0x54C)
#define TBLM_QOS_REFL_20_REG (0x550)
#define TBLM_QOS_REFL_21_REG (0x554)
#define TBLM_QOS_REFL_22_REG (0x558)
#define TBLM_QOS_REFL_23_REG (0x55C)
#define TBLM_QOS_REFL_24_REG (0x560)
#define TBLM_QOS_REFL_25_REG (0x564)
#define TBLM_QOS_REFL_26_REG (0x568)
#define TBLM_QOS_REFL_27_REG (0x56C)
#define TBLM_QOS_REFL_28_REG (0x570)
#define TBLM_QOS_REFL_29_REG (0x574)
#define TBLM_QOS_REFL_30_REG (0x578)
#define TBLM_QOS_REFL_31_REG (0x57C)
#define TBLM_QOS_REFL_32_REG (0x580)
#define TBLM_QOS_REFL_33_REG (0x584)
#define TBLM_QOS_REFL_34_REG (0x588)
#define TBLM_QOS_REFL_35_REG (0x58C)
#define TBLM_QOS_REFL_36_REG (0x590)
#define TBLM_QOS_REFL_37_REG (0x594)
#define TBLM_QOS_REFL_38_REG (0x598)
#define TBLM_QOS_REFL_39_REG (0x59C)
#define TBLM_QOS_REFL_40_REG (0x5A0)
#define TBLM_QOS_REFL_41_REG (0x5A4)
#define TBLM_QOS_REFL_42_REG (0x5A8)
#define TBLM_QOS_REFL_43_REG (0x5AC)
#define TBLM_QOS_REFL_44_REG (0x5B0)
#define TBLM_QOS_REFL_45_REG (0x5B4)
#define TBLM_QOS_REFL_46_REG (0x5B8)
#define TBLM_QOS_REFL_47_REG (0x5BC)
#define TBLM_QOS_REFL_48_REG (0x5C0)
#define TBLM_QOS_REFL_49_REG (0x5C4)
#define TBLM_QOS_REFL_50_REG (0x5C8)
#define TBLM_QOS_REFL_51_REG (0x5CC)
#define TBLM_QOS_REFL_52_REG (0x5D0)
#define TBLM_QOS_REFL_53_REG (0x5D4)
#define TBLM_QOS_REFL_54_REG (0x5D8)
#define TBLM_QOS_REFL_55_REG (0x5DC)
#define TBLM_QOS_REFL_56_REG (0x5E0)
#define TBLM_QOS_REFL_57_REG (0x5E4)
#define TBLM_QOS_REFL_58_REG (0x5E8)
#define TBLM_QOS_REFL_59_REG (0x5EC)
#define TBLM_QOS_REFL_60_REG (0x5F0)
#define TBLM_QOS_REFL_61_REG (0x5F4)
#define TBLM_QOS_REFL_62_REG (0x5F8)
#define TBLM_QOS_REFL_63_REG (0x5FC)
#define TBLK_PDU_REFL_0_REG (0x600)
#define TBLK_PDU_REFL_1_REG (0x604)
#define TBLK_PDU_REFL_2_REG (0x608)
#define TBLK_PDU_REFL_3_REG (0x60C)
#define TBLK_PDU_REFL_4_REG (0x610)
#define TBLK_PDU_REFL_5_REG (0x614)
#define TBLK_PDU_REFL_6_REG (0x618)
#define TBLK_PDU_REFL_7_REG (0x61C)
#define TBLK_PDU_REFL_8_REG (0x620)
#define TBLK_PDU_REFL_9_REG (0x624)
#define TBLK_PDU_REFL_10_REG (0x628)
#define TBLK_PDU_REFL_11_REG (0x62C)
#define TBLK_PDU_REFL_12_REG (0x630)
#define TBLK_PDU_REFL_13_REG (0x634)
#define TBLK_PDU_REFL_14_REG (0x638)
#define TBLK_PDU_REFL_15_REG (0x63C)
#define TBLK_PDU_REFL_16_REG (0x640)
#define TBLK_PDU_REFL_17_REG (0x644)
#define TBLK_PDU_REFL_18_REG (0x648)
#define TBLK_PDU_REFL_19_REG (0x64C)
#define TBLK_PDU_REFL_20_REG (0x650)
#define TBLK_PDU_REFL_21_REG (0x654)
#define TBLK_PDU_REFL_22_REG (0x658)
#define TBLK_PDU_REFL_23_REG (0x65C)
#define TBLK_PDU_REFL_24_REG (0x660)
#define TBLK_PDU_REFL_25_REG (0x664)
#define TBLK_PDU_REFL_26_REG (0x668)
#define TBLK_PDU_REFL_27_REG (0x66C)
#define TBLK_PDU_REFL_28_REG (0x670)
#define TBLK_PDU_REFL_29_REG (0x674)
#define TBLK_PDU_REFL_30_REG (0x678)
#define TBLK_PDU_REFL_31_REG (0x67C)
#define TBLM_RAB_REFL_0_REG (0x680)
#define TBLM_RAB_REFL_1_REG (0x684)
#define TBLM_RAB_REFL_2_REG (0x688)
#define TBLM_RAB_REFL_3_REG (0x68C)
#define TBLM_RAB_REFL_4_REG (0x690)
#define TBLM_RAB_REFL_5_REG (0x694)
#define TBLM_RAB_REFL_6_REG (0x698)
#define TBLM_RAB_REFL_7_REG (0x69C)
#define TBLM_RAB_REFL_8_REG (0x6A0)
#define TBLM_RAB_REFL_9_REG (0x6A4)
#define TBLM_RAB_REFL_10_REG (0x6A8)
#define TBLM_RAB_REFL_11_REG (0x6AC)
#define TBLM_RAB_REFL_12_REG (0x6B0)
#define TBLM_RAB_REFL_13_REG (0x6B4)
#define TBLM_RAB_REFL_14_REG (0x6B8)
#define TBLM_RAB_REFL_15_REG (0x6BC)
#define TBLM_RAB_REFL_16_REG (0x6C0)
#define TBLM_RAB_REFL_17_REG (0x6C4)
#define TBLM_RAB_REFL_18_REG (0x6C8)
#define TBLM_RAB_REFL_19_REG (0x6CC)
#define TBLM_RAB_REFL_20_REG (0x6D0)
#define TBLM_RAB_REFL_21_REG (0x6D4)
#define TBLM_RAB_REFL_22_REG (0x6D8)
#define TBLM_RAB_REFL_23_REG (0x6DC)
#define TBLM_RAB_REFL_24_REG (0x6E0)
#define TBLM_RAB_REFL_25_REG (0x6E4)
#define TBLM_RAB_REFL_26_REG (0x6E8)
#define TBLM_RAB_REFL_27_REG (0x6EC)
#define TBLM_RAB_REFL_28_REG (0x6F0)
#define TBLM_RAB_REFL_29_REG (0x6F4)
#define TBLM_RAB_REFL_30_REG (0x6F8)
#define TBLM_RAB_REFL_31_REG (0x6FC)
#define TBLM_RAB_REFL_32_REG (0x700)
#define TBLM_RAB_REFL_33_REG (0x704)
#define TBLM_RAB_REFL_34_REG (0x708)
#define TBLM_RAB_REFL_35_REG (0x70C)
#define TBLM_RAB_REFL_36_REG (0x710)
#define TBLM_RAB_REFL_37_REG (0x714)
#define TBLM_RAB_REFL_38_REG (0x718)
#define TBLM_RAB_REFL_39_REG (0x71C)
#define TBLM_RAB_REFL_40_REG (0x720)
#define TBLM_RAB_REFL_41_REG (0x724)
#define TBLM_RAB_REFL_42_REG (0x728)
#define TBLM_RAB_REFL_43_REG (0x72C)
#define TBLM_RAB_REFL_44_REG (0x730)
#define TBLM_RAB_REFL_45_REG (0x734)
#define TBLM_RAB_REFL_46_REG (0x738)
#define TBLM_RAB_REFL_47_REG (0x73C)
#define TBLM_RAB_REFL_48_REG (0x740)
#define TBLM_RAB_REFL_49_REG (0x744)
#define TBLM_RAB_REFL_50_REG (0x748)
#define TBLM_RAB_REFL_51_REG (0x74C)
#define TBLM_RAB_REFL_52_REG (0x750)
#define TBLM_RAB_REFL_53_REG (0x754)
#define TBLM_RAB_REFL_54_REG (0x758)
#define TBLM_RAB_REFL_55_REG (0x75C)
#define TBLM_RAB_REFL_56_REG (0x760)
#define TBLM_RAB_REFL_57_REG (0x764)
#define TBLM_RAB_REFL_58_REG (0x768)
#define TBLM_RAB_REFL_59_REG (0x76C)
#define TBLM_RAB_REFL_60_REG (0x770)
#define TBLM_RAB_REFL_61_REG (0x774)
#define TBLM_RAB_REFL_62_REG (0x778)
#define TBLM_RAB_REFL_63_REG (0x77C)
#define IPF_SEC_ATTR_REG (0x800)
#define IPF_CH0_RDQ0_BADDR_L_REG (0x804)
#define IPF_CH0_RDQ0_BADDR_H_REG (0x808)
#define IPF_CH0_RDQ0_SIZE_REG (0x80C)
#define IPF_CH0_RDQ0_WPTR_REG (0x810)
#define IPF_CH0_RDQ0_RPTR_REG (0x814)
#define IPF_CH0_RDQ0_WADDR_L_REG (0x818)
#define IPF_CH0_RDQ0_WADDR_H_REG (0x81C)
#define IPF_CH0_RDQ0_RADDR_L_REG (0x820)
#define IPF_CH0_RDQ0_RADDR_H_REG (0x824)
#define IPF_CH0_RDQ0_DEPTH_REG (0x828)
#define IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_L_REG (0x82C)
#define IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_H_REG (0x830)
#define IPF_CH0_RDQ1_BADDR_L_REG (0x834)
#define IPF_CH0_RDQ1_BADDR_H_REG (0x838)
#define IPF_CH0_RDQ1_SIZE_REG (0x83C)
#define IPF_CH0_RDQ1_WPTR_REG (0x840)
#define IPF_CH0_RDQ1_RPTR_REG (0x844)
#define IPF_CH0_RDQ1_WADDR_L_REG (0x848)
#define IPF_CH0_RDQ1_WADDR_H_REG (0x84C)
#define IPF_CH0_RDQ1_RADDR_L_REG (0x850)
#define IPF_CH0_RDQ1_RADDR_H_REG (0x854)
#define IPF_CH0_RDQ1_DEPTH_REG (0x858)
#define IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_L_REG (0x85C)
#define IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_H_REG (0x860)
#define IPF_CH1_BDQ0_BADDR_L_REG (0x864)
#define IPF_CH1_BDQ0_BADDR_H_REG (0x868)
#define IPF_CH1_BDQ0_SIZE_REG (0x86C)
#define IPF_CH1_BDQ0_WPTR_REG (0x870)
#define IPF_CH1_BDQ0_RPTR_REG (0x874)
#define IPF_CH1_BDQ0_WADDR_L_REG (0x878)
#define IPF_CH1_BDQ0_WADDR_H_REG (0x87C)
#define IPF_CH1_BDQ0_RADDR_L_REG (0x880)
#define IPF_CH1_BDQ0_RADDR_H_REG (0x884)
#define IPF_CH1_BDQ0_DEPTH_REG (0x888)
#define IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_L_REG (0x88C)
#define IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_H_REG (0x890)
#define IPF_CH1_BDQ1_BADDR_L_REG (0x894)
#define IPF_CH1_BDQ1_BADDR_H_REG (0x898)
#define IPF_CH1_BDQ1_SIZE_REG (0x89C)
#define IPF_CH1_BDQ1_WPTR_REG (0x8A0)
#define IPF_CH1_BDQ1_RPTR_REG (0x8A4)
#define IPF_CH1_BDQ1_WADDR_L_REG (0x8A8)
#define IPF_CH1_BDQ1_WADDR_H_REG (0x8AC)
#define IPF_CH1_BDQ1_RADDR_L_REG (0x8B0)
#define IPF_CH1_BDQ1_RADDR_H_REG (0x8B4)
#define IPF_CH1_BDQ1_DEPTH_REG (0x8B8)
#define IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_L_REG (0x8BC)
#define IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_H_REG (0x8C0)
#define IPF_CH0_ADQ_EN_CTRL_REG (0x8C4)
#define IPF_CH0_ADQ_SIZE_CTRL_REG (0x8C8)
#define IPF_CH0_ADQ0_BASE_L_REG (0x8CC)
#define IPF_CH0_ADQ0_BASE_H_REG (0x8D0)
#define IPF_CH0_ADQ0_STAT_REG (0x8D4)
#define IPF_CH0_ADQ0_WPTR_REG (0x8D8)
#define IPF_CH0_ADQ0_RPTR_REG (0x8DC)
#define IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_L_REG (0x8E0)
#define IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_H_REG (0x8E4)
#define IPF_CH0_ADQ1_BASE_L_REG (0x8E8)
#define IPF_CH0_ADQ1_BASE_H_REG (0x8EC)
#define IPF_CH0_ADQ1_STAT_REG (0x8F0)
#define IPF_CH0_ADQ1_WPTR_REG (0x8F4)
#define IPF_CH0_ADQ1_RPTR_REG (0x8F8)
#define IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_L_REG (0x8FC)
#define IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_H_REG (0x900)
#define FLTN_LOCAL_ADDR0_0_REG (0x1000)
#define FLTN_LOCAL_ADDR0_1_REG (0x1080)
#define FLTN_LOCAL_ADDR0_2_REG (0x1100)
#define FLTN_LOCAL_ADDR0_3_REG (0x1180)
#define FLTN_LOCAL_ADDR0_4_REG (0x1200)
#define FLTN_LOCAL_ADDR0_5_REG (0x1280)
#define FLTN_LOCAL_ADDR0_6_REG (0x1300)
#define FLTN_LOCAL_ADDR0_7_REG (0x1380)
#define FLTN_LOCAL_ADDR0_8_REG (0x1400)
#define FLTN_LOCAL_ADDR0_9_REG (0x1480)
#define FLTN_LOCAL_ADDR0_10_REG (0x1500)
#define FLTN_LOCAL_ADDR0_11_REG (0x1580)
#define FLTN_LOCAL_ADDR0_12_REG (0x1600)
#define FLTN_LOCAL_ADDR0_13_REG (0x1680)
#define FLTN_LOCAL_ADDR0_14_REG (0x1700)
#define FLTN_LOCAL_ADDR0_15_REG (0x1780)
#define FLTN_LOCAL_ADDR0_16_REG (0x1800)
#define FLTN_LOCAL_ADDR0_17_REG (0x1880)
#define FLTN_LOCAL_ADDR0_18_REG (0x1900)
#define FLTN_LOCAL_ADDR0_19_REG (0x1980)
#define FLTN_LOCAL_ADDR0_20_REG (0x1A00)
#define FLTN_LOCAL_ADDR0_21_REG (0x1A80)
#define FLTN_LOCAL_ADDR0_22_REG (0x1B00)
#define FLTN_LOCAL_ADDR0_23_REG (0x1B80)
#define FLTN_LOCAL_ADDR0_24_REG (0x1C00)
#define FLTN_LOCAL_ADDR0_25_REG (0x1C80)
#define FLTN_LOCAL_ADDR0_26_REG (0x1D00)
#define FLTN_LOCAL_ADDR0_27_REG (0x1D80)
#define FLTN_LOCAL_ADDR0_28_REG (0x1E00)
#define FLTN_LOCAL_ADDR0_29_REG (0x1E80)
#define FLTN_LOCAL_ADDR0_30_REG (0x1F00)
#define FLTN_LOCAL_ADDR0_31_REG (0x1F80)
#define FLTN_LOCAL_ADDR0_32_REG (0x2000)
#define FLTN_LOCAL_ADDR0_33_REG (0x2080)
#define FLTN_LOCAL_ADDR0_34_REG (0x2100)
#define FLTN_LOCAL_ADDR0_35_REG (0x2180)
#define FLTN_LOCAL_ADDR0_36_REG (0x2200)
#define FLTN_LOCAL_ADDR0_37_REG (0x2280)
#define FLTN_LOCAL_ADDR0_38_REG (0x2300)
#define FLTN_LOCAL_ADDR0_39_REG (0x2380)
#define FLTN_LOCAL_ADDR0_40_REG (0x2400)
#define FLTN_LOCAL_ADDR0_41_REG (0x2480)
#define FLTN_LOCAL_ADDR0_42_REG (0x2500)
#define FLTN_LOCAL_ADDR0_43_REG (0x2580)
#define FLTN_LOCAL_ADDR0_44_REG (0x2600)
#define FLTN_LOCAL_ADDR0_45_REG (0x2680)
#define FLTN_LOCAL_ADDR0_46_REG (0x2700)
#define FLTN_LOCAL_ADDR0_47_REG (0x2780)
#define FLTN_LOCAL_ADDR0_48_REG (0x2800)
#define FLTN_LOCAL_ADDR0_49_REG (0x2880)
#define FLTN_LOCAL_ADDR0_50_REG (0x2900)
#define FLTN_LOCAL_ADDR0_51_REG (0x2980)
#define FLTN_LOCAL_ADDR0_52_REG (0x2A00)
#define FLTN_LOCAL_ADDR0_53_REG (0x2A80)
#define FLTN_LOCAL_ADDR0_54_REG (0x2B00)
#define FLTN_LOCAL_ADDR0_55_REG (0x2B80)
#define FLTN_LOCAL_ADDR0_56_REG (0x2C00)
#define FLTN_LOCAL_ADDR0_57_REG (0x2C80)
#define FLTN_LOCAL_ADDR0_58_REG (0x2D00)
#define FLTN_LOCAL_ADDR0_59_REG (0x2D80)
#define FLTN_LOCAL_ADDR0_60_REG (0x2E00)
#define FLTN_LOCAL_ADDR0_61_REG (0x2E80)
#define FLTN_LOCAL_ADDR0_62_REG (0x2F00)
#define FLTN_LOCAL_ADDR0_63_REG (0x2F80)
#define FLTN_LOCAL_ADDR0_64_REG (0x3000)
#define FLTN_LOCAL_ADDR0_65_REG (0x3080)
#define FLTN_LOCAL_ADDR0_66_REG (0x3100)
#define FLTN_LOCAL_ADDR0_67_REG (0x3180)
#define FLTN_LOCAL_ADDR0_68_REG (0x3200)
#define FLTN_LOCAL_ADDR0_69_REG (0x3280)
#define FLTN_LOCAL_ADDR0_70_REG (0x3300)
#define FLTN_LOCAL_ADDR0_71_REG (0x3380)
#define FLTN_LOCAL_ADDR0_72_REG (0x3400)
#define FLTN_LOCAL_ADDR0_73_REG (0x3480)
#define FLTN_LOCAL_ADDR0_74_REG (0x3500)
#define FLTN_LOCAL_ADDR0_75_REG (0x3580)
#define FLTN_LOCAL_ADDR0_76_REG (0x3600)
#define FLTN_LOCAL_ADDR0_77_REG (0x3680)
#define FLTN_LOCAL_ADDR0_78_REG (0x3700)
#define FLTN_LOCAL_ADDR0_79_REG (0x3780)
#define FLTN_LOCAL_ADDR0_80_REG (0x3800)
#define FLTN_LOCAL_ADDR0_81_REG (0x3880)
#define FLTN_LOCAL_ADDR0_82_REG (0x3900)
#define FLTN_LOCAL_ADDR0_83_REG (0x3980)
#define FLTN_LOCAL_ADDR0_84_REG (0x3A00)
#define FLTN_LOCAL_ADDR0_85_REG (0x3A80)
#define FLTN_LOCAL_ADDR0_86_REG (0x3B00)
#define FLTN_LOCAL_ADDR0_87_REG (0x3B80)
#define FLTN_LOCAL_ADDR0_88_REG (0x3C00)
#define FLTN_LOCAL_ADDR0_89_REG (0x3C80)
#define FLTN_LOCAL_ADDR0_90_REG (0x3D00)
#define FLTN_LOCAL_ADDR0_91_REG (0x3D80)
#define FLTN_LOCAL_ADDR0_92_REG (0x3E00)
#define FLTN_LOCAL_ADDR0_93_REG (0x3E80)
#define FLTN_LOCAL_ADDR0_94_REG (0x3F00)
#define FLTN_LOCAL_ADDR0_95_REG (0x3F80)
#define FLTN_LOCAL_ADDR0_96_REG (0x4000)
#define FLTN_LOCAL_ADDR0_97_REG (0x4080)
#define FLTN_LOCAL_ADDR0_98_REG (0x4100)
#define FLTN_LOCAL_ADDR0_99_REG (0x4180)
#define FLTN_LOCAL_ADDR0_100_REG (0x4200)
#define FLTN_LOCAL_ADDR0_101_REG (0x4280)
#define FLTN_LOCAL_ADDR0_102_REG (0x4300)
#define FLTN_LOCAL_ADDR0_103_REG (0x4380)
#define FLTN_LOCAL_ADDR0_104_REG (0x4400)
#define FLTN_LOCAL_ADDR0_105_REG (0x4480)
#define FLTN_LOCAL_ADDR0_106_REG (0x4500)
#define FLTN_LOCAL_ADDR0_107_REG (0x4580)
#define FLTN_LOCAL_ADDR0_108_REG (0x4600)
#define FLTN_LOCAL_ADDR0_109_REG (0x4680)
#define FLTN_LOCAL_ADDR0_110_REG (0x4700)
#define FLTN_LOCAL_ADDR0_111_REG (0x4780)
#define FLTN_LOCAL_ADDR0_112_REG (0x4800)
#define FLTN_LOCAL_ADDR0_113_REG (0x4880)
#define FLTN_LOCAL_ADDR0_114_REG (0x4900)
#define FLTN_LOCAL_ADDR0_115_REG (0x4980)
#define FLTN_LOCAL_ADDR0_116_REG (0x4A00)
#define FLTN_LOCAL_ADDR0_117_REG (0x4A80)
#define FLTN_LOCAL_ADDR0_118_REG (0x4B00)
#define FLTN_LOCAL_ADDR0_119_REG (0x4B80)
#define FLTN_LOCAL_ADDR0_120_REG (0x4C00)
#define FLTN_LOCAL_ADDR0_121_REG (0x4C80)
#define FLTN_LOCAL_ADDR0_122_REG (0x4D00)
#define FLTN_LOCAL_ADDR0_123_REG (0x4D80)
#define FLTN_LOCAL_ADDR0_124_REG (0x4E00)
#define FLTN_LOCAL_ADDR0_125_REG (0x4E80)
#define FLTN_LOCAL_ADDR0_126_REG (0x4F00)
#define FLTN_LOCAL_ADDR0_127_REG (0x4F80)
#define FLTN_LOCAL_ADDR1_0_REG (0x1004)
#define FLTN_LOCAL_ADDR1_1_REG (0x1084)
#define FLTN_LOCAL_ADDR1_2_REG (0x1104)
#define FLTN_LOCAL_ADDR1_3_REG (0x1184)
#define FLTN_LOCAL_ADDR1_4_REG (0x1204)
#define FLTN_LOCAL_ADDR1_5_REG (0x1284)
#define FLTN_LOCAL_ADDR1_6_REG (0x1304)
#define FLTN_LOCAL_ADDR1_7_REG (0x1384)
#define FLTN_LOCAL_ADDR1_8_REG (0x1404)
#define FLTN_LOCAL_ADDR1_9_REG (0x1484)
#define FLTN_LOCAL_ADDR1_10_REG (0x1504)
#define FLTN_LOCAL_ADDR1_11_REG (0x1584)
#define FLTN_LOCAL_ADDR1_12_REG (0x1604)
#define FLTN_LOCAL_ADDR1_13_REG (0x1684)
#define FLTN_LOCAL_ADDR1_14_REG (0x1704)
#define FLTN_LOCAL_ADDR1_15_REG (0x1784)
#define FLTN_LOCAL_ADDR1_16_REG (0x1804)
#define FLTN_LOCAL_ADDR1_17_REG (0x1884)
#define FLTN_LOCAL_ADDR1_18_REG (0x1904)
#define FLTN_LOCAL_ADDR1_19_REG (0x1984)
#define FLTN_LOCAL_ADDR1_20_REG (0x1A04)
#define FLTN_LOCAL_ADDR1_21_REG (0x1A84)
#define FLTN_LOCAL_ADDR1_22_REG (0x1B04)
#define FLTN_LOCAL_ADDR1_23_REG (0x1B84)
#define FLTN_LOCAL_ADDR1_24_REG (0x1C04)
#define FLTN_LOCAL_ADDR1_25_REG (0x1C84)
#define FLTN_LOCAL_ADDR1_26_REG (0x1D04)
#define FLTN_LOCAL_ADDR1_27_REG (0x1D84)
#define FLTN_LOCAL_ADDR1_28_REG (0x1E04)
#define FLTN_LOCAL_ADDR1_29_REG (0x1E84)
#define FLTN_LOCAL_ADDR1_30_REG (0x1F04)
#define FLTN_LOCAL_ADDR1_31_REG (0x1F84)
#define FLTN_LOCAL_ADDR1_32_REG (0x2004)
#define FLTN_LOCAL_ADDR1_33_REG (0x2084)
#define FLTN_LOCAL_ADDR1_34_REG (0x2104)
#define FLTN_LOCAL_ADDR1_35_REG (0x2184)
#define FLTN_LOCAL_ADDR1_36_REG (0x2204)
#define FLTN_LOCAL_ADDR1_37_REG (0x2284)
#define FLTN_LOCAL_ADDR1_38_REG (0x2304)
#define FLTN_LOCAL_ADDR1_39_REG (0x2384)
#define FLTN_LOCAL_ADDR1_40_REG (0x2404)
#define FLTN_LOCAL_ADDR1_41_REG (0x2484)
#define FLTN_LOCAL_ADDR1_42_REG (0x2504)
#define FLTN_LOCAL_ADDR1_43_REG (0x2584)
#define FLTN_LOCAL_ADDR1_44_REG (0x2604)
#define FLTN_LOCAL_ADDR1_45_REG (0x2684)
#define FLTN_LOCAL_ADDR1_46_REG (0x2704)
#define FLTN_LOCAL_ADDR1_47_REG (0x2784)
#define FLTN_LOCAL_ADDR1_48_REG (0x2804)
#define FLTN_LOCAL_ADDR1_49_REG (0x2884)
#define FLTN_LOCAL_ADDR1_50_REG (0x2904)
#define FLTN_LOCAL_ADDR1_51_REG (0x2984)
#define FLTN_LOCAL_ADDR1_52_REG (0x2A04)
#define FLTN_LOCAL_ADDR1_53_REG (0x2A84)
#define FLTN_LOCAL_ADDR1_54_REG (0x2B04)
#define FLTN_LOCAL_ADDR1_55_REG (0x2B84)
#define FLTN_LOCAL_ADDR1_56_REG (0x2C04)
#define FLTN_LOCAL_ADDR1_57_REG (0x2C84)
#define FLTN_LOCAL_ADDR1_58_REG (0x2D04)
#define FLTN_LOCAL_ADDR1_59_REG (0x2D84)
#define FLTN_LOCAL_ADDR1_60_REG (0x2E04)
#define FLTN_LOCAL_ADDR1_61_REG (0x2E84)
#define FLTN_LOCAL_ADDR1_62_REG (0x2F04)
#define FLTN_LOCAL_ADDR1_63_REG (0x2F84)
#define FLTN_LOCAL_ADDR1_64_REG (0x3004)
#define FLTN_LOCAL_ADDR1_65_REG (0x3084)
#define FLTN_LOCAL_ADDR1_66_REG (0x3104)
#define FLTN_LOCAL_ADDR1_67_REG (0x3184)
#define FLTN_LOCAL_ADDR1_68_REG (0x3204)
#define FLTN_LOCAL_ADDR1_69_REG (0x3284)
#define FLTN_LOCAL_ADDR1_70_REG (0x3304)
#define FLTN_LOCAL_ADDR1_71_REG (0x3384)
#define FLTN_LOCAL_ADDR1_72_REG (0x3404)
#define FLTN_LOCAL_ADDR1_73_REG (0x3484)
#define FLTN_LOCAL_ADDR1_74_REG (0x3504)
#define FLTN_LOCAL_ADDR1_75_REG (0x3584)
#define FLTN_LOCAL_ADDR1_76_REG (0x3604)
#define FLTN_LOCAL_ADDR1_77_REG (0x3684)
#define FLTN_LOCAL_ADDR1_78_REG (0x3704)
#define FLTN_LOCAL_ADDR1_79_REG (0x3784)
#define FLTN_LOCAL_ADDR1_80_REG (0x3804)
#define FLTN_LOCAL_ADDR1_81_REG (0x3884)
#define FLTN_LOCAL_ADDR1_82_REG (0x3904)
#define FLTN_LOCAL_ADDR1_83_REG (0x3984)
#define FLTN_LOCAL_ADDR1_84_REG (0x3A04)
#define FLTN_LOCAL_ADDR1_85_REG (0x3A84)
#define FLTN_LOCAL_ADDR1_86_REG (0x3B04)
#define FLTN_LOCAL_ADDR1_87_REG (0x3B84)
#define FLTN_LOCAL_ADDR1_88_REG (0x3C04)
#define FLTN_LOCAL_ADDR1_89_REG (0x3C84)
#define FLTN_LOCAL_ADDR1_90_REG (0x3D04)
#define FLTN_LOCAL_ADDR1_91_REG (0x3D84)
#define FLTN_LOCAL_ADDR1_92_REG (0x3E04)
#define FLTN_LOCAL_ADDR1_93_REG (0x3E84)
#define FLTN_LOCAL_ADDR1_94_REG (0x3F04)
#define FLTN_LOCAL_ADDR1_95_REG (0x3F84)
#define FLTN_LOCAL_ADDR1_96_REG (0x4004)
#define FLTN_LOCAL_ADDR1_97_REG (0x4084)
#define FLTN_LOCAL_ADDR1_98_REG (0x4104)
#define FLTN_LOCAL_ADDR1_99_REG (0x4184)
#define FLTN_LOCAL_ADDR1_100_REG (0x4204)
#define FLTN_LOCAL_ADDR1_101_REG (0x4284)
#define FLTN_LOCAL_ADDR1_102_REG (0x4304)
#define FLTN_LOCAL_ADDR1_103_REG (0x4384)
#define FLTN_LOCAL_ADDR1_104_REG (0x4404)
#define FLTN_LOCAL_ADDR1_105_REG (0x4484)
#define FLTN_LOCAL_ADDR1_106_REG (0x4504)
#define FLTN_LOCAL_ADDR1_107_REG (0x4584)
#define FLTN_LOCAL_ADDR1_108_REG (0x4604)
#define FLTN_LOCAL_ADDR1_109_REG (0x4684)
#define FLTN_LOCAL_ADDR1_110_REG (0x4704)
#define FLTN_LOCAL_ADDR1_111_REG (0x4784)
#define FLTN_LOCAL_ADDR1_112_REG (0x4804)
#define FLTN_LOCAL_ADDR1_113_REG (0x4884)
#define FLTN_LOCAL_ADDR1_114_REG (0x4904)
#define FLTN_LOCAL_ADDR1_115_REG (0x4984)
#define FLTN_LOCAL_ADDR1_116_REG (0x4A04)
#define FLTN_LOCAL_ADDR1_117_REG (0x4A84)
#define FLTN_LOCAL_ADDR1_118_REG (0x4B04)
#define FLTN_LOCAL_ADDR1_119_REG (0x4B84)
#define FLTN_LOCAL_ADDR1_120_REG (0x4C04)
#define FLTN_LOCAL_ADDR1_121_REG (0x4C84)
#define FLTN_LOCAL_ADDR1_122_REG (0x4D04)
#define FLTN_LOCAL_ADDR1_123_REG (0x4D84)
#define FLTN_LOCAL_ADDR1_124_REG (0x4E04)
#define FLTN_LOCAL_ADDR1_125_REG (0x4E84)
#define FLTN_LOCAL_ADDR1_126_REG (0x4F04)
#define FLTN_LOCAL_ADDR1_127_REG (0x4F84)
#define FLTN_LOCAL_ADDR2_0_REG (0x1008)
#define FLTN_LOCAL_ADDR2_1_REG (0x1088)
#define FLTN_LOCAL_ADDR2_2_REG (0x1108)
#define FLTN_LOCAL_ADDR2_3_REG (0x1188)
#define FLTN_LOCAL_ADDR2_4_REG (0x1208)
#define FLTN_LOCAL_ADDR2_5_REG (0x1288)
#define FLTN_LOCAL_ADDR2_6_REG (0x1308)
#define FLTN_LOCAL_ADDR2_7_REG (0x1388)
#define FLTN_LOCAL_ADDR2_8_REG (0x1408)
#define FLTN_LOCAL_ADDR2_9_REG (0x1488)
#define FLTN_LOCAL_ADDR2_10_REG (0x1508)
#define FLTN_LOCAL_ADDR2_11_REG (0x1588)
#define FLTN_LOCAL_ADDR2_12_REG (0x1608)
#define FLTN_LOCAL_ADDR2_13_REG (0x1688)
#define FLTN_LOCAL_ADDR2_14_REG (0x1708)
#define FLTN_LOCAL_ADDR2_15_REG (0x1788)
#define FLTN_LOCAL_ADDR2_16_REG (0x1808)
#define FLTN_LOCAL_ADDR2_17_REG (0x1888)
#define FLTN_LOCAL_ADDR2_18_REG (0x1908)
#define FLTN_LOCAL_ADDR2_19_REG (0x1988)
#define FLTN_LOCAL_ADDR2_20_REG (0x1A08)
#define FLTN_LOCAL_ADDR2_21_REG (0x1A88)
#define FLTN_LOCAL_ADDR2_22_REG (0x1B08)
#define FLTN_LOCAL_ADDR2_23_REG (0x1B88)
#define FLTN_LOCAL_ADDR2_24_REG (0x1C08)
#define FLTN_LOCAL_ADDR2_25_REG (0x1C88)
#define FLTN_LOCAL_ADDR2_26_REG (0x1D08)
#define FLTN_LOCAL_ADDR2_27_REG (0x1D88)
#define FLTN_LOCAL_ADDR2_28_REG (0x1E08)
#define FLTN_LOCAL_ADDR2_29_REG (0x1E88)
#define FLTN_LOCAL_ADDR2_30_REG (0x1F08)
#define FLTN_LOCAL_ADDR2_31_REG (0x1F88)
#define FLTN_LOCAL_ADDR2_32_REG (0x2008)
#define FLTN_LOCAL_ADDR2_33_REG (0x2088)
#define FLTN_LOCAL_ADDR2_34_REG (0x2108)
#define FLTN_LOCAL_ADDR2_35_REG (0x2188)
#define FLTN_LOCAL_ADDR2_36_REG (0x2208)
#define FLTN_LOCAL_ADDR2_37_REG (0x2288)
#define FLTN_LOCAL_ADDR2_38_REG (0x2308)
#define FLTN_LOCAL_ADDR2_39_REG (0x2388)
#define FLTN_LOCAL_ADDR2_40_REG (0x2408)
#define FLTN_LOCAL_ADDR2_41_REG (0x2488)
#define FLTN_LOCAL_ADDR2_42_REG (0x2508)
#define FLTN_LOCAL_ADDR2_43_REG (0x2588)
#define FLTN_LOCAL_ADDR2_44_REG (0x2608)
#define FLTN_LOCAL_ADDR2_45_REG (0x2688)
#define FLTN_LOCAL_ADDR2_46_REG (0x2708)
#define FLTN_LOCAL_ADDR2_47_REG (0x2788)
#define FLTN_LOCAL_ADDR2_48_REG (0x2808)
#define FLTN_LOCAL_ADDR2_49_REG (0x2888)
#define FLTN_LOCAL_ADDR2_50_REG (0x2908)
#define FLTN_LOCAL_ADDR2_51_REG (0x2988)
#define FLTN_LOCAL_ADDR2_52_REG (0x2A08)
#define FLTN_LOCAL_ADDR2_53_REG (0x2A88)
#define FLTN_LOCAL_ADDR2_54_REG (0x2B08)
#define FLTN_LOCAL_ADDR2_55_REG (0x2B88)
#define FLTN_LOCAL_ADDR2_56_REG (0x2C08)
#define FLTN_LOCAL_ADDR2_57_REG (0x2C88)
#define FLTN_LOCAL_ADDR2_58_REG (0x2D08)
#define FLTN_LOCAL_ADDR2_59_REG (0x2D88)
#define FLTN_LOCAL_ADDR2_60_REG (0x2E08)
#define FLTN_LOCAL_ADDR2_61_REG (0x2E88)
#define FLTN_LOCAL_ADDR2_62_REG (0x2F08)
#define FLTN_LOCAL_ADDR2_63_REG (0x2F88)
#define FLTN_LOCAL_ADDR2_64_REG (0x3008)
#define FLTN_LOCAL_ADDR2_65_REG (0x3088)
#define FLTN_LOCAL_ADDR2_66_REG (0x3108)
#define FLTN_LOCAL_ADDR2_67_REG (0x3188)
#define FLTN_LOCAL_ADDR2_68_REG (0x3208)
#define FLTN_LOCAL_ADDR2_69_REG (0x3288)
#define FLTN_LOCAL_ADDR2_70_REG (0x3308)
#define FLTN_LOCAL_ADDR2_71_REG (0x3388)
#define FLTN_LOCAL_ADDR2_72_REG (0x3408)
#define FLTN_LOCAL_ADDR2_73_REG (0x3488)
#define FLTN_LOCAL_ADDR2_74_REG (0x3508)
#define FLTN_LOCAL_ADDR2_75_REG (0x3588)
#define FLTN_LOCAL_ADDR2_76_REG (0x3608)
#define FLTN_LOCAL_ADDR2_77_REG (0x3688)
#define FLTN_LOCAL_ADDR2_78_REG (0x3708)
#define FLTN_LOCAL_ADDR2_79_REG (0x3788)
#define FLTN_LOCAL_ADDR2_80_REG (0x3808)
#define FLTN_LOCAL_ADDR2_81_REG (0x3888)
#define FLTN_LOCAL_ADDR2_82_REG (0x3908)
#define FLTN_LOCAL_ADDR2_83_REG (0x3988)
#define FLTN_LOCAL_ADDR2_84_REG (0x3A08)
#define FLTN_LOCAL_ADDR2_85_REG (0x3A88)
#define FLTN_LOCAL_ADDR2_86_REG (0x3B08)
#define FLTN_LOCAL_ADDR2_87_REG (0x3B88)
#define FLTN_LOCAL_ADDR2_88_REG (0x3C08)
#define FLTN_LOCAL_ADDR2_89_REG (0x3C88)
#define FLTN_LOCAL_ADDR2_90_REG (0x3D08)
#define FLTN_LOCAL_ADDR2_91_REG (0x3D88)
#define FLTN_LOCAL_ADDR2_92_REG (0x3E08)
#define FLTN_LOCAL_ADDR2_93_REG (0x3E88)
#define FLTN_LOCAL_ADDR2_94_REG (0x3F08)
#define FLTN_LOCAL_ADDR2_95_REG (0x3F88)
#define FLTN_LOCAL_ADDR2_96_REG (0x4008)
#define FLTN_LOCAL_ADDR2_97_REG (0x4088)
#define FLTN_LOCAL_ADDR2_98_REG (0x4108)
#define FLTN_LOCAL_ADDR2_99_REG (0x4188)
#define FLTN_LOCAL_ADDR2_100_REG (0x4208)
#define FLTN_LOCAL_ADDR2_101_REG (0x4288)
#define FLTN_LOCAL_ADDR2_102_REG (0x4308)
#define FLTN_LOCAL_ADDR2_103_REG (0x4388)
#define FLTN_LOCAL_ADDR2_104_REG (0x4408)
#define FLTN_LOCAL_ADDR2_105_REG (0x4488)
#define FLTN_LOCAL_ADDR2_106_REG (0x4508)
#define FLTN_LOCAL_ADDR2_107_REG (0x4588)
#define FLTN_LOCAL_ADDR2_108_REG (0x4608)
#define FLTN_LOCAL_ADDR2_109_REG (0x4688)
#define FLTN_LOCAL_ADDR2_110_REG (0x4708)
#define FLTN_LOCAL_ADDR2_111_REG (0x4788)
#define FLTN_LOCAL_ADDR2_112_REG (0x4808)
#define FLTN_LOCAL_ADDR2_113_REG (0x4888)
#define FLTN_LOCAL_ADDR2_114_REG (0x4908)
#define FLTN_LOCAL_ADDR2_115_REG (0x4988)
#define FLTN_LOCAL_ADDR2_116_REG (0x4A08)
#define FLTN_LOCAL_ADDR2_117_REG (0x4A88)
#define FLTN_LOCAL_ADDR2_118_REG (0x4B08)
#define FLTN_LOCAL_ADDR2_119_REG (0x4B88)
#define FLTN_LOCAL_ADDR2_120_REG (0x4C08)
#define FLTN_LOCAL_ADDR2_121_REG (0x4C88)
#define FLTN_LOCAL_ADDR2_122_REG (0x4D08)
#define FLTN_LOCAL_ADDR2_123_REG (0x4D88)
#define FLTN_LOCAL_ADDR2_124_REG (0x4E08)
#define FLTN_LOCAL_ADDR2_125_REG (0x4E88)
#define FLTN_LOCAL_ADDR2_126_REG (0x4F08)
#define FLTN_LOCAL_ADDR2_127_REG (0x4F88)
#define FLTN_LOCAL_ADDR3_0_REG (0x100C)
#define FLTN_LOCAL_ADDR3_1_REG (0x108C)
#define FLTN_LOCAL_ADDR3_2_REG (0x110C)
#define FLTN_LOCAL_ADDR3_3_REG (0x118C)
#define FLTN_LOCAL_ADDR3_4_REG (0x120C)
#define FLTN_LOCAL_ADDR3_5_REG (0x128C)
#define FLTN_LOCAL_ADDR3_6_REG (0x130C)
#define FLTN_LOCAL_ADDR3_7_REG (0x138C)
#define FLTN_LOCAL_ADDR3_8_REG (0x140C)
#define FLTN_LOCAL_ADDR3_9_REG (0x148C)
#define FLTN_LOCAL_ADDR3_10_REG (0x150C)
#define FLTN_LOCAL_ADDR3_11_REG (0x158C)
#define FLTN_LOCAL_ADDR3_12_REG (0x160C)
#define FLTN_LOCAL_ADDR3_13_REG (0x168C)
#define FLTN_LOCAL_ADDR3_14_REG (0x170C)
#define FLTN_LOCAL_ADDR3_15_REG (0x178C)
#define FLTN_LOCAL_ADDR3_16_REG (0x180C)
#define FLTN_LOCAL_ADDR3_17_REG (0x188C)
#define FLTN_LOCAL_ADDR3_18_REG (0x190C)
#define FLTN_LOCAL_ADDR3_19_REG (0x198C)
#define FLTN_LOCAL_ADDR3_20_REG (0x1A0C)
#define FLTN_LOCAL_ADDR3_21_REG (0x1A8C)
#define FLTN_LOCAL_ADDR3_22_REG (0x1B0C)
#define FLTN_LOCAL_ADDR3_23_REG (0x1B8C)
#define FLTN_LOCAL_ADDR3_24_REG (0x1C0C)
#define FLTN_LOCAL_ADDR3_25_REG (0x1C8C)
#define FLTN_LOCAL_ADDR3_26_REG (0x1D0C)
#define FLTN_LOCAL_ADDR3_27_REG (0x1D8C)
#define FLTN_LOCAL_ADDR3_28_REG (0x1E0C)
#define FLTN_LOCAL_ADDR3_29_REG (0x1E8C)
#define FLTN_LOCAL_ADDR3_30_REG (0x1F0C)
#define FLTN_LOCAL_ADDR3_31_REG (0x1F8C)
#define FLTN_LOCAL_ADDR3_32_REG (0x200C)
#define FLTN_LOCAL_ADDR3_33_REG (0x208C)
#define FLTN_LOCAL_ADDR3_34_REG (0x210C)
#define FLTN_LOCAL_ADDR3_35_REG (0x218C)
#define FLTN_LOCAL_ADDR3_36_REG (0x220C)
#define FLTN_LOCAL_ADDR3_37_REG (0x228C)
#define FLTN_LOCAL_ADDR3_38_REG (0x230C)
#define FLTN_LOCAL_ADDR3_39_REG (0x238C)
#define FLTN_LOCAL_ADDR3_40_REG (0x240C)
#define FLTN_LOCAL_ADDR3_41_REG (0x248C)
#define FLTN_LOCAL_ADDR3_42_REG (0x250C)
#define FLTN_LOCAL_ADDR3_43_REG (0x258C)
#define FLTN_LOCAL_ADDR3_44_REG (0x260C)
#define FLTN_LOCAL_ADDR3_45_REG (0x268C)
#define FLTN_LOCAL_ADDR3_46_REG (0x270C)
#define FLTN_LOCAL_ADDR3_47_REG (0x278C)
#define FLTN_LOCAL_ADDR3_48_REG (0x280C)
#define FLTN_LOCAL_ADDR3_49_REG (0x288C)
#define FLTN_LOCAL_ADDR3_50_REG (0x290C)
#define FLTN_LOCAL_ADDR3_51_REG (0x298C)
#define FLTN_LOCAL_ADDR3_52_REG (0x2A0C)
#define FLTN_LOCAL_ADDR3_53_REG (0x2A8C)
#define FLTN_LOCAL_ADDR3_54_REG (0x2B0C)
#define FLTN_LOCAL_ADDR3_55_REG (0x2B8C)
#define FLTN_LOCAL_ADDR3_56_REG (0x2C0C)
#define FLTN_LOCAL_ADDR3_57_REG (0x2C8C)
#define FLTN_LOCAL_ADDR3_58_REG (0x2D0C)
#define FLTN_LOCAL_ADDR3_59_REG (0x2D8C)
#define FLTN_LOCAL_ADDR3_60_REG (0x2E0C)
#define FLTN_LOCAL_ADDR3_61_REG (0x2E8C)
#define FLTN_LOCAL_ADDR3_62_REG (0x2F0C)
#define FLTN_LOCAL_ADDR3_63_REG (0x2F8C)
#define FLTN_LOCAL_ADDR3_64_REG (0x300C)
#define FLTN_LOCAL_ADDR3_65_REG (0x308C)
#define FLTN_LOCAL_ADDR3_66_REG (0x310C)
#define FLTN_LOCAL_ADDR3_67_REG (0x318C)
#define FLTN_LOCAL_ADDR3_68_REG (0x320C)
#define FLTN_LOCAL_ADDR3_69_REG (0x328C)
#define FLTN_LOCAL_ADDR3_70_REG (0x330C)
#define FLTN_LOCAL_ADDR3_71_REG (0x338C)
#define FLTN_LOCAL_ADDR3_72_REG (0x340C)
#define FLTN_LOCAL_ADDR3_73_REG (0x348C)
#define FLTN_LOCAL_ADDR3_74_REG (0x350C)
#define FLTN_LOCAL_ADDR3_75_REG (0x358C)
#define FLTN_LOCAL_ADDR3_76_REG (0x360C)
#define FLTN_LOCAL_ADDR3_77_REG (0x368C)
#define FLTN_LOCAL_ADDR3_78_REG (0x370C)
#define FLTN_LOCAL_ADDR3_79_REG (0x378C)
#define FLTN_LOCAL_ADDR3_80_REG (0x380C)
#define FLTN_LOCAL_ADDR3_81_REG (0x388C)
#define FLTN_LOCAL_ADDR3_82_REG (0x390C)
#define FLTN_LOCAL_ADDR3_83_REG (0x398C)
#define FLTN_LOCAL_ADDR3_84_REG (0x3A0C)
#define FLTN_LOCAL_ADDR3_85_REG (0x3A8C)
#define FLTN_LOCAL_ADDR3_86_REG (0x3B0C)
#define FLTN_LOCAL_ADDR3_87_REG (0x3B8C)
#define FLTN_LOCAL_ADDR3_88_REG (0x3C0C)
#define FLTN_LOCAL_ADDR3_89_REG (0x3C8C)
#define FLTN_LOCAL_ADDR3_90_REG (0x3D0C)
#define FLTN_LOCAL_ADDR3_91_REG (0x3D8C)
#define FLTN_LOCAL_ADDR3_92_REG (0x3E0C)
#define FLTN_LOCAL_ADDR3_93_REG (0x3E8C)
#define FLTN_LOCAL_ADDR3_94_REG (0x3F0C)
#define FLTN_LOCAL_ADDR3_95_REG (0x3F8C)
#define FLTN_LOCAL_ADDR3_96_REG (0x400C)
#define FLTN_LOCAL_ADDR3_97_REG (0x408C)
#define FLTN_LOCAL_ADDR3_98_REG (0x410C)
#define FLTN_LOCAL_ADDR3_99_REG (0x418C)
#define FLTN_LOCAL_ADDR3_100_REG (0x420C)
#define FLTN_LOCAL_ADDR3_101_REG (0x428C)
#define FLTN_LOCAL_ADDR3_102_REG (0x430C)
#define FLTN_LOCAL_ADDR3_103_REG (0x438C)
#define FLTN_LOCAL_ADDR3_104_REG (0x440C)
#define FLTN_LOCAL_ADDR3_105_REG (0x448C)
#define FLTN_LOCAL_ADDR3_106_REG (0x450C)
#define FLTN_LOCAL_ADDR3_107_REG (0x458C)
#define FLTN_LOCAL_ADDR3_108_REG (0x460C)
#define FLTN_LOCAL_ADDR3_109_REG (0x468C)
#define FLTN_LOCAL_ADDR3_110_REG (0x470C)
#define FLTN_LOCAL_ADDR3_111_REG (0x478C)
#define FLTN_LOCAL_ADDR3_112_REG (0x480C)
#define FLTN_LOCAL_ADDR3_113_REG (0x488C)
#define FLTN_LOCAL_ADDR3_114_REG (0x490C)
#define FLTN_LOCAL_ADDR3_115_REG (0x498C)
#define FLTN_LOCAL_ADDR3_116_REG (0x4A0C)
#define FLTN_LOCAL_ADDR3_117_REG (0x4A8C)
#define FLTN_LOCAL_ADDR3_118_REG (0x4B0C)
#define FLTN_LOCAL_ADDR3_119_REG (0x4B8C)
#define FLTN_LOCAL_ADDR3_120_REG (0x4C0C)
#define FLTN_LOCAL_ADDR3_121_REG (0x4C8C)
#define FLTN_LOCAL_ADDR3_122_REG (0x4D0C)
#define FLTN_LOCAL_ADDR3_123_REG (0x4D8C)
#define FLTN_LOCAL_ADDR3_124_REG (0x4E0C)
#define FLTN_LOCAL_ADDR3_125_REG (0x4E8C)
#define FLTN_LOCAL_ADDR3_126_REG (0x4F0C)
#define FLTN_LOCAL_ADDR3_127_REG (0x4F8C)
#define FLTN_REMOTE_ADDR0_0_REG (0x1010)
#define FLTN_REMOTE_ADDR0_1_REG (0x1090)
#define FLTN_REMOTE_ADDR0_2_REG (0x1110)
#define FLTN_REMOTE_ADDR0_3_REG (0x1190)
#define FLTN_REMOTE_ADDR0_4_REG (0x1210)
#define FLTN_REMOTE_ADDR0_5_REG (0x1290)
#define FLTN_REMOTE_ADDR0_6_REG (0x1310)
#define FLTN_REMOTE_ADDR0_7_REG (0x1390)
#define FLTN_REMOTE_ADDR0_8_REG (0x1410)
#define FLTN_REMOTE_ADDR0_9_REG (0x1490)
#define FLTN_REMOTE_ADDR0_10_REG (0x1510)
#define FLTN_REMOTE_ADDR0_11_REG (0x1590)
#define FLTN_REMOTE_ADDR0_12_REG (0x1610)
#define FLTN_REMOTE_ADDR0_13_REG (0x1690)
#define FLTN_REMOTE_ADDR0_14_REG (0x1710)
#define FLTN_REMOTE_ADDR0_15_REG (0x1790)
#define FLTN_REMOTE_ADDR0_16_REG (0x1810)
#define FLTN_REMOTE_ADDR0_17_REG (0x1890)
#define FLTN_REMOTE_ADDR0_18_REG (0x1910)
#define FLTN_REMOTE_ADDR0_19_REG (0x1990)
#define FLTN_REMOTE_ADDR0_20_REG (0x1A10)
#define FLTN_REMOTE_ADDR0_21_REG (0x1A90)
#define FLTN_REMOTE_ADDR0_22_REG (0x1B10)
#define FLTN_REMOTE_ADDR0_23_REG (0x1B90)
#define FLTN_REMOTE_ADDR0_24_REG (0x1C10)
#define FLTN_REMOTE_ADDR0_25_REG (0x1C90)
#define FLTN_REMOTE_ADDR0_26_REG (0x1D10)
#define FLTN_REMOTE_ADDR0_27_REG (0x1D90)
#define FLTN_REMOTE_ADDR0_28_REG (0x1E10)
#define FLTN_REMOTE_ADDR0_29_REG (0x1E90)
#define FLTN_REMOTE_ADDR0_30_REG (0x1F10)
#define FLTN_REMOTE_ADDR0_31_REG (0x1F90)
#define FLTN_REMOTE_ADDR0_32_REG (0x2010)
#define FLTN_REMOTE_ADDR0_33_REG (0x2090)
#define FLTN_REMOTE_ADDR0_34_REG (0x2110)
#define FLTN_REMOTE_ADDR0_35_REG (0x2190)
#define FLTN_REMOTE_ADDR0_36_REG (0x2210)
#define FLTN_REMOTE_ADDR0_37_REG (0x2290)
#define FLTN_REMOTE_ADDR0_38_REG (0x2310)
#define FLTN_REMOTE_ADDR0_39_REG (0x2390)
#define FLTN_REMOTE_ADDR0_40_REG (0x2410)
#define FLTN_REMOTE_ADDR0_41_REG (0x2490)
#define FLTN_REMOTE_ADDR0_42_REG (0x2510)
#define FLTN_REMOTE_ADDR0_43_REG (0x2590)
#define FLTN_REMOTE_ADDR0_44_REG (0x2610)
#define FLTN_REMOTE_ADDR0_45_REG (0x2690)
#define FLTN_REMOTE_ADDR0_46_REG (0x2710)
#define FLTN_REMOTE_ADDR0_47_REG (0x2790)
#define FLTN_REMOTE_ADDR0_48_REG (0x2810)
#define FLTN_REMOTE_ADDR0_49_REG (0x2890)
#define FLTN_REMOTE_ADDR0_50_REG (0x2910)
#define FLTN_REMOTE_ADDR0_51_REG (0x2990)
#define FLTN_REMOTE_ADDR0_52_REG (0x2A10)
#define FLTN_REMOTE_ADDR0_53_REG (0x2A90)
#define FLTN_REMOTE_ADDR0_54_REG (0x2B10)
#define FLTN_REMOTE_ADDR0_55_REG (0x2B90)
#define FLTN_REMOTE_ADDR0_56_REG (0x2C10)
#define FLTN_REMOTE_ADDR0_57_REG (0x2C90)
#define FLTN_REMOTE_ADDR0_58_REG (0x2D10)
#define FLTN_REMOTE_ADDR0_59_REG (0x2D90)
#define FLTN_REMOTE_ADDR0_60_REG (0x2E10)
#define FLTN_REMOTE_ADDR0_61_REG (0x2E90)
#define FLTN_REMOTE_ADDR0_62_REG (0x2F10)
#define FLTN_REMOTE_ADDR0_63_REG (0x2F90)
#define FLTN_REMOTE_ADDR0_64_REG (0x3010)
#define FLTN_REMOTE_ADDR0_65_REG (0x3090)
#define FLTN_REMOTE_ADDR0_66_REG (0x3110)
#define FLTN_REMOTE_ADDR0_67_REG (0x3190)
#define FLTN_REMOTE_ADDR0_68_REG (0x3210)
#define FLTN_REMOTE_ADDR0_69_REG (0x3290)
#define FLTN_REMOTE_ADDR0_70_REG (0x3310)
#define FLTN_REMOTE_ADDR0_71_REG (0x3390)
#define FLTN_REMOTE_ADDR0_72_REG (0x3410)
#define FLTN_REMOTE_ADDR0_73_REG (0x3490)
#define FLTN_REMOTE_ADDR0_74_REG (0x3510)
#define FLTN_REMOTE_ADDR0_75_REG (0x3590)
#define FLTN_REMOTE_ADDR0_76_REG (0x3610)
#define FLTN_REMOTE_ADDR0_77_REG (0x3690)
#define FLTN_REMOTE_ADDR0_78_REG (0x3710)
#define FLTN_REMOTE_ADDR0_79_REG (0x3790)
#define FLTN_REMOTE_ADDR0_80_REG (0x3810)
#define FLTN_REMOTE_ADDR0_81_REG (0x3890)
#define FLTN_REMOTE_ADDR0_82_REG (0x3910)
#define FLTN_REMOTE_ADDR0_83_REG (0x3990)
#define FLTN_REMOTE_ADDR0_84_REG (0x3A10)
#define FLTN_REMOTE_ADDR0_85_REG (0x3A90)
#define FLTN_REMOTE_ADDR0_86_REG (0x3B10)
#define FLTN_REMOTE_ADDR0_87_REG (0x3B90)
#define FLTN_REMOTE_ADDR0_88_REG (0x3C10)
#define FLTN_REMOTE_ADDR0_89_REG (0x3C90)
#define FLTN_REMOTE_ADDR0_90_REG (0x3D10)
#define FLTN_REMOTE_ADDR0_91_REG (0x3D90)
#define FLTN_REMOTE_ADDR0_92_REG (0x3E10)
#define FLTN_REMOTE_ADDR0_93_REG (0x3E90)
#define FLTN_REMOTE_ADDR0_94_REG (0x3F10)
#define FLTN_REMOTE_ADDR0_95_REG (0x3F90)
#define FLTN_REMOTE_ADDR0_96_REG (0x4010)
#define FLTN_REMOTE_ADDR0_97_REG (0x4090)
#define FLTN_REMOTE_ADDR0_98_REG (0x4110)
#define FLTN_REMOTE_ADDR0_99_REG (0x4190)
#define FLTN_REMOTE_ADDR0_100_REG (0x4210)
#define FLTN_REMOTE_ADDR0_101_REG (0x4290)
#define FLTN_REMOTE_ADDR0_102_REG (0x4310)
#define FLTN_REMOTE_ADDR0_103_REG (0x4390)
#define FLTN_REMOTE_ADDR0_104_REG (0x4410)
#define FLTN_REMOTE_ADDR0_105_REG (0x4490)
#define FLTN_REMOTE_ADDR0_106_REG (0x4510)
#define FLTN_REMOTE_ADDR0_107_REG (0x4590)
#define FLTN_REMOTE_ADDR0_108_REG (0x4610)
#define FLTN_REMOTE_ADDR0_109_REG (0x4690)
#define FLTN_REMOTE_ADDR0_110_REG (0x4710)
#define FLTN_REMOTE_ADDR0_111_REG (0x4790)
#define FLTN_REMOTE_ADDR0_112_REG (0x4810)
#define FLTN_REMOTE_ADDR0_113_REG (0x4890)
#define FLTN_REMOTE_ADDR0_114_REG (0x4910)
#define FLTN_REMOTE_ADDR0_115_REG (0x4990)
#define FLTN_REMOTE_ADDR0_116_REG (0x4A10)
#define FLTN_REMOTE_ADDR0_117_REG (0x4A90)
#define FLTN_REMOTE_ADDR0_118_REG (0x4B10)
#define FLTN_REMOTE_ADDR0_119_REG (0x4B90)
#define FLTN_REMOTE_ADDR0_120_REG (0x4C10)
#define FLTN_REMOTE_ADDR0_121_REG (0x4C90)
#define FLTN_REMOTE_ADDR0_122_REG (0x4D10)
#define FLTN_REMOTE_ADDR0_123_REG (0x4D90)
#define FLTN_REMOTE_ADDR0_124_REG (0x4E10)
#define FLTN_REMOTE_ADDR0_125_REG (0x4E90)
#define FLTN_REMOTE_ADDR0_126_REG (0x4F10)
#define FLTN_REMOTE_ADDR0_127_REG (0x4F90)
#define FLTN_REMOTE_ADDR1_0_REG (0x1014)
#define FLTN_REMOTE_ADDR1_1_REG (0x1094)
#define FLTN_REMOTE_ADDR1_2_REG (0x1114)
#define FLTN_REMOTE_ADDR1_3_REG (0x1194)
#define FLTN_REMOTE_ADDR1_4_REG (0x1214)
#define FLTN_REMOTE_ADDR1_5_REG (0x1294)
#define FLTN_REMOTE_ADDR1_6_REG (0x1314)
#define FLTN_REMOTE_ADDR1_7_REG (0x1394)
#define FLTN_REMOTE_ADDR1_8_REG (0x1414)
#define FLTN_REMOTE_ADDR1_9_REG (0x1494)
#define FLTN_REMOTE_ADDR1_10_REG (0x1514)
#define FLTN_REMOTE_ADDR1_11_REG (0x1594)
#define FLTN_REMOTE_ADDR1_12_REG (0x1614)
#define FLTN_REMOTE_ADDR1_13_REG (0x1694)
#define FLTN_REMOTE_ADDR1_14_REG (0x1714)
#define FLTN_REMOTE_ADDR1_15_REG (0x1794)
#define FLTN_REMOTE_ADDR1_16_REG (0x1814)
#define FLTN_REMOTE_ADDR1_17_REG (0x1894)
#define FLTN_REMOTE_ADDR1_18_REG (0x1914)
#define FLTN_REMOTE_ADDR1_19_REG (0x1994)
#define FLTN_REMOTE_ADDR1_20_REG (0x1A14)
#define FLTN_REMOTE_ADDR1_21_REG (0x1A94)
#define FLTN_REMOTE_ADDR1_22_REG (0x1B14)
#define FLTN_REMOTE_ADDR1_23_REG (0x1B94)
#define FLTN_REMOTE_ADDR1_24_REG (0x1C14)
#define FLTN_REMOTE_ADDR1_25_REG (0x1C94)
#define FLTN_REMOTE_ADDR1_26_REG (0x1D14)
#define FLTN_REMOTE_ADDR1_27_REG (0x1D94)
#define FLTN_REMOTE_ADDR1_28_REG (0x1E14)
#define FLTN_REMOTE_ADDR1_29_REG (0x1E94)
#define FLTN_REMOTE_ADDR1_30_REG (0x1F14)
#define FLTN_REMOTE_ADDR1_31_REG (0x1F94)
#define FLTN_REMOTE_ADDR1_32_REG (0x2014)
#define FLTN_REMOTE_ADDR1_33_REG (0x2094)
#define FLTN_REMOTE_ADDR1_34_REG (0x2114)
#define FLTN_REMOTE_ADDR1_35_REG (0x2194)
#define FLTN_REMOTE_ADDR1_36_REG (0x2214)
#define FLTN_REMOTE_ADDR1_37_REG (0x2294)
#define FLTN_REMOTE_ADDR1_38_REG (0x2314)
#define FLTN_REMOTE_ADDR1_39_REG (0x2394)
#define FLTN_REMOTE_ADDR1_40_REG (0x2414)
#define FLTN_REMOTE_ADDR1_41_REG (0x2494)
#define FLTN_REMOTE_ADDR1_42_REG (0x2514)
#define FLTN_REMOTE_ADDR1_43_REG (0x2594)
#define FLTN_REMOTE_ADDR1_44_REG (0x2614)
#define FLTN_REMOTE_ADDR1_45_REG (0x2694)
#define FLTN_REMOTE_ADDR1_46_REG (0x2714)
#define FLTN_REMOTE_ADDR1_47_REG (0x2794)
#define FLTN_REMOTE_ADDR1_48_REG (0x2814)
#define FLTN_REMOTE_ADDR1_49_REG (0x2894)
#define FLTN_REMOTE_ADDR1_50_REG (0x2914)
#define FLTN_REMOTE_ADDR1_51_REG (0x2994)
#define FLTN_REMOTE_ADDR1_52_REG (0x2A14)
#define FLTN_REMOTE_ADDR1_53_REG (0x2A94)
#define FLTN_REMOTE_ADDR1_54_REG (0x2B14)
#define FLTN_REMOTE_ADDR1_55_REG (0x2B94)
#define FLTN_REMOTE_ADDR1_56_REG (0x2C14)
#define FLTN_REMOTE_ADDR1_57_REG (0x2C94)
#define FLTN_REMOTE_ADDR1_58_REG (0x2D14)
#define FLTN_REMOTE_ADDR1_59_REG (0x2D94)
#define FLTN_REMOTE_ADDR1_60_REG (0x2E14)
#define FLTN_REMOTE_ADDR1_61_REG (0x2E94)
#define FLTN_REMOTE_ADDR1_62_REG (0x2F14)
#define FLTN_REMOTE_ADDR1_63_REG (0x2F94)
#define FLTN_REMOTE_ADDR1_64_REG (0x3014)
#define FLTN_REMOTE_ADDR1_65_REG (0x3094)
#define FLTN_REMOTE_ADDR1_66_REG (0x3114)
#define FLTN_REMOTE_ADDR1_67_REG (0x3194)
#define FLTN_REMOTE_ADDR1_68_REG (0x3214)
#define FLTN_REMOTE_ADDR1_69_REG (0x3294)
#define FLTN_REMOTE_ADDR1_70_REG (0x3314)
#define FLTN_REMOTE_ADDR1_71_REG (0x3394)
#define FLTN_REMOTE_ADDR1_72_REG (0x3414)
#define FLTN_REMOTE_ADDR1_73_REG (0x3494)
#define FLTN_REMOTE_ADDR1_74_REG (0x3514)
#define FLTN_REMOTE_ADDR1_75_REG (0x3594)
#define FLTN_REMOTE_ADDR1_76_REG (0x3614)
#define FLTN_REMOTE_ADDR1_77_REG (0x3694)
#define FLTN_REMOTE_ADDR1_78_REG (0x3714)
#define FLTN_REMOTE_ADDR1_79_REG (0x3794)
#define FLTN_REMOTE_ADDR1_80_REG (0x3814)
#define FLTN_REMOTE_ADDR1_81_REG (0x3894)
#define FLTN_REMOTE_ADDR1_82_REG (0x3914)
#define FLTN_REMOTE_ADDR1_83_REG (0x3994)
#define FLTN_REMOTE_ADDR1_84_REG (0x3A14)
#define FLTN_REMOTE_ADDR1_85_REG (0x3A94)
#define FLTN_REMOTE_ADDR1_86_REG (0x3B14)
#define FLTN_REMOTE_ADDR1_87_REG (0x3B94)
#define FLTN_REMOTE_ADDR1_88_REG (0x3C14)
#define FLTN_REMOTE_ADDR1_89_REG (0x3C94)
#define FLTN_REMOTE_ADDR1_90_REG (0x3D14)
#define FLTN_REMOTE_ADDR1_91_REG (0x3D94)
#define FLTN_REMOTE_ADDR1_92_REG (0x3E14)
#define FLTN_REMOTE_ADDR1_93_REG (0x3E94)
#define FLTN_REMOTE_ADDR1_94_REG (0x3F14)
#define FLTN_REMOTE_ADDR1_95_REG (0x3F94)
#define FLTN_REMOTE_ADDR1_96_REG (0x4014)
#define FLTN_REMOTE_ADDR1_97_REG (0x4094)
#define FLTN_REMOTE_ADDR1_98_REG (0x4114)
#define FLTN_REMOTE_ADDR1_99_REG (0x4194)
#define FLTN_REMOTE_ADDR1_100_REG (0x4214)
#define FLTN_REMOTE_ADDR1_101_REG (0x4294)
#define FLTN_REMOTE_ADDR1_102_REG (0x4314)
#define FLTN_REMOTE_ADDR1_103_REG (0x4394)
#define FLTN_REMOTE_ADDR1_104_REG (0x4414)
#define FLTN_REMOTE_ADDR1_105_REG (0x4494)
#define FLTN_REMOTE_ADDR1_106_REG (0x4514)
#define FLTN_REMOTE_ADDR1_107_REG (0x4594)
#define FLTN_REMOTE_ADDR1_108_REG (0x4614)
#define FLTN_REMOTE_ADDR1_109_REG (0x4694)
#define FLTN_REMOTE_ADDR1_110_REG (0x4714)
#define FLTN_REMOTE_ADDR1_111_REG (0x4794)
#define FLTN_REMOTE_ADDR1_112_REG (0x4814)
#define FLTN_REMOTE_ADDR1_113_REG (0x4894)
#define FLTN_REMOTE_ADDR1_114_REG (0x4914)
#define FLTN_REMOTE_ADDR1_115_REG (0x4994)
#define FLTN_REMOTE_ADDR1_116_REG (0x4A14)
#define FLTN_REMOTE_ADDR1_117_REG (0x4A94)
#define FLTN_REMOTE_ADDR1_118_REG (0x4B14)
#define FLTN_REMOTE_ADDR1_119_REG (0x4B94)
#define FLTN_REMOTE_ADDR1_120_REG (0x4C14)
#define FLTN_REMOTE_ADDR1_121_REG (0x4C94)
#define FLTN_REMOTE_ADDR1_122_REG (0x4D14)
#define FLTN_REMOTE_ADDR1_123_REG (0x4D94)
#define FLTN_REMOTE_ADDR1_124_REG (0x4E14)
#define FLTN_REMOTE_ADDR1_125_REG (0x4E94)
#define FLTN_REMOTE_ADDR1_126_REG (0x4F14)
#define FLTN_REMOTE_ADDR1_127_REG (0x4F94)
#define FLTN_REMOTE_ADDR2_0_REG (0x1018)
#define FLTN_REMOTE_ADDR2_1_REG (0x1098)
#define FLTN_REMOTE_ADDR2_2_REG (0x1118)
#define FLTN_REMOTE_ADDR2_3_REG (0x1198)
#define FLTN_REMOTE_ADDR2_4_REG (0x1218)
#define FLTN_REMOTE_ADDR2_5_REG (0x1298)
#define FLTN_REMOTE_ADDR2_6_REG (0x1318)
#define FLTN_REMOTE_ADDR2_7_REG (0x1398)
#define FLTN_REMOTE_ADDR2_8_REG (0x1418)
#define FLTN_REMOTE_ADDR2_9_REG (0x1498)
#define FLTN_REMOTE_ADDR2_10_REG (0x1518)
#define FLTN_REMOTE_ADDR2_11_REG (0x1598)
#define FLTN_REMOTE_ADDR2_12_REG (0x1618)
#define FLTN_REMOTE_ADDR2_13_REG (0x1698)
#define FLTN_REMOTE_ADDR2_14_REG (0x1718)
#define FLTN_REMOTE_ADDR2_15_REG (0x1798)
#define FLTN_REMOTE_ADDR2_16_REG (0x1818)
#define FLTN_REMOTE_ADDR2_17_REG (0x1898)
#define FLTN_REMOTE_ADDR2_18_REG (0x1918)
#define FLTN_REMOTE_ADDR2_19_REG (0x1998)
#define FLTN_REMOTE_ADDR2_20_REG (0x1A18)
#define FLTN_REMOTE_ADDR2_21_REG (0x1A98)
#define FLTN_REMOTE_ADDR2_22_REG (0x1B18)
#define FLTN_REMOTE_ADDR2_23_REG (0x1B98)
#define FLTN_REMOTE_ADDR2_24_REG (0x1C18)
#define FLTN_REMOTE_ADDR2_25_REG (0x1C98)
#define FLTN_REMOTE_ADDR2_26_REG (0x1D18)
#define FLTN_REMOTE_ADDR2_27_REG (0x1D98)
#define FLTN_REMOTE_ADDR2_28_REG (0x1E18)
#define FLTN_REMOTE_ADDR2_29_REG (0x1E98)
#define FLTN_REMOTE_ADDR2_30_REG (0x1F18)
#define FLTN_REMOTE_ADDR2_31_REG (0x1F98)
#define FLTN_REMOTE_ADDR2_32_REG (0x2018)
#define FLTN_REMOTE_ADDR2_33_REG (0x2098)
#define FLTN_REMOTE_ADDR2_34_REG (0x2118)
#define FLTN_REMOTE_ADDR2_35_REG (0x2198)
#define FLTN_REMOTE_ADDR2_36_REG (0x2218)
#define FLTN_REMOTE_ADDR2_37_REG (0x2298)
#define FLTN_REMOTE_ADDR2_38_REG (0x2318)
#define FLTN_REMOTE_ADDR2_39_REG (0x2398)
#define FLTN_REMOTE_ADDR2_40_REG (0x2418)
#define FLTN_REMOTE_ADDR2_41_REG (0x2498)
#define FLTN_REMOTE_ADDR2_42_REG (0x2518)
#define FLTN_REMOTE_ADDR2_43_REG (0x2598)
#define FLTN_REMOTE_ADDR2_44_REG (0x2618)
#define FLTN_REMOTE_ADDR2_45_REG (0x2698)
#define FLTN_REMOTE_ADDR2_46_REG (0x2718)
#define FLTN_REMOTE_ADDR2_47_REG (0x2798)
#define FLTN_REMOTE_ADDR2_48_REG (0x2818)
#define FLTN_REMOTE_ADDR2_49_REG (0x2898)
#define FLTN_REMOTE_ADDR2_50_REG (0x2918)
#define FLTN_REMOTE_ADDR2_51_REG (0x2998)
#define FLTN_REMOTE_ADDR2_52_REG (0x2A18)
#define FLTN_REMOTE_ADDR2_53_REG (0x2A98)
#define FLTN_REMOTE_ADDR2_54_REG (0x2B18)
#define FLTN_REMOTE_ADDR2_55_REG (0x2B98)
#define FLTN_REMOTE_ADDR2_56_REG (0x2C18)
#define FLTN_REMOTE_ADDR2_57_REG (0x2C98)
#define FLTN_REMOTE_ADDR2_58_REG (0x2D18)
#define FLTN_REMOTE_ADDR2_59_REG (0x2D98)
#define FLTN_REMOTE_ADDR2_60_REG (0x2E18)
#define FLTN_REMOTE_ADDR2_61_REG (0x2E98)
#define FLTN_REMOTE_ADDR2_62_REG (0x2F18)
#define FLTN_REMOTE_ADDR2_63_REG (0x2F98)
#define FLTN_REMOTE_ADDR2_64_REG (0x3018)
#define FLTN_REMOTE_ADDR2_65_REG (0x3098)
#define FLTN_REMOTE_ADDR2_66_REG (0x3118)
#define FLTN_REMOTE_ADDR2_67_REG (0x3198)
#define FLTN_REMOTE_ADDR2_68_REG (0x3218)
#define FLTN_REMOTE_ADDR2_69_REG (0x3298)
#define FLTN_REMOTE_ADDR2_70_REG (0x3318)
#define FLTN_REMOTE_ADDR2_71_REG (0x3398)
#define FLTN_REMOTE_ADDR2_72_REG (0x3418)
#define FLTN_REMOTE_ADDR2_73_REG (0x3498)
#define FLTN_REMOTE_ADDR2_74_REG (0x3518)
#define FLTN_REMOTE_ADDR2_75_REG (0x3598)
#define FLTN_REMOTE_ADDR2_76_REG (0x3618)
#define FLTN_REMOTE_ADDR2_77_REG (0x3698)
#define FLTN_REMOTE_ADDR2_78_REG (0x3718)
#define FLTN_REMOTE_ADDR2_79_REG (0x3798)
#define FLTN_REMOTE_ADDR2_80_REG (0x3818)
#define FLTN_REMOTE_ADDR2_81_REG (0x3898)
#define FLTN_REMOTE_ADDR2_82_REG (0x3918)
#define FLTN_REMOTE_ADDR2_83_REG (0x3998)
#define FLTN_REMOTE_ADDR2_84_REG (0x3A18)
#define FLTN_REMOTE_ADDR2_85_REG (0x3A98)
#define FLTN_REMOTE_ADDR2_86_REG (0x3B18)
#define FLTN_REMOTE_ADDR2_87_REG (0x3B98)
#define FLTN_REMOTE_ADDR2_88_REG (0x3C18)
#define FLTN_REMOTE_ADDR2_89_REG (0x3C98)
#define FLTN_REMOTE_ADDR2_90_REG (0x3D18)
#define FLTN_REMOTE_ADDR2_91_REG (0x3D98)
#define FLTN_REMOTE_ADDR2_92_REG (0x3E18)
#define FLTN_REMOTE_ADDR2_93_REG (0x3E98)
#define FLTN_REMOTE_ADDR2_94_REG (0x3F18)
#define FLTN_REMOTE_ADDR2_95_REG (0x3F98)
#define FLTN_REMOTE_ADDR2_96_REG (0x4018)
#define FLTN_REMOTE_ADDR2_97_REG (0x4098)
#define FLTN_REMOTE_ADDR2_98_REG (0x4118)
#define FLTN_REMOTE_ADDR2_99_REG (0x4198)
#define FLTN_REMOTE_ADDR2_100_REG (0x4218)
#define FLTN_REMOTE_ADDR2_101_REG (0x4298)
#define FLTN_REMOTE_ADDR2_102_REG (0x4318)
#define FLTN_REMOTE_ADDR2_103_REG (0x4398)
#define FLTN_REMOTE_ADDR2_104_REG (0x4418)
#define FLTN_REMOTE_ADDR2_105_REG (0x4498)
#define FLTN_REMOTE_ADDR2_106_REG (0x4518)
#define FLTN_REMOTE_ADDR2_107_REG (0x4598)
#define FLTN_REMOTE_ADDR2_108_REG (0x4618)
#define FLTN_REMOTE_ADDR2_109_REG (0x4698)
#define FLTN_REMOTE_ADDR2_110_REG (0x4718)
#define FLTN_REMOTE_ADDR2_111_REG (0x4798)
#define FLTN_REMOTE_ADDR2_112_REG (0x4818)
#define FLTN_REMOTE_ADDR2_113_REG (0x4898)
#define FLTN_REMOTE_ADDR2_114_REG (0x4918)
#define FLTN_REMOTE_ADDR2_115_REG (0x4998)
#define FLTN_REMOTE_ADDR2_116_REG (0x4A18)
#define FLTN_REMOTE_ADDR2_117_REG (0x4A98)
#define FLTN_REMOTE_ADDR2_118_REG (0x4B18)
#define FLTN_REMOTE_ADDR2_119_REG (0x4B98)
#define FLTN_REMOTE_ADDR2_120_REG (0x4C18)
#define FLTN_REMOTE_ADDR2_121_REG (0x4C98)
#define FLTN_REMOTE_ADDR2_122_REG (0x4D18)
#define FLTN_REMOTE_ADDR2_123_REG (0x4D98)
#define FLTN_REMOTE_ADDR2_124_REG (0x4E18)
#define FLTN_REMOTE_ADDR2_125_REG (0x4E98)
#define FLTN_REMOTE_ADDR2_126_REG (0x4F18)
#define FLTN_REMOTE_ADDR2_127_REG (0x4F98)
#define FLTN_REMOTE_ADDR3_0_REG (0x101C)
#define FLTN_REMOTE_ADDR3_1_REG (0x109C)
#define FLTN_REMOTE_ADDR3_2_REG (0x111C)
#define FLTN_REMOTE_ADDR3_3_REG (0x119C)
#define FLTN_REMOTE_ADDR3_4_REG (0x121C)
#define FLTN_REMOTE_ADDR3_5_REG (0x129C)
#define FLTN_REMOTE_ADDR3_6_REG (0x131C)
#define FLTN_REMOTE_ADDR3_7_REG (0x139C)
#define FLTN_REMOTE_ADDR3_8_REG (0x141C)
#define FLTN_REMOTE_ADDR3_9_REG (0x149C)
#define FLTN_REMOTE_ADDR3_10_REG (0x151C)
#define FLTN_REMOTE_ADDR3_11_REG (0x159C)
#define FLTN_REMOTE_ADDR3_12_REG (0x161C)
#define FLTN_REMOTE_ADDR3_13_REG (0x169C)
#define FLTN_REMOTE_ADDR3_14_REG (0x171C)
#define FLTN_REMOTE_ADDR3_15_REG (0x179C)
#define FLTN_REMOTE_ADDR3_16_REG (0x181C)
#define FLTN_REMOTE_ADDR3_17_REG (0x189C)
#define FLTN_REMOTE_ADDR3_18_REG (0x191C)
#define FLTN_REMOTE_ADDR3_19_REG (0x199C)
#define FLTN_REMOTE_ADDR3_20_REG (0x1A1C)
#define FLTN_REMOTE_ADDR3_21_REG (0x1A9C)
#define FLTN_REMOTE_ADDR3_22_REG (0x1B1C)
#define FLTN_REMOTE_ADDR3_23_REG (0x1B9C)
#define FLTN_REMOTE_ADDR3_24_REG (0x1C1C)
#define FLTN_REMOTE_ADDR3_25_REG (0x1C9C)
#define FLTN_REMOTE_ADDR3_26_REG (0x1D1C)
#define FLTN_REMOTE_ADDR3_27_REG (0x1D9C)
#define FLTN_REMOTE_ADDR3_28_REG (0x1E1C)
#define FLTN_REMOTE_ADDR3_29_REG (0x1E9C)
#define FLTN_REMOTE_ADDR3_30_REG (0x1F1C)
#define FLTN_REMOTE_ADDR3_31_REG (0x1F9C)
#define FLTN_REMOTE_ADDR3_32_REG (0x201C)
#define FLTN_REMOTE_ADDR3_33_REG (0x209C)
#define FLTN_REMOTE_ADDR3_34_REG (0x211C)
#define FLTN_REMOTE_ADDR3_35_REG (0x219C)
#define FLTN_REMOTE_ADDR3_36_REG (0x221C)
#define FLTN_REMOTE_ADDR3_37_REG (0x229C)
#define FLTN_REMOTE_ADDR3_38_REG (0x231C)
#define FLTN_REMOTE_ADDR3_39_REG (0x239C)
#define FLTN_REMOTE_ADDR3_40_REG (0x241C)
#define FLTN_REMOTE_ADDR3_41_REG (0x249C)
#define FLTN_REMOTE_ADDR3_42_REG (0x251C)
#define FLTN_REMOTE_ADDR3_43_REG (0x259C)
#define FLTN_REMOTE_ADDR3_44_REG (0x261C)
#define FLTN_REMOTE_ADDR3_45_REG (0x269C)
#define FLTN_REMOTE_ADDR3_46_REG (0x271C)
#define FLTN_REMOTE_ADDR3_47_REG (0x279C)
#define FLTN_REMOTE_ADDR3_48_REG (0x281C)
#define FLTN_REMOTE_ADDR3_49_REG (0x289C)
#define FLTN_REMOTE_ADDR3_50_REG (0x291C)
#define FLTN_REMOTE_ADDR3_51_REG (0x299C)
#define FLTN_REMOTE_ADDR3_52_REG (0x2A1C)
#define FLTN_REMOTE_ADDR3_53_REG (0x2A9C)
#define FLTN_REMOTE_ADDR3_54_REG (0x2B1C)
#define FLTN_REMOTE_ADDR3_55_REG (0x2B9C)
#define FLTN_REMOTE_ADDR3_56_REG (0x2C1C)
#define FLTN_REMOTE_ADDR3_57_REG (0x2C9C)
#define FLTN_REMOTE_ADDR3_58_REG (0x2D1C)
#define FLTN_REMOTE_ADDR3_59_REG (0x2D9C)
#define FLTN_REMOTE_ADDR3_60_REG (0x2E1C)
#define FLTN_REMOTE_ADDR3_61_REG (0x2E9C)
#define FLTN_REMOTE_ADDR3_62_REG (0x2F1C)
#define FLTN_REMOTE_ADDR3_63_REG (0x2F9C)
#define FLTN_REMOTE_ADDR3_64_REG (0x301C)
#define FLTN_REMOTE_ADDR3_65_REG (0x309C)
#define FLTN_REMOTE_ADDR3_66_REG (0x311C)
#define FLTN_REMOTE_ADDR3_67_REG (0x319C)
#define FLTN_REMOTE_ADDR3_68_REG (0x321C)
#define FLTN_REMOTE_ADDR3_69_REG (0x329C)
#define FLTN_REMOTE_ADDR3_70_REG (0x331C)
#define FLTN_REMOTE_ADDR3_71_REG (0x339C)
#define FLTN_REMOTE_ADDR3_72_REG (0x341C)
#define FLTN_REMOTE_ADDR3_73_REG (0x349C)
#define FLTN_REMOTE_ADDR3_74_REG (0x351C)
#define FLTN_REMOTE_ADDR3_75_REG (0x359C)
#define FLTN_REMOTE_ADDR3_76_REG (0x361C)
#define FLTN_REMOTE_ADDR3_77_REG (0x369C)
#define FLTN_REMOTE_ADDR3_78_REG (0x371C)
#define FLTN_REMOTE_ADDR3_79_REG (0x379C)
#define FLTN_REMOTE_ADDR3_80_REG (0x381C)
#define FLTN_REMOTE_ADDR3_81_REG (0x389C)
#define FLTN_REMOTE_ADDR3_82_REG (0x391C)
#define FLTN_REMOTE_ADDR3_83_REG (0x399C)
#define FLTN_REMOTE_ADDR3_84_REG (0x3A1C)
#define FLTN_REMOTE_ADDR3_85_REG (0x3A9C)
#define FLTN_REMOTE_ADDR3_86_REG (0x3B1C)
#define FLTN_REMOTE_ADDR3_87_REG (0x3B9C)
#define FLTN_REMOTE_ADDR3_88_REG (0x3C1C)
#define FLTN_REMOTE_ADDR3_89_REG (0x3C9C)
#define FLTN_REMOTE_ADDR3_90_REG (0x3D1C)
#define FLTN_REMOTE_ADDR3_91_REG (0x3D9C)
#define FLTN_REMOTE_ADDR3_92_REG (0x3E1C)
#define FLTN_REMOTE_ADDR3_93_REG (0x3E9C)
#define FLTN_REMOTE_ADDR3_94_REG (0x3F1C)
#define FLTN_REMOTE_ADDR3_95_REG (0x3F9C)
#define FLTN_REMOTE_ADDR3_96_REG (0x401C)
#define FLTN_REMOTE_ADDR3_97_REG (0x409C)
#define FLTN_REMOTE_ADDR3_98_REG (0x411C)
#define FLTN_REMOTE_ADDR3_99_REG (0x419C)
#define FLTN_REMOTE_ADDR3_100_REG (0x421C)
#define FLTN_REMOTE_ADDR3_101_REG (0x429C)
#define FLTN_REMOTE_ADDR3_102_REG (0x431C)
#define FLTN_REMOTE_ADDR3_103_REG (0x439C)
#define FLTN_REMOTE_ADDR3_104_REG (0x441C)
#define FLTN_REMOTE_ADDR3_105_REG (0x449C)
#define FLTN_REMOTE_ADDR3_106_REG (0x451C)
#define FLTN_REMOTE_ADDR3_107_REG (0x459C)
#define FLTN_REMOTE_ADDR3_108_REG (0x461C)
#define FLTN_REMOTE_ADDR3_109_REG (0x469C)
#define FLTN_REMOTE_ADDR3_110_REG (0x471C)
#define FLTN_REMOTE_ADDR3_111_REG (0x479C)
#define FLTN_REMOTE_ADDR3_112_REG (0x481C)
#define FLTN_REMOTE_ADDR3_113_REG (0x489C)
#define FLTN_REMOTE_ADDR3_114_REG (0x491C)
#define FLTN_REMOTE_ADDR3_115_REG (0x499C)
#define FLTN_REMOTE_ADDR3_116_REG (0x4A1C)
#define FLTN_REMOTE_ADDR3_117_REG (0x4A9C)
#define FLTN_REMOTE_ADDR3_118_REG (0x4B1C)
#define FLTN_REMOTE_ADDR3_119_REG (0x4B9C)
#define FLTN_REMOTE_ADDR3_120_REG (0x4C1C)
#define FLTN_REMOTE_ADDR3_121_REG (0x4C9C)
#define FLTN_REMOTE_ADDR3_122_REG (0x4D1C)
#define FLTN_REMOTE_ADDR3_123_REG (0x4D9C)
#define FLTN_REMOTE_ADDR3_124_REG (0x4E1C)
#define FLTN_REMOTE_ADDR3_125_REG (0x4E9C)
#define FLTN_REMOTE_ADDR3_126_REG (0x4F1C)
#define FLTN_REMOTE_ADDR3_127_REG (0x4F9C)
#define FLTN_REMOTE_ADDR0_MASK_0_REG (0x1020)
#define FLTN_REMOTE_ADDR0_MASK_1_REG (0x10A0)
#define FLTN_REMOTE_ADDR0_MASK_2_REG (0x1120)
#define FLTN_REMOTE_ADDR0_MASK_3_REG (0x11A0)
#define FLTN_REMOTE_ADDR0_MASK_4_REG (0x1220)
#define FLTN_REMOTE_ADDR0_MASK_5_REG (0x12A0)
#define FLTN_REMOTE_ADDR0_MASK_6_REG (0x1320)
#define FLTN_REMOTE_ADDR0_MASK_7_REG (0x13A0)
#define FLTN_REMOTE_ADDR0_MASK_8_REG (0x1420)
#define FLTN_REMOTE_ADDR0_MASK_9_REG (0x14A0)
#define FLTN_REMOTE_ADDR0_MASK_10_REG (0x1520)
#define FLTN_REMOTE_ADDR0_MASK_11_REG (0x15A0)
#define FLTN_REMOTE_ADDR0_MASK_12_REG (0x1620)
#define FLTN_REMOTE_ADDR0_MASK_13_REG (0x16A0)
#define FLTN_REMOTE_ADDR0_MASK_14_REG (0x1720)
#define FLTN_REMOTE_ADDR0_MASK_15_REG (0x17A0)
#define FLTN_REMOTE_ADDR0_MASK_16_REG (0x1820)
#define FLTN_REMOTE_ADDR0_MASK_17_REG (0x18A0)
#define FLTN_REMOTE_ADDR0_MASK_18_REG (0x1920)
#define FLTN_REMOTE_ADDR0_MASK_19_REG (0x19A0)
#define FLTN_REMOTE_ADDR0_MASK_20_REG (0x1A20)
#define FLTN_REMOTE_ADDR0_MASK_21_REG (0x1AA0)
#define FLTN_REMOTE_ADDR0_MASK_22_REG (0x1B20)
#define FLTN_REMOTE_ADDR0_MASK_23_REG (0x1BA0)
#define FLTN_REMOTE_ADDR0_MASK_24_REG (0x1C20)
#define FLTN_REMOTE_ADDR0_MASK_25_REG (0x1CA0)
#define FLTN_REMOTE_ADDR0_MASK_26_REG (0x1D20)
#define FLTN_REMOTE_ADDR0_MASK_27_REG (0x1DA0)
#define FLTN_REMOTE_ADDR0_MASK_28_REG (0x1E20)
#define FLTN_REMOTE_ADDR0_MASK_29_REG (0x1EA0)
#define FLTN_REMOTE_ADDR0_MASK_30_REG (0x1F20)
#define FLTN_REMOTE_ADDR0_MASK_31_REG (0x1FA0)
#define FLTN_REMOTE_ADDR0_MASK_32_REG (0x2020)
#define FLTN_REMOTE_ADDR0_MASK_33_REG (0x20A0)
#define FLTN_REMOTE_ADDR0_MASK_34_REG (0x2120)
#define FLTN_REMOTE_ADDR0_MASK_35_REG (0x21A0)
#define FLTN_REMOTE_ADDR0_MASK_36_REG (0x2220)
#define FLTN_REMOTE_ADDR0_MASK_37_REG (0x22A0)
#define FLTN_REMOTE_ADDR0_MASK_38_REG (0x2320)
#define FLTN_REMOTE_ADDR0_MASK_39_REG (0x23A0)
#define FLTN_REMOTE_ADDR0_MASK_40_REG (0x2420)
#define FLTN_REMOTE_ADDR0_MASK_41_REG (0x24A0)
#define FLTN_REMOTE_ADDR0_MASK_42_REG (0x2520)
#define FLTN_REMOTE_ADDR0_MASK_43_REG (0x25A0)
#define FLTN_REMOTE_ADDR0_MASK_44_REG (0x2620)
#define FLTN_REMOTE_ADDR0_MASK_45_REG (0x26A0)
#define FLTN_REMOTE_ADDR0_MASK_46_REG (0x2720)
#define FLTN_REMOTE_ADDR0_MASK_47_REG (0x27A0)
#define FLTN_REMOTE_ADDR0_MASK_48_REG (0x2820)
#define FLTN_REMOTE_ADDR0_MASK_49_REG (0x28A0)
#define FLTN_REMOTE_ADDR0_MASK_50_REG (0x2920)
#define FLTN_REMOTE_ADDR0_MASK_51_REG (0x29A0)
#define FLTN_REMOTE_ADDR0_MASK_52_REG (0x2A20)
#define FLTN_REMOTE_ADDR0_MASK_53_REG (0x2AA0)
#define FLTN_REMOTE_ADDR0_MASK_54_REG (0x2B20)
#define FLTN_REMOTE_ADDR0_MASK_55_REG (0x2BA0)
#define FLTN_REMOTE_ADDR0_MASK_56_REG (0x2C20)
#define FLTN_REMOTE_ADDR0_MASK_57_REG (0x2CA0)
#define FLTN_REMOTE_ADDR0_MASK_58_REG (0x2D20)
#define FLTN_REMOTE_ADDR0_MASK_59_REG (0x2DA0)
#define FLTN_REMOTE_ADDR0_MASK_60_REG (0x2E20)
#define FLTN_REMOTE_ADDR0_MASK_61_REG (0x2EA0)
#define FLTN_REMOTE_ADDR0_MASK_62_REG (0x2F20)
#define FLTN_REMOTE_ADDR0_MASK_63_REG (0x2FA0)
#define FLTN_REMOTE_ADDR0_MASK_64_REG (0x3020)
#define FLTN_REMOTE_ADDR0_MASK_65_REG (0x30A0)
#define FLTN_REMOTE_ADDR0_MASK_66_REG (0x3120)
#define FLTN_REMOTE_ADDR0_MASK_67_REG (0x31A0)
#define FLTN_REMOTE_ADDR0_MASK_68_REG (0x3220)
#define FLTN_REMOTE_ADDR0_MASK_69_REG (0x32A0)
#define FLTN_REMOTE_ADDR0_MASK_70_REG (0x3320)
#define FLTN_REMOTE_ADDR0_MASK_71_REG (0x33A0)
#define FLTN_REMOTE_ADDR0_MASK_72_REG (0x3420)
#define FLTN_REMOTE_ADDR0_MASK_73_REG (0x34A0)
#define FLTN_REMOTE_ADDR0_MASK_74_REG (0x3520)
#define FLTN_REMOTE_ADDR0_MASK_75_REG (0x35A0)
#define FLTN_REMOTE_ADDR0_MASK_76_REG (0x3620)
#define FLTN_REMOTE_ADDR0_MASK_77_REG (0x36A0)
#define FLTN_REMOTE_ADDR0_MASK_78_REG (0x3720)
#define FLTN_REMOTE_ADDR0_MASK_79_REG (0x37A0)
#define FLTN_REMOTE_ADDR0_MASK_80_REG (0x3820)
#define FLTN_REMOTE_ADDR0_MASK_81_REG (0x38A0)
#define FLTN_REMOTE_ADDR0_MASK_82_REG (0x3920)
#define FLTN_REMOTE_ADDR0_MASK_83_REG (0x39A0)
#define FLTN_REMOTE_ADDR0_MASK_84_REG (0x3A20)
#define FLTN_REMOTE_ADDR0_MASK_85_REG (0x3AA0)
#define FLTN_REMOTE_ADDR0_MASK_86_REG (0x3B20)
#define FLTN_REMOTE_ADDR0_MASK_87_REG (0x3BA0)
#define FLTN_REMOTE_ADDR0_MASK_88_REG (0x3C20)
#define FLTN_REMOTE_ADDR0_MASK_89_REG (0x3CA0)
#define FLTN_REMOTE_ADDR0_MASK_90_REG (0x3D20)
#define FLTN_REMOTE_ADDR0_MASK_91_REG (0x3DA0)
#define FLTN_REMOTE_ADDR0_MASK_92_REG (0x3E20)
#define FLTN_REMOTE_ADDR0_MASK_93_REG (0x3EA0)
#define FLTN_REMOTE_ADDR0_MASK_94_REG (0x3F20)
#define FLTN_REMOTE_ADDR0_MASK_95_REG (0x3FA0)
#define FLTN_REMOTE_ADDR0_MASK_96_REG (0x4020)
#define FLTN_REMOTE_ADDR0_MASK_97_REG (0x40A0)
#define FLTN_REMOTE_ADDR0_MASK_98_REG (0x4120)
#define FLTN_REMOTE_ADDR0_MASK_99_REG (0x41A0)
#define FLTN_REMOTE_ADDR0_MASK_100_REG (0x4220)
#define FLTN_REMOTE_ADDR0_MASK_101_REG (0x42A0)
#define FLTN_REMOTE_ADDR0_MASK_102_REG (0x4320)
#define FLTN_REMOTE_ADDR0_MASK_103_REG (0x43A0)
#define FLTN_REMOTE_ADDR0_MASK_104_REG (0x4420)
#define FLTN_REMOTE_ADDR0_MASK_105_REG (0x44A0)
#define FLTN_REMOTE_ADDR0_MASK_106_REG (0x4520)
#define FLTN_REMOTE_ADDR0_MASK_107_REG (0x45A0)
#define FLTN_REMOTE_ADDR0_MASK_108_REG (0x4620)
#define FLTN_REMOTE_ADDR0_MASK_109_REG (0x46A0)
#define FLTN_REMOTE_ADDR0_MASK_110_REG (0x4720)
#define FLTN_REMOTE_ADDR0_MASK_111_REG (0x47A0)
#define FLTN_REMOTE_ADDR0_MASK_112_REG (0x4820)
#define FLTN_REMOTE_ADDR0_MASK_113_REG (0x48A0)
#define FLTN_REMOTE_ADDR0_MASK_114_REG (0x4920)
#define FLTN_REMOTE_ADDR0_MASK_115_REG (0x49A0)
#define FLTN_REMOTE_ADDR0_MASK_116_REG (0x4A20)
#define FLTN_REMOTE_ADDR0_MASK_117_REG (0x4AA0)
#define FLTN_REMOTE_ADDR0_MASK_118_REG (0x4B20)
#define FLTN_REMOTE_ADDR0_MASK_119_REG (0x4BA0)
#define FLTN_REMOTE_ADDR0_MASK_120_REG (0x4C20)
#define FLTN_REMOTE_ADDR0_MASK_121_REG (0x4CA0)
#define FLTN_REMOTE_ADDR0_MASK_122_REG (0x4D20)
#define FLTN_REMOTE_ADDR0_MASK_123_REG (0x4DA0)
#define FLTN_REMOTE_ADDR0_MASK_124_REG (0x4E20)
#define FLTN_REMOTE_ADDR0_MASK_125_REG (0x4EA0)
#define FLTN_REMOTE_ADDR0_MASK_126_REG (0x4F20)
#define FLTN_REMOTE_ADDR0_MASK_127_REG (0x4FA0)
#define FLTN_REMOTE_ADDR1_MASK_0_REG (0x1024)
#define FLTN_REMOTE_ADDR1_MASK_1_REG (0x10A4)
#define FLTN_REMOTE_ADDR1_MASK_2_REG (0x1124)
#define FLTN_REMOTE_ADDR1_MASK_3_REG (0x11A4)
#define FLTN_REMOTE_ADDR1_MASK_4_REG (0x1224)
#define FLTN_REMOTE_ADDR1_MASK_5_REG (0x12A4)
#define FLTN_REMOTE_ADDR1_MASK_6_REG (0x1324)
#define FLTN_REMOTE_ADDR1_MASK_7_REG (0x13A4)
#define FLTN_REMOTE_ADDR1_MASK_8_REG (0x1424)
#define FLTN_REMOTE_ADDR1_MASK_9_REG (0x14A4)
#define FLTN_REMOTE_ADDR1_MASK_10_REG (0x1524)
#define FLTN_REMOTE_ADDR1_MASK_11_REG (0x15A4)
#define FLTN_REMOTE_ADDR1_MASK_12_REG (0x1624)
#define FLTN_REMOTE_ADDR1_MASK_13_REG (0x16A4)
#define FLTN_REMOTE_ADDR1_MASK_14_REG (0x1724)
#define FLTN_REMOTE_ADDR1_MASK_15_REG (0x17A4)
#define FLTN_REMOTE_ADDR1_MASK_16_REG (0x1824)
#define FLTN_REMOTE_ADDR1_MASK_17_REG (0x18A4)
#define FLTN_REMOTE_ADDR1_MASK_18_REG (0x1924)
#define FLTN_REMOTE_ADDR1_MASK_19_REG (0x19A4)
#define FLTN_REMOTE_ADDR1_MASK_20_REG (0x1A24)
#define FLTN_REMOTE_ADDR1_MASK_21_REG (0x1AA4)
#define FLTN_REMOTE_ADDR1_MASK_22_REG (0x1B24)
#define FLTN_REMOTE_ADDR1_MASK_23_REG (0x1BA4)
#define FLTN_REMOTE_ADDR1_MASK_24_REG (0x1C24)
#define FLTN_REMOTE_ADDR1_MASK_25_REG (0x1CA4)
#define FLTN_REMOTE_ADDR1_MASK_26_REG (0x1D24)
#define FLTN_REMOTE_ADDR1_MASK_27_REG (0x1DA4)
#define FLTN_REMOTE_ADDR1_MASK_28_REG (0x1E24)
#define FLTN_REMOTE_ADDR1_MASK_29_REG (0x1EA4)
#define FLTN_REMOTE_ADDR1_MASK_30_REG (0x1F24)
#define FLTN_REMOTE_ADDR1_MASK_31_REG (0x1FA4)
#define FLTN_REMOTE_ADDR1_MASK_32_REG (0x2024)
#define FLTN_REMOTE_ADDR1_MASK_33_REG (0x20A4)
#define FLTN_REMOTE_ADDR1_MASK_34_REG (0x2124)
#define FLTN_REMOTE_ADDR1_MASK_35_REG (0x21A4)
#define FLTN_REMOTE_ADDR1_MASK_36_REG (0x2224)
#define FLTN_REMOTE_ADDR1_MASK_37_REG (0x22A4)
#define FLTN_REMOTE_ADDR1_MASK_38_REG (0x2324)
#define FLTN_REMOTE_ADDR1_MASK_39_REG (0x23A4)
#define FLTN_REMOTE_ADDR1_MASK_40_REG (0x2424)
#define FLTN_REMOTE_ADDR1_MASK_41_REG (0x24A4)
#define FLTN_REMOTE_ADDR1_MASK_42_REG (0x2524)
#define FLTN_REMOTE_ADDR1_MASK_43_REG (0x25A4)
#define FLTN_REMOTE_ADDR1_MASK_44_REG (0x2624)
#define FLTN_REMOTE_ADDR1_MASK_45_REG (0x26A4)
#define FLTN_REMOTE_ADDR1_MASK_46_REG (0x2724)
#define FLTN_REMOTE_ADDR1_MASK_47_REG (0x27A4)
#define FLTN_REMOTE_ADDR1_MASK_48_REG (0x2824)
#define FLTN_REMOTE_ADDR1_MASK_49_REG (0x28A4)
#define FLTN_REMOTE_ADDR1_MASK_50_REG (0x2924)
#define FLTN_REMOTE_ADDR1_MASK_51_REG (0x29A4)
#define FLTN_REMOTE_ADDR1_MASK_52_REG (0x2A24)
#define FLTN_REMOTE_ADDR1_MASK_53_REG (0x2AA4)
#define FLTN_REMOTE_ADDR1_MASK_54_REG (0x2B24)
#define FLTN_REMOTE_ADDR1_MASK_55_REG (0x2BA4)
#define FLTN_REMOTE_ADDR1_MASK_56_REG (0x2C24)
#define FLTN_REMOTE_ADDR1_MASK_57_REG (0x2CA4)
#define FLTN_REMOTE_ADDR1_MASK_58_REG (0x2D24)
#define FLTN_REMOTE_ADDR1_MASK_59_REG (0x2DA4)
#define FLTN_REMOTE_ADDR1_MASK_60_REG (0x2E24)
#define FLTN_REMOTE_ADDR1_MASK_61_REG (0x2EA4)
#define FLTN_REMOTE_ADDR1_MASK_62_REG (0x2F24)
#define FLTN_REMOTE_ADDR1_MASK_63_REG (0x2FA4)
#define FLTN_REMOTE_ADDR1_MASK_64_REG (0x3024)
#define FLTN_REMOTE_ADDR1_MASK_65_REG (0x30A4)
#define FLTN_REMOTE_ADDR1_MASK_66_REG (0x3124)
#define FLTN_REMOTE_ADDR1_MASK_67_REG (0x31A4)
#define FLTN_REMOTE_ADDR1_MASK_68_REG (0x3224)
#define FLTN_REMOTE_ADDR1_MASK_69_REG (0x32A4)
#define FLTN_REMOTE_ADDR1_MASK_70_REG (0x3324)
#define FLTN_REMOTE_ADDR1_MASK_71_REG (0x33A4)
#define FLTN_REMOTE_ADDR1_MASK_72_REG (0x3424)
#define FLTN_REMOTE_ADDR1_MASK_73_REG (0x34A4)
#define FLTN_REMOTE_ADDR1_MASK_74_REG (0x3524)
#define FLTN_REMOTE_ADDR1_MASK_75_REG (0x35A4)
#define FLTN_REMOTE_ADDR1_MASK_76_REG (0x3624)
#define FLTN_REMOTE_ADDR1_MASK_77_REG (0x36A4)
#define FLTN_REMOTE_ADDR1_MASK_78_REG (0x3724)
#define FLTN_REMOTE_ADDR1_MASK_79_REG (0x37A4)
#define FLTN_REMOTE_ADDR1_MASK_80_REG (0x3824)
#define FLTN_REMOTE_ADDR1_MASK_81_REG (0x38A4)
#define FLTN_REMOTE_ADDR1_MASK_82_REG (0x3924)
#define FLTN_REMOTE_ADDR1_MASK_83_REG (0x39A4)
#define FLTN_REMOTE_ADDR1_MASK_84_REG (0x3A24)
#define FLTN_REMOTE_ADDR1_MASK_85_REG (0x3AA4)
#define FLTN_REMOTE_ADDR1_MASK_86_REG (0x3B24)
#define FLTN_REMOTE_ADDR1_MASK_87_REG (0x3BA4)
#define FLTN_REMOTE_ADDR1_MASK_88_REG (0x3C24)
#define FLTN_REMOTE_ADDR1_MASK_89_REG (0x3CA4)
#define FLTN_REMOTE_ADDR1_MASK_90_REG (0x3D24)
#define FLTN_REMOTE_ADDR1_MASK_91_REG (0x3DA4)
#define FLTN_REMOTE_ADDR1_MASK_92_REG (0x3E24)
#define FLTN_REMOTE_ADDR1_MASK_93_REG (0x3EA4)
#define FLTN_REMOTE_ADDR1_MASK_94_REG (0x3F24)
#define FLTN_REMOTE_ADDR1_MASK_95_REG (0x3FA4)
#define FLTN_REMOTE_ADDR1_MASK_96_REG (0x4024)
#define FLTN_REMOTE_ADDR1_MASK_97_REG (0x40A4)
#define FLTN_REMOTE_ADDR1_MASK_98_REG (0x4124)
#define FLTN_REMOTE_ADDR1_MASK_99_REG (0x41A4)
#define FLTN_REMOTE_ADDR1_MASK_100_REG (0x4224)
#define FLTN_REMOTE_ADDR1_MASK_101_REG (0x42A4)
#define FLTN_REMOTE_ADDR1_MASK_102_REG (0x4324)
#define FLTN_REMOTE_ADDR1_MASK_103_REG (0x43A4)
#define FLTN_REMOTE_ADDR1_MASK_104_REG (0x4424)
#define FLTN_REMOTE_ADDR1_MASK_105_REG (0x44A4)
#define FLTN_REMOTE_ADDR1_MASK_106_REG (0x4524)
#define FLTN_REMOTE_ADDR1_MASK_107_REG (0x45A4)
#define FLTN_REMOTE_ADDR1_MASK_108_REG (0x4624)
#define FLTN_REMOTE_ADDR1_MASK_109_REG (0x46A4)
#define FLTN_REMOTE_ADDR1_MASK_110_REG (0x4724)
#define FLTN_REMOTE_ADDR1_MASK_111_REG (0x47A4)
#define FLTN_REMOTE_ADDR1_MASK_112_REG (0x4824)
#define FLTN_REMOTE_ADDR1_MASK_113_REG (0x48A4)
#define FLTN_REMOTE_ADDR1_MASK_114_REG (0x4924)
#define FLTN_REMOTE_ADDR1_MASK_115_REG (0x49A4)
#define FLTN_REMOTE_ADDR1_MASK_116_REG (0x4A24)
#define FLTN_REMOTE_ADDR1_MASK_117_REG (0x4AA4)
#define FLTN_REMOTE_ADDR1_MASK_118_REG (0x4B24)
#define FLTN_REMOTE_ADDR1_MASK_119_REG (0x4BA4)
#define FLTN_REMOTE_ADDR1_MASK_120_REG (0x4C24)
#define FLTN_REMOTE_ADDR1_MASK_121_REG (0x4CA4)
#define FLTN_REMOTE_ADDR1_MASK_122_REG (0x4D24)
#define FLTN_REMOTE_ADDR1_MASK_123_REG (0x4DA4)
#define FLTN_REMOTE_ADDR1_MASK_124_REG (0x4E24)
#define FLTN_REMOTE_ADDR1_MASK_125_REG (0x4EA4)
#define FLTN_REMOTE_ADDR1_MASK_126_REG (0x4F24)
#define FLTN_REMOTE_ADDR1_MASK_127_REG (0x4FA4)
#define FLTN_REMOTE_ADDR2_MASK_0_REG (0x1028)
#define FLTN_REMOTE_ADDR2_MASK_1_REG (0x10A8)
#define FLTN_REMOTE_ADDR2_MASK_2_REG (0x1128)
#define FLTN_REMOTE_ADDR2_MASK_3_REG (0x11A8)
#define FLTN_REMOTE_ADDR2_MASK_4_REG (0x1228)
#define FLTN_REMOTE_ADDR2_MASK_5_REG (0x12A8)
#define FLTN_REMOTE_ADDR2_MASK_6_REG (0x1328)
#define FLTN_REMOTE_ADDR2_MASK_7_REG (0x13A8)
#define FLTN_REMOTE_ADDR2_MASK_8_REG (0x1428)
#define FLTN_REMOTE_ADDR2_MASK_9_REG (0x14A8)
#define FLTN_REMOTE_ADDR2_MASK_10_REG (0x1528)
#define FLTN_REMOTE_ADDR2_MASK_11_REG (0x15A8)
#define FLTN_REMOTE_ADDR2_MASK_12_REG (0x1628)
#define FLTN_REMOTE_ADDR2_MASK_13_REG (0x16A8)
#define FLTN_REMOTE_ADDR2_MASK_14_REG (0x1728)
#define FLTN_REMOTE_ADDR2_MASK_15_REG (0x17A8)
#define FLTN_REMOTE_ADDR2_MASK_16_REG (0x1828)
#define FLTN_REMOTE_ADDR2_MASK_17_REG (0x18A8)
#define FLTN_REMOTE_ADDR2_MASK_18_REG (0x1928)
#define FLTN_REMOTE_ADDR2_MASK_19_REG (0x19A8)
#define FLTN_REMOTE_ADDR2_MASK_20_REG (0x1A28)
#define FLTN_REMOTE_ADDR2_MASK_21_REG (0x1AA8)
#define FLTN_REMOTE_ADDR2_MASK_22_REG (0x1B28)
#define FLTN_REMOTE_ADDR2_MASK_23_REG (0x1BA8)
#define FLTN_REMOTE_ADDR2_MASK_24_REG (0x1C28)
#define FLTN_REMOTE_ADDR2_MASK_25_REG (0x1CA8)
#define FLTN_REMOTE_ADDR2_MASK_26_REG (0x1D28)
#define FLTN_REMOTE_ADDR2_MASK_27_REG (0x1DA8)
#define FLTN_REMOTE_ADDR2_MASK_28_REG (0x1E28)
#define FLTN_REMOTE_ADDR2_MASK_29_REG (0x1EA8)
#define FLTN_REMOTE_ADDR2_MASK_30_REG (0x1F28)
#define FLTN_REMOTE_ADDR2_MASK_31_REG (0x1FA8)
#define FLTN_REMOTE_ADDR2_MASK_32_REG (0x2028)
#define FLTN_REMOTE_ADDR2_MASK_33_REG (0x20A8)
#define FLTN_REMOTE_ADDR2_MASK_34_REG (0x2128)
#define FLTN_REMOTE_ADDR2_MASK_35_REG (0x21A8)
#define FLTN_REMOTE_ADDR2_MASK_36_REG (0x2228)
#define FLTN_REMOTE_ADDR2_MASK_37_REG (0x22A8)
#define FLTN_REMOTE_ADDR2_MASK_38_REG (0x2328)
#define FLTN_REMOTE_ADDR2_MASK_39_REG (0x23A8)
#define FLTN_REMOTE_ADDR2_MASK_40_REG (0x2428)
#define FLTN_REMOTE_ADDR2_MASK_41_REG (0x24A8)
#define FLTN_REMOTE_ADDR2_MASK_42_REG (0x2528)
#define FLTN_REMOTE_ADDR2_MASK_43_REG (0x25A8)
#define FLTN_REMOTE_ADDR2_MASK_44_REG (0x2628)
#define FLTN_REMOTE_ADDR2_MASK_45_REG (0x26A8)
#define FLTN_REMOTE_ADDR2_MASK_46_REG (0x2728)
#define FLTN_REMOTE_ADDR2_MASK_47_REG (0x27A8)
#define FLTN_REMOTE_ADDR2_MASK_48_REG (0x2828)
#define FLTN_REMOTE_ADDR2_MASK_49_REG (0x28A8)
#define FLTN_REMOTE_ADDR2_MASK_50_REG (0x2928)
#define FLTN_REMOTE_ADDR2_MASK_51_REG (0x29A8)
#define FLTN_REMOTE_ADDR2_MASK_52_REG (0x2A28)
#define FLTN_REMOTE_ADDR2_MASK_53_REG (0x2AA8)
#define FLTN_REMOTE_ADDR2_MASK_54_REG (0x2B28)
#define FLTN_REMOTE_ADDR2_MASK_55_REG (0x2BA8)
#define FLTN_REMOTE_ADDR2_MASK_56_REG (0x2C28)
#define FLTN_REMOTE_ADDR2_MASK_57_REG (0x2CA8)
#define FLTN_REMOTE_ADDR2_MASK_58_REG (0x2D28)
#define FLTN_REMOTE_ADDR2_MASK_59_REG (0x2DA8)
#define FLTN_REMOTE_ADDR2_MASK_60_REG (0x2E28)
#define FLTN_REMOTE_ADDR2_MASK_61_REG (0x2EA8)
#define FLTN_REMOTE_ADDR2_MASK_62_REG (0x2F28)
#define FLTN_REMOTE_ADDR2_MASK_63_REG (0x2FA8)
#define FLTN_REMOTE_ADDR2_MASK_64_REG (0x3028)
#define FLTN_REMOTE_ADDR2_MASK_65_REG (0x30A8)
#define FLTN_REMOTE_ADDR2_MASK_66_REG (0x3128)
#define FLTN_REMOTE_ADDR2_MASK_67_REG (0x31A8)
#define FLTN_REMOTE_ADDR2_MASK_68_REG (0x3228)
#define FLTN_REMOTE_ADDR2_MASK_69_REG (0x32A8)
#define FLTN_REMOTE_ADDR2_MASK_70_REG (0x3328)
#define FLTN_REMOTE_ADDR2_MASK_71_REG (0x33A8)
#define FLTN_REMOTE_ADDR2_MASK_72_REG (0x3428)
#define FLTN_REMOTE_ADDR2_MASK_73_REG (0x34A8)
#define FLTN_REMOTE_ADDR2_MASK_74_REG (0x3528)
#define FLTN_REMOTE_ADDR2_MASK_75_REG (0x35A8)
#define FLTN_REMOTE_ADDR2_MASK_76_REG (0x3628)
#define FLTN_REMOTE_ADDR2_MASK_77_REG (0x36A8)
#define FLTN_REMOTE_ADDR2_MASK_78_REG (0x3728)
#define FLTN_REMOTE_ADDR2_MASK_79_REG (0x37A8)
#define FLTN_REMOTE_ADDR2_MASK_80_REG (0x3828)
#define FLTN_REMOTE_ADDR2_MASK_81_REG (0x38A8)
#define FLTN_REMOTE_ADDR2_MASK_82_REG (0x3928)
#define FLTN_REMOTE_ADDR2_MASK_83_REG (0x39A8)
#define FLTN_REMOTE_ADDR2_MASK_84_REG (0x3A28)
#define FLTN_REMOTE_ADDR2_MASK_85_REG (0x3AA8)
#define FLTN_REMOTE_ADDR2_MASK_86_REG (0x3B28)
#define FLTN_REMOTE_ADDR2_MASK_87_REG (0x3BA8)
#define FLTN_REMOTE_ADDR2_MASK_88_REG (0x3C28)
#define FLTN_REMOTE_ADDR2_MASK_89_REG (0x3CA8)
#define FLTN_REMOTE_ADDR2_MASK_90_REG (0x3D28)
#define FLTN_REMOTE_ADDR2_MASK_91_REG (0x3DA8)
#define FLTN_REMOTE_ADDR2_MASK_92_REG (0x3E28)
#define FLTN_REMOTE_ADDR2_MASK_93_REG (0x3EA8)
#define FLTN_REMOTE_ADDR2_MASK_94_REG (0x3F28)
#define FLTN_REMOTE_ADDR2_MASK_95_REG (0x3FA8)
#define FLTN_REMOTE_ADDR2_MASK_96_REG (0x4028)
#define FLTN_REMOTE_ADDR2_MASK_97_REG (0x40A8)
#define FLTN_REMOTE_ADDR2_MASK_98_REG (0x4128)
#define FLTN_REMOTE_ADDR2_MASK_99_REG (0x41A8)
#define FLTN_REMOTE_ADDR2_MASK_100_REG (0x4228)
#define FLTN_REMOTE_ADDR2_MASK_101_REG (0x42A8)
#define FLTN_REMOTE_ADDR2_MASK_102_REG (0x4328)
#define FLTN_REMOTE_ADDR2_MASK_103_REG (0x43A8)
#define FLTN_REMOTE_ADDR2_MASK_104_REG (0x4428)
#define FLTN_REMOTE_ADDR2_MASK_105_REG (0x44A8)
#define FLTN_REMOTE_ADDR2_MASK_106_REG (0x4528)
#define FLTN_REMOTE_ADDR2_MASK_107_REG (0x45A8)
#define FLTN_REMOTE_ADDR2_MASK_108_REG (0x4628)
#define FLTN_REMOTE_ADDR2_MASK_109_REG (0x46A8)
#define FLTN_REMOTE_ADDR2_MASK_110_REG (0x4728)
#define FLTN_REMOTE_ADDR2_MASK_111_REG (0x47A8)
#define FLTN_REMOTE_ADDR2_MASK_112_REG (0x4828)
#define FLTN_REMOTE_ADDR2_MASK_113_REG (0x48A8)
#define FLTN_REMOTE_ADDR2_MASK_114_REG (0x4928)
#define FLTN_REMOTE_ADDR2_MASK_115_REG (0x49A8)
#define FLTN_REMOTE_ADDR2_MASK_116_REG (0x4A28)
#define FLTN_REMOTE_ADDR2_MASK_117_REG (0x4AA8)
#define FLTN_REMOTE_ADDR2_MASK_118_REG (0x4B28)
#define FLTN_REMOTE_ADDR2_MASK_119_REG (0x4BA8)
#define FLTN_REMOTE_ADDR2_MASK_120_REG (0x4C28)
#define FLTN_REMOTE_ADDR2_MASK_121_REG (0x4CA8)
#define FLTN_REMOTE_ADDR2_MASK_122_REG (0x4D28)
#define FLTN_REMOTE_ADDR2_MASK_123_REG (0x4DA8)
#define FLTN_REMOTE_ADDR2_MASK_124_REG (0x4E28)
#define FLTN_REMOTE_ADDR2_MASK_125_REG (0x4EA8)
#define FLTN_REMOTE_ADDR2_MASK_126_REG (0x4F28)
#define FLTN_REMOTE_ADDR2_MASK_127_REG (0x4FA8)
#define FLTN_REMOTE_ADDR3_MASK_0_REG (0x102C)
#define FLTN_REMOTE_ADDR3_MASK_1_REG (0x10AC)
#define FLTN_REMOTE_ADDR3_MASK_2_REG (0x112C)
#define FLTN_REMOTE_ADDR3_MASK_3_REG (0x11AC)
#define FLTN_REMOTE_ADDR3_MASK_4_REG (0x122C)
#define FLTN_REMOTE_ADDR3_MASK_5_REG (0x12AC)
#define FLTN_REMOTE_ADDR3_MASK_6_REG (0x132C)
#define FLTN_REMOTE_ADDR3_MASK_7_REG (0x13AC)
#define FLTN_REMOTE_ADDR3_MASK_8_REG (0x142C)
#define FLTN_REMOTE_ADDR3_MASK_9_REG (0x14AC)
#define FLTN_REMOTE_ADDR3_MASK_10_REG (0x152C)
#define FLTN_REMOTE_ADDR3_MASK_11_REG (0x15AC)
#define FLTN_REMOTE_ADDR3_MASK_12_REG (0x162C)
#define FLTN_REMOTE_ADDR3_MASK_13_REG (0x16AC)
#define FLTN_REMOTE_ADDR3_MASK_14_REG (0x172C)
#define FLTN_REMOTE_ADDR3_MASK_15_REG (0x17AC)
#define FLTN_REMOTE_ADDR3_MASK_16_REG (0x182C)
#define FLTN_REMOTE_ADDR3_MASK_17_REG (0x18AC)
#define FLTN_REMOTE_ADDR3_MASK_18_REG (0x192C)
#define FLTN_REMOTE_ADDR3_MASK_19_REG (0x19AC)
#define FLTN_REMOTE_ADDR3_MASK_20_REG (0x1A2C)
#define FLTN_REMOTE_ADDR3_MASK_21_REG (0x1AAC)
#define FLTN_REMOTE_ADDR3_MASK_22_REG (0x1B2C)
#define FLTN_REMOTE_ADDR3_MASK_23_REG (0x1BAC)
#define FLTN_REMOTE_ADDR3_MASK_24_REG (0x1C2C)
#define FLTN_REMOTE_ADDR3_MASK_25_REG (0x1CAC)
#define FLTN_REMOTE_ADDR3_MASK_26_REG (0x1D2C)
#define FLTN_REMOTE_ADDR3_MASK_27_REG (0x1DAC)
#define FLTN_REMOTE_ADDR3_MASK_28_REG (0x1E2C)
#define FLTN_REMOTE_ADDR3_MASK_29_REG (0x1EAC)
#define FLTN_REMOTE_ADDR3_MASK_30_REG (0x1F2C)
#define FLTN_REMOTE_ADDR3_MASK_31_REG (0x1FAC)
#define FLTN_REMOTE_ADDR3_MASK_32_REG (0x202C)
#define FLTN_REMOTE_ADDR3_MASK_33_REG (0x20AC)
#define FLTN_REMOTE_ADDR3_MASK_34_REG (0x212C)
#define FLTN_REMOTE_ADDR3_MASK_35_REG (0x21AC)
#define FLTN_REMOTE_ADDR3_MASK_36_REG (0x222C)
#define FLTN_REMOTE_ADDR3_MASK_37_REG (0x22AC)
#define FLTN_REMOTE_ADDR3_MASK_38_REG (0x232C)
#define FLTN_REMOTE_ADDR3_MASK_39_REG (0x23AC)
#define FLTN_REMOTE_ADDR3_MASK_40_REG (0x242C)
#define FLTN_REMOTE_ADDR3_MASK_41_REG (0x24AC)
#define FLTN_REMOTE_ADDR3_MASK_42_REG (0x252C)
#define FLTN_REMOTE_ADDR3_MASK_43_REG (0x25AC)
#define FLTN_REMOTE_ADDR3_MASK_44_REG (0x262C)
#define FLTN_REMOTE_ADDR3_MASK_45_REG (0x26AC)
#define FLTN_REMOTE_ADDR3_MASK_46_REG (0x272C)
#define FLTN_REMOTE_ADDR3_MASK_47_REG (0x27AC)
#define FLTN_REMOTE_ADDR3_MASK_48_REG (0x282C)
#define FLTN_REMOTE_ADDR3_MASK_49_REG (0x28AC)
#define FLTN_REMOTE_ADDR3_MASK_50_REG (0x292C)
#define FLTN_REMOTE_ADDR3_MASK_51_REG (0x29AC)
#define FLTN_REMOTE_ADDR3_MASK_52_REG (0x2A2C)
#define FLTN_REMOTE_ADDR3_MASK_53_REG (0x2AAC)
#define FLTN_REMOTE_ADDR3_MASK_54_REG (0x2B2C)
#define FLTN_REMOTE_ADDR3_MASK_55_REG (0x2BAC)
#define FLTN_REMOTE_ADDR3_MASK_56_REG (0x2C2C)
#define FLTN_REMOTE_ADDR3_MASK_57_REG (0x2CAC)
#define FLTN_REMOTE_ADDR3_MASK_58_REG (0x2D2C)
#define FLTN_REMOTE_ADDR3_MASK_59_REG (0x2DAC)
#define FLTN_REMOTE_ADDR3_MASK_60_REG (0x2E2C)
#define FLTN_REMOTE_ADDR3_MASK_61_REG (0x2EAC)
#define FLTN_REMOTE_ADDR3_MASK_62_REG (0x2F2C)
#define FLTN_REMOTE_ADDR3_MASK_63_REG (0x2FAC)
#define FLTN_REMOTE_ADDR3_MASK_64_REG (0x302C)
#define FLTN_REMOTE_ADDR3_MASK_65_REG (0x30AC)
#define FLTN_REMOTE_ADDR3_MASK_66_REG (0x312C)
#define FLTN_REMOTE_ADDR3_MASK_67_REG (0x31AC)
#define FLTN_REMOTE_ADDR3_MASK_68_REG (0x322C)
#define FLTN_REMOTE_ADDR3_MASK_69_REG (0x32AC)
#define FLTN_REMOTE_ADDR3_MASK_70_REG (0x332C)
#define FLTN_REMOTE_ADDR3_MASK_71_REG (0x33AC)
#define FLTN_REMOTE_ADDR3_MASK_72_REG (0x342C)
#define FLTN_REMOTE_ADDR3_MASK_73_REG (0x34AC)
#define FLTN_REMOTE_ADDR3_MASK_74_REG (0x352C)
#define FLTN_REMOTE_ADDR3_MASK_75_REG (0x35AC)
#define FLTN_REMOTE_ADDR3_MASK_76_REG (0x362C)
#define FLTN_REMOTE_ADDR3_MASK_77_REG (0x36AC)
#define FLTN_REMOTE_ADDR3_MASK_78_REG (0x372C)
#define FLTN_REMOTE_ADDR3_MASK_79_REG (0x37AC)
#define FLTN_REMOTE_ADDR3_MASK_80_REG (0x382C)
#define FLTN_REMOTE_ADDR3_MASK_81_REG (0x38AC)
#define FLTN_REMOTE_ADDR3_MASK_82_REG (0x392C)
#define FLTN_REMOTE_ADDR3_MASK_83_REG (0x39AC)
#define FLTN_REMOTE_ADDR3_MASK_84_REG (0x3A2C)
#define FLTN_REMOTE_ADDR3_MASK_85_REG (0x3AAC)
#define FLTN_REMOTE_ADDR3_MASK_86_REG (0x3B2C)
#define FLTN_REMOTE_ADDR3_MASK_87_REG (0x3BAC)
#define FLTN_REMOTE_ADDR3_MASK_88_REG (0x3C2C)
#define FLTN_REMOTE_ADDR3_MASK_89_REG (0x3CAC)
#define FLTN_REMOTE_ADDR3_MASK_90_REG (0x3D2C)
#define FLTN_REMOTE_ADDR3_MASK_91_REG (0x3DAC)
#define FLTN_REMOTE_ADDR3_MASK_92_REG (0x3E2C)
#define FLTN_REMOTE_ADDR3_MASK_93_REG (0x3EAC)
#define FLTN_REMOTE_ADDR3_MASK_94_REG (0x3F2C)
#define FLTN_REMOTE_ADDR3_MASK_95_REG (0x3FAC)
#define FLTN_REMOTE_ADDR3_MASK_96_REG (0x402C)
#define FLTN_REMOTE_ADDR3_MASK_97_REG (0x40AC)
#define FLTN_REMOTE_ADDR3_MASK_98_REG (0x412C)
#define FLTN_REMOTE_ADDR3_MASK_99_REG (0x41AC)
#define FLTN_REMOTE_ADDR3_MASK_100_REG (0x422C)
#define FLTN_REMOTE_ADDR3_MASK_101_REG (0x42AC)
#define FLTN_REMOTE_ADDR3_MASK_102_REG (0x432C)
#define FLTN_REMOTE_ADDR3_MASK_103_REG (0x43AC)
#define FLTN_REMOTE_ADDR3_MASK_104_REG (0x442C)
#define FLTN_REMOTE_ADDR3_MASK_105_REG (0x44AC)
#define FLTN_REMOTE_ADDR3_MASK_106_REG (0x452C)
#define FLTN_REMOTE_ADDR3_MASK_107_REG (0x45AC)
#define FLTN_REMOTE_ADDR3_MASK_108_REG (0x462C)
#define FLTN_REMOTE_ADDR3_MASK_109_REG (0x46AC)
#define FLTN_REMOTE_ADDR3_MASK_110_REG (0x472C)
#define FLTN_REMOTE_ADDR3_MASK_111_REG (0x47AC)
#define FLTN_REMOTE_ADDR3_MASK_112_REG (0x482C)
#define FLTN_REMOTE_ADDR3_MASK_113_REG (0x48AC)
#define FLTN_REMOTE_ADDR3_MASK_114_REG (0x492C)
#define FLTN_REMOTE_ADDR3_MASK_115_REG (0x49AC)
#define FLTN_REMOTE_ADDR3_MASK_116_REG (0x4A2C)
#define FLTN_REMOTE_ADDR3_MASK_117_REG (0x4AAC)
#define FLTN_REMOTE_ADDR3_MASK_118_REG (0x4B2C)
#define FLTN_REMOTE_ADDR3_MASK_119_REG (0x4BAC)
#define FLTN_REMOTE_ADDR3_MASK_120_REG (0x4C2C)
#define FLTN_REMOTE_ADDR3_MASK_121_REG (0x4CAC)
#define FLTN_REMOTE_ADDR3_MASK_122_REG (0x4D2C)
#define FLTN_REMOTE_ADDR3_MASK_123_REG (0x4DAC)
#define FLTN_REMOTE_ADDR3_MASK_124_REG (0x4E2C)
#define FLTN_REMOTE_ADDR3_MASK_125_REG (0x4EAC)
#define FLTN_REMOTE_ADDR3_MASK_126_REG (0x4F2C)
#define FLTN_REMOTE_ADDR3_MASK_127_REG (0x4FAC)
#define FLTN_LOCAL_PORT_0_REG (0x1030)
#define FLTN_LOCAL_PORT_1_REG (0x10B0)
#define FLTN_LOCAL_PORT_2_REG (0x1130)
#define FLTN_LOCAL_PORT_3_REG (0x11B0)
#define FLTN_LOCAL_PORT_4_REG (0x1230)
#define FLTN_LOCAL_PORT_5_REG (0x12B0)
#define FLTN_LOCAL_PORT_6_REG (0x1330)
#define FLTN_LOCAL_PORT_7_REG (0x13B0)
#define FLTN_LOCAL_PORT_8_REG (0x1430)
#define FLTN_LOCAL_PORT_9_REG (0x14B0)
#define FLTN_LOCAL_PORT_10_REG (0x1530)
#define FLTN_LOCAL_PORT_11_REG (0x15B0)
#define FLTN_LOCAL_PORT_12_REG (0x1630)
#define FLTN_LOCAL_PORT_13_REG (0x16B0)
#define FLTN_LOCAL_PORT_14_REG (0x1730)
#define FLTN_LOCAL_PORT_15_REG (0x17B0)
#define FLTN_LOCAL_PORT_16_REG (0x1830)
#define FLTN_LOCAL_PORT_17_REG (0x18B0)
#define FLTN_LOCAL_PORT_18_REG (0x1930)
#define FLTN_LOCAL_PORT_19_REG (0x19B0)
#define FLTN_LOCAL_PORT_20_REG (0x1A30)
#define FLTN_LOCAL_PORT_21_REG (0x1AB0)
#define FLTN_LOCAL_PORT_22_REG (0x1B30)
#define FLTN_LOCAL_PORT_23_REG (0x1BB0)
#define FLTN_LOCAL_PORT_24_REG (0x1C30)
#define FLTN_LOCAL_PORT_25_REG (0x1CB0)
#define FLTN_LOCAL_PORT_26_REG (0x1D30)
#define FLTN_LOCAL_PORT_27_REG (0x1DB0)
#define FLTN_LOCAL_PORT_28_REG (0x1E30)
#define FLTN_LOCAL_PORT_29_REG (0x1EB0)
#define FLTN_LOCAL_PORT_30_REG (0x1F30)
#define FLTN_LOCAL_PORT_31_REG (0x1FB0)
#define FLTN_LOCAL_PORT_32_REG (0x2030)
#define FLTN_LOCAL_PORT_33_REG (0x20B0)
#define FLTN_LOCAL_PORT_34_REG (0x2130)
#define FLTN_LOCAL_PORT_35_REG (0x21B0)
#define FLTN_LOCAL_PORT_36_REG (0x2230)
#define FLTN_LOCAL_PORT_37_REG (0x22B0)
#define FLTN_LOCAL_PORT_38_REG (0x2330)
#define FLTN_LOCAL_PORT_39_REG (0x23B0)
#define FLTN_LOCAL_PORT_40_REG (0x2430)
#define FLTN_LOCAL_PORT_41_REG (0x24B0)
#define FLTN_LOCAL_PORT_42_REG (0x2530)
#define FLTN_LOCAL_PORT_43_REG (0x25B0)
#define FLTN_LOCAL_PORT_44_REG (0x2630)
#define FLTN_LOCAL_PORT_45_REG (0x26B0)
#define FLTN_LOCAL_PORT_46_REG (0x2730)
#define FLTN_LOCAL_PORT_47_REG (0x27B0)
#define FLTN_LOCAL_PORT_48_REG (0x2830)
#define FLTN_LOCAL_PORT_49_REG (0x28B0)
#define FLTN_LOCAL_PORT_50_REG (0x2930)
#define FLTN_LOCAL_PORT_51_REG (0x29B0)
#define FLTN_LOCAL_PORT_52_REG (0x2A30)
#define FLTN_LOCAL_PORT_53_REG (0x2AB0)
#define FLTN_LOCAL_PORT_54_REG (0x2B30)
#define FLTN_LOCAL_PORT_55_REG (0x2BB0)
#define FLTN_LOCAL_PORT_56_REG (0x2C30)
#define FLTN_LOCAL_PORT_57_REG (0x2CB0)
#define FLTN_LOCAL_PORT_58_REG (0x2D30)
#define FLTN_LOCAL_PORT_59_REG (0x2DB0)
#define FLTN_LOCAL_PORT_60_REG (0x2E30)
#define FLTN_LOCAL_PORT_61_REG (0x2EB0)
#define FLTN_LOCAL_PORT_62_REG (0x2F30)
#define FLTN_LOCAL_PORT_63_REG (0x2FB0)
#define FLTN_LOCAL_PORT_64_REG (0x3030)
#define FLTN_LOCAL_PORT_65_REG (0x30B0)
#define FLTN_LOCAL_PORT_66_REG (0x3130)
#define FLTN_LOCAL_PORT_67_REG (0x31B0)
#define FLTN_LOCAL_PORT_68_REG (0x3230)
#define FLTN_LOCAL_PORT_69_REG (0x32B0)
#define FLTN_LOCAL_PORT_70_REG (0x3330)
#define FLTN_LOCAL_PORT_71_REG (0x33B0)
#define FLTN_LOCAL_PORT_72_REG (0x3430)
#define FLTN_LOCAL_PORT_73_REG (0x34B0)
#define FLTN_LOCAL_PORT_74_REG (0x3530)
#define FLTN_LOCAL_PORT_75_REG (0x35B0)
#define FLTN_LOCAL_PORT_76_REG (0x3630)
#define FLTN_LOCAL_PORT_77_REG (0x36B0)
#define FLTN_LOCAL_PORT_78_REG (0x3730)
#define FLTN_LOCAL_PORT_79_REG (0x37B0)
#define FLTN_LOCAL_PORT_80_REG (0x3830)
#define FLTN_LOCAL_PORT_81_REG (0x38B0)
#define FLTN_LOCAL_PORT_82_REG (0x3930)
#define FLTN_LOCAL_PORT_83_REG (0x39B0)
#define FLTN_LOCAL_PORT_84_REG (0x3A30)
#define FLTN_LOCAL_PORT_85_REG (0x3AB0)
#define FLTN_LOCAL_PORT_86_REG (0x3B30)
#define FLTN_LOCAL_PORT_87_REG (0x3BB0)
#define FLTN_LOCAL_PORT_88_REG (0x3C30)
#define FLTN_LOCAL_PORT_89_REG (0x3CB0)
#define FLTN_LOCAL_PORT_90_REG (0x3D30)
#define FLTN_LOCAL_PORT_91_REG (0x3DB0)
#define FLTN_LOCAL_PORT_92_REG (0x3E30)
#define FLTN_LOCAL_PORT_93_REG (0x3EB0)
#define FLTN_LOCAL_PORT_94_REG (0x3F30)
#define FLTN_LOCAL_PORT_95_REG (0x3FB0)
#define FLTN_LOCAL_PORT_96_REG (0x4030)
#define FLTN_LOCAL_PORT_97_REG (0x40B0)
#define FLTN_LOCAL_PORT_98_REG (0x4130)
#define FLTN_LOCAL_PORT_99_REG (0x41B0)
#define FLTN_LOCAL_PORT_100_REG (0x4230)
#define FLTN_LOCAL_PORT_101_REG (0x42B0)
#define FLTN_LOCAL_PORT_102_REG (0x4330)
#define FLTN_LOCAL_PORT_103_REG (0x43B0)
#define FLTN_LOCAL_PORT_104_REG (0x4430)
#define FLTN_LOCAL_PORT_105_REG (0x44B0)
#define FLTN_LOCAL_PORT_106_REG (0x4530)
#define FLTN_LOCAL_PORT_107_REG (0x45B0)
#define FLTN_LOCAL_PORT_108_REG (0x4630)
#define FLTN_LOCAL_PORT_109_REG (0x46B0)
#define FLTN_LOCAL_PORT_110_REG (0x4730)
#define FLTN_LOCAL_PORT_111_REG (0x47B0)
#define FLTN_LOCAL_PORT_112_REG (0x4830)
#define FLTN_LOCAL_PORT_113_REG (0x48B0)
#define FLTN_LOCAL_PORT_114_REG (0x4930)
#define FLTN_LOCAL_PORT_115_REG (0x49B0)
#define FLTN_LOCAL_PORT_116_REG (0x4A30)
#define FLTN_LOCAL_PORT_117_REG (0x4AB0)
#define FLTN_LOCAL_PORT_118_REG (0x4B30)
#define FLTN_LOCAL_PORT_119_REG (0x4BB0)
#define FLTN_LOCAL_PORT_120_REG (0x4C30)
#define FLTN_LOCAL_PORT_121_REG (0x4CB0)
#define FLTN_LOCAL_PORT_122_REG (0x4D30)
#define FLTN_LOCAL_PORT_123_REG (0x4DB0)
#define FLTN_LOCAL_PORT_124_REG (0x4E30)
#define FLTN_LOCAL_PORT_125_REG (0x4EB0)
#define FLTN_LOCAL_PORT_126_REG (0x4F30)
#define FLTN_LOCAL_PORT_127_REG (0x4FB0)
#define FLTN_REMOTE_PORT_0_REG (0x1034)
#define FLTN_REMOTE_PORT_1_REG (0x10B4)
#define FLTN_REMOTE_PORT_2_REG (0x1134)
#define FLTN_REMOTE_PORT_3_REG (0x11B4)
#define FLTN_REMOTE_PORT_4_REG (0x1234)
#define FLTN_REMOTE_PORT_5_REG (0x12B4)
#define FLTN_REMOTE_PORT_6_REG (0x1334)
#define FLTN_REMOTE_PORT_7_REG (0x13B4)
#define FLTN_REMOTE_PORT_8_REG (0x1434)
#define FLTN_REMOTE_PORT_9_REG (0x14B4)
#define FLTN_REMOTE_PORT_10_REG (0x1534)
#define FLTN_REMOTE_PORT_11_REG (0x15B4)
#define FLTN_REMOTE_PORT_12_REG (0x1634)
#define FLTN_REMOTE_PORT_13_REG (0x16B4)
#define FLTN_REMOTE_PORT_14_REG (0x1734)
#define FLTN_REMOTE_PORT_15_REG (0x17B4)
#define FLTN_REMOTE_PORT_16_REG (0x1834)
#define FLTN_REMOTE_PORT_17_REG (0x18B4)
#define FLTN_REMOTE_PORT_18_REG (0x1934)
#define FLTN_REMOTE_PORT_19_REG (0x19B4)
#define FLTN_REMOTE_PORT_20_REG (0x1A34)
#define FLTN_REMOTE_PORT_21_REG (0x1AB4)
#define FLTN_REMOTE_PORT_22_REG (0x1B34)
#define FLTN_REMOTE_PORT_23_REG (0x1BB4)
#define FLTN_REMOTE_PORT_24_REG (0x1C34)
#define FLTN_REMOTE_PORT_25_REG (0x1CB4)
#define FLTN_REMOTE_PORT_26_REG (0x1D34)
#define FLTN_REMOTE_PORT_27_REG (0x1DB4)
#define FLTN_REMOTE_PORT_28_REG (0x1E34)
#define FLTN_REMOTE_PORT_29_REG (0x1EB4)
#define FLTN_REMOTE_PORT_30_REG (0x1F34)
#define FLTN_REMOTE_PORT_31_REG (0x1FB4)
#define FLTN_REMOTE_PORT_32_REG (0x2034)
#define FLTN_REMOTE_PORT_33_REG (0x20B4)
#define FLTN_REMOTE_PORT_34_REG (0x2134)
#define FLTN_REMOTE_PORT_35_REG (0x21B4)
#define FLTN_REMOTE_PORT_36_REG (0x2234)
#define FLTN_REMOTE_PORT_37_REG (0x22B4)
#define FLTN_REMOTE_PORT_38_REG (0x2334)
#define FLTN_REMOTE_PORT_39_REG (0x23B4)
#define FLTN_REMOTE_PORT_40_REG (0x2434)
#define FLTN_REMOTE_PORT_41_REG (0x24B4)
#define FLTN_REMOTE_PORT_42_REG (0x2534)
#define FLTN_REMOTE_PORT_43_REG (0x25B4)
#define FLTN_REMOTE_PORT_44_REG (0x2634)
#define FLTN_REMOTE_PORT_45_REG (0x26B4)
#define FLTN_REMOTE_PORT_46_REG (0x2734)
#define FLTN_REMOTE_PORT_47_REG (0x27B4)
#define FLTN_REMOTE_PORT_48_REG (0x2834)
#define FLTN_REMOTE_PORT_49_REG (0x28B4)
#define FLTN_REMOTE_PORT_50_REG (0x2934)
#define FLTN_REMOTE_PORT_51_REG (0x29B4)
#define FLTN_REMOTE_PORT_52_REG (0x2A34)
#define FLTN_REMOTE_PORT_53_REG (0x2AB4)
#define FLTN_REMOTE_PORT_54_REG (0x2B34)
#define FLTN_REMOTE_PORT_55_REG (0x2BB4)
#define FLTN_REMOTE_PORT_56_REG (0x2C34)
#define FLTN_REMOTE_PORT_57_REG (0x2CB4)
#define FLTN_REMOTE_PORT_58_REG (0x2D34)
#define FLTN_REMOTE_PORT_59_REG (0x2DB4)
#define FLTN_REMOTE_PORT_60_REG (0x2E34)
#define FLTN_REMOTE_PORT_61_REG (0x2EB4)
#define FLTN_REMOTE_PORT_62_REG (0x2F34)
#define FLTN_REMOTE_PORT_63_REG (0x2FB4)
#define FLTN_REMOTE_PORT_64_REG (0x3034)
#define FLTN_REMOTE_PORT_65_REG (0x30B4)
#define FLTN_REMOTE_PORT_66_REG (0x3134)
#define FLTN_REMOTE_PORT_67_REG (0x31B4)
#define FLTN_REMOTE_PORT_68_REG (0x3234)
#define FLTN_REMOTE_PORT_69_REG (0x32B4)
#define FLTN_REMOTE_PORT_70_REG (0x3334)
#define FLTN_REMOTE_PORT_71_REG (0x33B4)
#define FLTN_REMOTE_PORT_72_REG (0x3434)
#define FLTN_REMOTE_PORT_73_REG (0x34B4)
#define FLTN_REMOTE_PORT_74_REG (0x3534)
#define FLTN_REMOTE_PORT_75_REG (0x35B4)
#define FLTN_REMOTE_PORT_76_REG (0x3634)
#define FLTN_REMOTE_PORT_77_REG (0x36B4)
#define FLTN_REMOTE_PORT_78_REG (0x3734)
#define FLTN_REMOTE_PORT_79_REG (0x37B4)
#define FLTN_REMOTE_PORT_80_REG (0x3834)
#define FLTN_REMOTE_PORT_81_REG (0x38B4)
#define FLTN_REMOTE_PORT_82_REG (0x3934)
#define FLTN_REMOTE_PORT_83_REG (0x39B4)
#define FLTN_REMOTE_PORT_84_REG (0x3A34)
#define FLTN_REMOTE_PORT_85_REG (0x3AB4)
#define FLTN_REMOTE_PORT_86_REG (0x3B34)
#define FLTN_REMOTE_PORT_87_REG (0x3BB4)
#define FLTN_REMOTE_PORT_88_REG (0x3C34)
#define FLTN_REMOTE_PORT_89_REG (0x3CB4)
#define FLTN_REMOTE_PORT_90_REG (0x3D34)
#define FLTN_REMOTE_PORT_91_REG (0x3DB4)
#define FLTN_REMOTE_PORT_92_REG (0x3E34)
#define FLTN_REMOTE_PORT_93_REG (0x3EB4)
#define FLTN_REMOTE_PORT_94_REG (0x3F34)
#define FLTN_REMOTE_PORT_95_REG (0x3FB4)
#define FLTN_REMOTE_PORT_96_REG (0x4034)
#define FLTN_REMOTE_PORT_97_REG (0x40B4)
#define FLTN_REMOTE_PORT_98_REG (0x4134)
#define FLTN_REMOTE_PORT_99_REG (0x41B4)
#define FLTN_REMOTE_PORT_100_REG (0x4234)
#define FLTN_REMOTE_PORT_101_REG (0x42B4)
#define FLTN_REMOTE_PORT_102_REG (0x4334)
#define FLTN_REMOTE_PORT_103_REG (0x43B4)
#define FLTN_REMOTE_PORT_104_REG (0x4434)
#define FLTN_REMOTE_PORT_105_REG (0x44B4)
#define FLTN_REMOTE_PORT_106_REG (0x4534)
#define FLTN_REMOTE_PORT_107_REG (0x45B4)
#define FLTN_REMOTE_PORT_108_REG (0x4634)
#define FLTN_REMOTE_PORT_109_REG (0x46B4)
#define FLTN_REMOTE_PORT_110_REG (0x4734)
#define FLTN_REMOTE_PORT_111_REG (0x47B4)
#define FLTN_REMOTE_PORT_112_REG (0x4834)
#define FLTN_REMOTE_PORT_113_REG (0x48B4)
#define FLTN_REMOTE_PORT_114_REG (0x4934)
#define FLTN_REMOTE_PORT_115_REG (0x49B4)
#define FLTN_REMOTE_PORT_116_REG (0x4A34)
#define FLTN_REMOTE_PORT_117_REG (0x4AB4)
#define FLTN_REMOTE_PORT_118_REG (0x4B34)
#define FLTN_REMOTE_PORT_119_REG (0x4BB4)
#define FLTN_REMOTE_PORT_120_REG (0x4C34)
#define FLTN_REMOTE_PORT_121_REG (0x4CB4)
#define FLTN_REMOTE_PORT_122_REG (0x4D34)
#define FLTN_REMOTE_PORT_123_REG (0x4DB4)
#define FLTN_REMOTE_PORT_124_REG (0x4E34)
#define FLTN_REMOTE_PORT_125_REG (0x4EB4)
#define FLTN_REMOTE_PORT_126_REG (0x4F34)
#define FLTN_REMOTE_PORT_127_REG (0x4FB4)
#define FLTN_TRAFFIC_CLASS_0_REG (0x1038)
#define FLTN_TRAFFIC_CLASS_1_REG (0x10B8)
#define FLTN_TRAFFIC_CLASS_2_REG (0x1138)
#define FLTN_TRAFFIC_CLASS_3_REG (0x11B8)
#define FLTN_TRAFFIC_CLASS_4_REG (0x1238)
#define FLTN_TRAFFIC_CLASS_5_REG (0x12B8)
#define FLTN_TRAFFIC_CLASS_6_REG (0x1338)
#define FLTN_TRAFFIC_CLASS_7_REG (0x13B8)
#define FLTN_TRAFFIC_CLASS_8_REG (0x1438)
#define FLTN_TRAFFIC_CLASS_9_REG (0x14B8)
#define FLTN_TRAFFIC_CLASS_10_REG (0x1538)
#define FLTN_TRAFFIC_CLASS_11_REG (0x15B8)
#define FLTN_TRAFFIC_CLASS_12_REG (0x1638)
#define FLTN_TRAFFIC_CLASS_13_REG (0x16B8)
#define FLTN_TRAFFIC_CLASS_14_REG (0x1738)
#define FLTN_TRAFFIC_CLASS_15_REG (0x17B8)
#define FLTN_TRAFFIC_CLASS_16_REG (0x1838)
#define FLTN_TRAFFIC_CLASS_17_REG (0x18B8)
#define FLTN_TRAFFIC_CLASS_18_REG (0x1938)
#define FLTN_TRAFFIC_CLASS_19_REG (0x19B8)
#define FLTN_TRAFFIC_CLASS_20_REG (0x1A38)
#define FLTN_TRAFFIC_CLASS_21_REG (0x1AB8)
#define FLTN_TRAFFIC_CLASS_22_REG (0x1B38)
#define FLTN_TRAFFIC_CLASS_23_REG (0x1BB8)
#define FLTN_TRAFFIC_CLASS_24_REG (0x1C38)
#define FLTN_TRAFFIC_CLASS_25_REG (0x1CB8)
#define FLTN_TRAFFIC_CLASS_26_REG (0x1D38)
#define FLTN_TRAFFIC_CLASS_27_REG (0x1DB8)
#define FLTN_TRAFFIC_CLASS_28_REG (0x1E38)
#define FLTN_TRAFFIC_CLASS_29_REG (0x1EB8)
#define FLTN_TRAFFIC_CLASS_30_REG (0x1F38)
#define FLTN_TRAFFIC_CLASS_31_REG (0x1FB8)
#define FLTN_TRAFFIC_CLASS_32_REG (0x2038)
#define FLTN_TRAFFIC_CLASS_33_REG (0x20B8)
#define FLTN_TRAFFIC_CLASS_34_REG (0x2138)
#define FLTN_TRAFFIC_CLASS_35_REG (0x21B8)
#define FLTN_TRAFFIC_CLASS_36_REG (0x2238)
#define FLTN_TRAFFIC_CLASS_37_REG (0x22B8)
#define FLTN_TRAFFIC_CLASS_38_REG (0x2338)
#define FLTN_TRAFFIC_CLASS_39_REG (0x23B8)
#define FLTN_TRAFFIC_CLASS_40_REG (0x2438)
#define FLTN_TRAFFIC_CLASS_41_REG (0x24B8)
#define FLTN_TRAFFIC_CLASS_42_REG (0x2538)
#define FLTN_TRAFFIC_CLASS_43_REG (0x25B8)
#define FLTN_TRAFFIC_CLASS_44_REG (0x2638)
#define FLTN_TRAFFIC_CLASS_45_REG (0x26B8)
#define FLTN_TRAFFIC_CLASS_46_REG (0x2738)
#define FLTN_TRAFFIC_CLASS_47_REG (0x27B8)
#define FLTN_TRAFFIC_CLASS_48_REG (0x2838)
#define FLTN_TRAFFIC_CLASS_49_REG (0x28B8)
#define FLTN_TRAFFIC_CLASS_50_REG (0x2938)
#define FLTN_TRAFFIC_CLASS_51_REG (0x29B8)
#define FLTN_TRAFFIC_CLASS_52_REG (0x2A38)
#define FLTN_TRAFFIC_CLASS_53_REG (0x2AB8)
#define FLTN_TRAFFIC_CLASS_54_REG (0x2B38)
#define FLTN_TRAFFIC_CLASS_55_REG (0x2BB8)
#define FLTN_TRAFFIC_CLASS_56_REG (0x2C38)
#define FLTN_TRAFFIC_CLASS_57_REG (0x2CB8)
#define FLTN_TRAFFIC_CLASS_58_REG (0x2D38)
#define FLTN_TRAFFIC_CLASS_59_REG (0x2DB8)
#define FLTN_TRAFFIC_CLASS_60_REG (0x2E38)
#define FLTN_TRAFFIC_CLASS_61_REG (0x2EB8)
#define FLTN_TRAFFIC_CLASS_62_REG (0x2F38)
#define FLTN_TRAFFIC_CLASS_63_REG (0x2FB8)
#define FLTN_TRAFFIC_CLASS_64_REG (0x3038)
#define FLTN_TRAFFIC_CLASS_65_REG (0x30B8)
#define FLTN_TRAFFIC_CLASS_66_REG (0x3138)
#define FLTN_TRAFFIC_CLASS_67_REG (0x31B8)
#define FLTN_TRAFFIC_CLASS_68_REG (0x3238)
#define FLTN_TRAFFIC_CLASS_69_REG (0x32B8)
#define FLTN_TRAFFIC_CLASS_70_REG (0x3338)
#define FLTN_TRAFFIC_CLASS_71_REG (0x33B8)
#define FLTN_TRAFFIC_CLASS_72_REG (0x3438)
#define FLTN_TRAFFIC_CLASS_73_REG (0x34B8)
#define FLTN_TRAFFIC_CLASS_74_REG (0x3538)
#define FLTN_TRAFFIC_CLASS_75_REG (0x35B8)
#define FLTN_TRAFFIC_CLASS_76_REG (0x3638)
#define FLTN_TRAFFIC_CLASS_77_REG (0x36B8)
#define FLTN_TRAFFIC_CLASS_78_REG (0x3738)
#define FLTN_TRAFFIC_CLASS_79_REG (0x37B8)
#define FLTN_TRAFFIC_CLASS_80_REG (0x3838)
#define FLTN_TRAFFIC_CLASS_81_REG (0x38B8)
#define FLTN_TRAFFIC_CLASS_82_REG (0x3938)
#define FLTN_TRAFFIC_CLASS_83_REG (0x39B8)
#define FLTN_TRAFFIC_CLASS_84_REG (0x3A38)
#define FLTN_TRAFFIC_CLASS_85_REG (0x3AB8)
#define FLTN_TRAFFIC_CLASS_86_REG (0x3B38)
#define FLTN_TRAFFIC_CLASS_87_REG (0x3BB8)
#define FLTN_TRAFFIC_CLASS_88_REG (0x3C38)
#define FLTN_TRAFFIC_CLASS_89_REG (0x3CB8)
#define FLTN_TRAFFIC_CLASS_90_REG (0x3D38)
#define FLTN_TRAFFIC_CLASS_91_REG (0x3DB8)
#define FLTN_TRAFFIC_CLASS_92_REG (0x3E38)
#define FLTN_TRAFFIC_CLASS_93_REG (0x3EB8)
#define FLTN_TRAFFIC_CLASS_94_REG (0x3F38)
#define FLTN_TRAFFIC_CLASS_95_REG (0x3FB8)
#define FLTN_TRAFFIC_CLASS_96_REG (0x4038)
#define FLTN_TRAFFIC_CLASS_97_REG (0x40B8)
#define FLTN_TRAFFIC_CLASS_98_REG (0x4138)
#define FLTN_TRAFFIC_CLASS_99_REG (0x41B8)
#define FLTN_TRAFFIC_CLASS_100_REG (0x4238)
#define FLTN_TRAFFIC_CLASS_101_REG (0x42B8)
#define FLTN_TRAFFIC_CLASS_102_REG (0x4338)
#define FLTN_TRAFFIC_CLASS_103_REG (0x43B8)
#define FLTN_TRAFFIC_CLASS_104_REG (0x4438)
#define FLTN_TRAFFIC_CLASS_105_REG (0x44B8)
#define FLTN_TRAFFIC_CLASS_106_REG (0x4538)
#define FLTN_TRAFFIC_CLASS_107_REG (0x45B8)
#define FLTN_TRAFFIC_CLASS_108_REG (0x4638)
#define FLTN_TRAFFIC_CLASS_109_REG (0x46B8)
#define FLTN_TRAFFIC_CLASS_110_REG (0x4738)
#define FLTN_TRAFFIC_CLASS_111_REG (0x47B8)
#define FLTN_TRAFFIC_CLASS_112_REG (0x4838)
#define FLTN_TRAFFIC_CLASS_113_REG (0x48B8)
#define FLTN_TRAFFIC_CLASS_114_REG (0x4938)
#define FLTN_TRAFFIC_CLASS_115_REG (0x49B8)
#define FLTN_TRAFFIC_CLASS_116_REG (0x4A38)
#define FLTN_TRAFFIC_CLASS_117_REG (0x4AB8)
#define FLTN_TRAFFIC_CLASS_118_REG (0x4B38)
#define FLTN_TRAFFIC_CLASS_119_REG (0x4BB8)
#define FLTN_TRAFFIC_CLASS_120_REG (0x4C38)
#define FLTN_TRAFFIC_CLASS_121_REG (0x4CB8)
#define FLTN_TRAFFIC_CLASS_122_REG (0x4D38)
#define FLTN_TRAFFIC_CLASS_123_REG (0x4DB8)
#define FLTN_TRAFFIC_CLASS_124_REG (0x4E38)
#define FLTN_TRAFFIC_CLASS_125_REG (0x4EB8)
#define FLTN_TRAFFIC_CLASS_126_REG (0x4F38)
#define FLTN_TRAFFIC_CLASS_127_REG (0x4FB8)
#define FLTN_LADD_MASK_0_REG (0x103C)
#define FLTN_LADD_MASK_1_REG (0x10BC)
#define FLTN_LADD_MASK_2_REG (0x113C)
#define FLTN_LADD_MASK_3_REG (0x11BC)
#define FLTN_LADD_MASK_4_REG (0x123C)
#define FLTN_LADD_MASK_5_REG (0x12BC)
#define FLTN_LADD_MASK_6_REG (0x133C)
#define FLTN_LADD_MASK_7_REG (0x13BC)
#define FLTN_LADD_MASK_8_REG (0x143C)
#define FLTN_LADD_MASK_9_REG (0x14BC)
#define FLTN_LADD_MASK_10_REG (0x153C)
#define FLTN_LADD_MASK_11_REG (0x15BC)
#define FLTN_LADD_MASK_12_REG (0x163C)
#define FLTN_LADD_MASK_13_REG (0x16BC)
#define FLTN_LADD_MASK_14_REG (0x173C)
#define FLTN_LADD_MASK_15_REG (0x17BC)
#define FLTN_LADD_MASK_16_REG (0x183C)
#define FLTN_LADD_MASK_17_REG (0x18BC)
#define FLTN_LADD_MASK_18_REG (0x193C)
#define FLTN_LADD_MASK_19_REG (0x19BC)
#define FLTN_LADD_MASK_20_REG (0x1A3C)
#define FLTN_LADD_MASK_21_REG (0x1ABC)
#define FLTN_LADD_MASK_22_REG (0x1B3C)
#define FLTN_LADD_MASK_23_REG (0x1BBC)
#define FLTN_LADD_MASK_24_REG (0x1C3C)
#define FLTN_LADD_MASK_25_REG (0x1CBC)
#define FLTN_LADD_MASK_26_REG (0x1D3C)
#define FLTN_LADD_MASK_27_REG (0x1DBC)
#define FLTN_LADD_MASK_28_REG (0x1E3C)
#define FLTN_LADD_MASK_29_REG (0x1EBC)
#define FLTN_LADD_MASK_30_REG (0x1F3C)
#define FLTN_LADD_MASK_31_REG (0x1FBC)
#define FLTN_LADD_MASK_32_REG (0x203C)
#define FLTN_LADD_MASK_33_REG (0x20BC)
#define FLTN_LADD_MASK_34_REG (0x213C)
#define FLTN_LADD_MASK_35_REG (0x21BC)
#define FLTN_LADD_MASK_36_REG (0x223C)
#define FLTN_LADD_MASK_37_REG (0x22BC)
#define FLTN_LADD_MASK_38_REG (0x233C)
#define FLTN_LADD_MASK_39_REG (0x23BC)
#define FLTN_LADD_MASK_40_REG (0x243C)
#define FLTN_LADD_MASK_41_REG (0x24BC)
#define FLTN_LADD_MASK_42_REG (0x253C)
#define FLTN_LADD_MASK_43_REG (0x25BC)
#define FLTN_LADD_MASK_44_REG (0x263C)
#define FLTN_LADD_MASK_45_REG (0x26BC)
#define FLTN_LADD_MASK_46_REG (0x273C)
#define FLTN_LADD_MASK_47_REG (0x27BC)
#define FLTN_LADD_MASK_48_REG (0x283C)
#define FLTN_LADD_MASK_49_REG (0x28BC)
#define FLTN_LADD_MASK_50_REG (0x293C)
#define FLTN_LADD_MASK_51_REG (0x29BC)
#define FLTN_LADD_MASK_52_REG (0x2A3C)
#define FLTN_LADD_MASK_53_REG (0x2ABC)
#define FLTN_LADD_MASK_54_REG (0x2B3C)
#define FLTN_LADD_MASK_55_REG (0x2BBC)
#define FLTN_LADD_MASK_56_REG (0x2C3C)
#define FLTN_LADD_MASK_57_REG (0x2CBC)
#define FLTN_LADD_MASK_58_REG (0x2D3C)
#define FLTN_LADD_MASK_59_REG (0x2DBC)
#define FLTN_LADD_MASK_60_REG (0x2E3C)
#define FLTN_LADD_MASK_61_REG (0x2EBC)
#define FLTN_LADD_MASK_62_REG (0x2F3C)
#define FLTN_LADD_MASK_63_REG (0x2FBC)
#define FLTN_LADD_MASK_64_REG (0x303C)
#define FLTN_LADD_MASK_65_REG (0x30BC)
#define FLTN_LADD_MASK_66_REG (0x313C)
#define FLTN_LADD_MASK_67_REG (0x31BC)
#define FLTN_LADD_MASK_68_REG (0x323C)
#define FLTN_LADD_MASK_69_REG (0x32BC)
#define FLTN_LADD_MASK_70_REG (0x333C)
#define FLTN_LADD_MASK_71_REG (0x33BC)
#define FLTN_LADD_MASK_72_REG (0x343C)
#define FLTN_LADD_MASK_73_REG (0x34BC)
#define FLTN_LADD_MASK_74_REG (0x353C)
#define FLTN_LADD_MASK_75_REG (0x35BC)
#define FLTN_LADD_MASK_76_REG (0x363C)
#define FLTN_LADD_MASK_77_REG (0x36BC)
#define FLTN_LADD_MASK_78_REG (0x373C)
#define FLTN_LADD_MASK_79_REG (0x37BC)
#define FLTN_LADD_MASK_80_REG (0x383C)
#define FLTN_LADD_MASK_81_REG (0x38BC)
#define FLTN_LADD_MASK_82_REG (0x393C)
#define FLTN_LADD_MASK_83_REG (0x39BC)
#define FLTN_LADD_MASK_84_REG (0x3A3C)
#define FLTN_LADD_MASK_85_REG (0x3ABC)
#define FLTN_LADD_MASK_86_REG (0x3B3C)
#define FLTN_LADD_MASK_87_REG (0x3BBC)
#define FLTN_LADD_MASK_88_REG (0x3C3C)
#define FLTN_LADD_MASK_89_REG (0x3CBC)
#define FLTN_LADD_MASK_90_REG (0x3D3C)
#define FLTN_LADD_MASK_91_REG (0x3DBC)
#define FLTN_LADD_MASK_92_REG (0x3E3C)
#define FLTN_LADD_MASK_93_REG (0x3EBC)
#define FLTN_LADD_MASK_94_REG (0x3F3C)
#define FLTN_LADD_MASK_95_REG (0x3FBC)
#define FLTN_LADD_MASK_96_REG (0x403C)
#define FLTN_LADD_MASK_97_REG (0x40BC)
#define FLTN_LADD_MASK_98_REG (0x413C)
#define FLTN_LADD_MASK_99_REG (0x41BC)
#define FLTN_LADD_MASK_100_REG (0x423C)
#define FLTN_LADD_MASK_101_REG (0x42BC)
#define FLTN_LADD_MASK_102_REG (0x433C)
#define FLTN_LADD_MASK_103_REG (0x43BC)
#define FLTN_LADD_MASK_104_REG (0x443C)
#define FLTN_LADD_MASK_105_REG (0x44BC)
#define FLTN_LADD_MASK_106_REG (0x453C)
#define FLTN_LADD_MASK_107_REG (0x45BC)
#define FLTN_LADD_MASK_108_REG (0x463C)
#define FLTN_LADD_MASK_109_REG (0x46BC)
#define FLTN_LADD_MASK_110_REG (0x473C)
#define FLTN_LADD_MASK_111_REG (0x47BC)
#define FLTN_LADD_MASK_112_REG (0x483C)
#define FLTN_LADD_MASK_113_REG (0x48BC)
#define FLTN_LADD_MASK_114_REG (0x493C)
#define FLTN_LADD_MASK_115_REG (0x49BC)
#define FLTN_LADD_MASK_116_REG (0x4A3C)
#define FLTN_LADD_MASK_117_REG (0x4ABC)
#define FLTN_LADD_MASK_118_REG (0x4B3C)
#define FLTN_LADD_MASK_119_REG (0x4BBC)
#define FLTN_LADD_MASK_120_REG (0x4C3C)
#define FLTN_LADD_MASK_121_REG (0x4CBC)
#define FLTN_LADD_MASK_122_REG (0x4D3C)
#define FLTN_LADD_MASK_123_REG (0x4DBC)
#define FLTN_LADD_MASK_124_REG (0x4E3C)
#define FLTN_LADD_MASK_125_REG (0x4EBC)
#define FLTN_LADD_MASK_126_REG (0x4F3C)
#define FLTN_LADD_MASK_127_REG (0x4FBC)
#define FLTN_NEXT_HEADER_0_REG (0x1040)
#define FLTN_NEXT_HEADER_1_REG (0x10C0)
#define FLTN_NEXT_HEADER_2_REG (0x1140)
#define FLTN_NEXT_HEADER_3_REG (0x11C0)
#define FLTN_NEXT_HEADER_4_REG (0x1240)
#define FLTN_NEXT_HEADER_5_REG (0x12C0)
#define FLTN_NEXT_HEADER_6_REG (0x1340)
#define FLTN_NEXT_HEADER_7_REG (0x13C0)
#define FLTN_NEXT_HEADER_8_REG (0x1440)
#define FLTN_NEXT_HEADER_9_REG (0x14C0)
#define FLTN_NEXT_HEADER_10_REG (0x1540)
#define FLTN_NEXT_HEADER_11_REG (0x15C0)
#define FLTN_NEXT_HEADER_12_REG (0x1640)
#define FLTN_NEXT_HEADER_13_REG (0x16C0)
#define FLTN_NEXT_HEADER_14_REG (0x1740)
#define FLTN_NEXT_HEADER_15_REG (0x17C0)
#define FLTN_NEXT_HEADER_16_REG (0x1840)
#define FLTN_NEXT_HEADER_17_REG (0x18C0)
#define FLTN_NEXT_HEADER_18_REG (0x1940)
#define FLTN_NEXT_HEADER_19_REG (0x19C0)
#define FLTN_NEXT_HEADER_20_REG (0x1A40)
#define FLTN_NEXT_HEADER_21_REG (0x1AC0)
#define FLTN_NEXT_HEADER_22_REG (0x1B40)
#define FLTN_NEXT_HEADER_23_REG (0x1BC0)
#define FLTN_NEXT_HEADER_24_REG (0x1C40)
#define FLTN_NEXT_HEADER_25_REG (0x1CC0)
#define FLTN_NEXT_HEADER_26_REG (0x1D40)
#define FLTN_NEXT_HEADER_27_REG (0x1DC0)
#define FLTN_NEXT_HEADER_28_REG (0x1E40)
#define FLTN_NEXT_HEADER_29_REG (0x1EC0)
#define FLTN_NEXT_HEADER_30_REG (0x1F40)
#define FLTN_NEXT_HEADER_31_REG (0x1FC0)
#define FLTN_NEXT_HEADER_32_REG (0x2040)
#define FLTN_NEXT_HEADER_33_REG (0x20C0)
#define FLTN_NEXT_HEADER_34_REG (0x2140)
#define FLTN_NEXT_HEADER_35_REG (0x21C0)
#define FLTN_NEXT_HEADER_36_REG (0x2240)
#define FLTN_NEXT_HEADER_37_REG (0x22C0)
#define FLTN_NEXT_HEADER_38_REG (0x2340)
#define FLTN_NEXT_HEADER_39_REG (0x23C0)
#define FLTN_NEXT_HEADER_40_REG (0x2440)
#define FLTN_NEXT_HEADER_41_REG (0x24C0)
#define FLTN_NEXT_HEADER_42_REG (0x2540)
#define FLTN_NEXT_HEADER_43_REG (0x25C0)
#define FLTN_NEXT_HEADER_44_REG (0x2640)
#define FLTN_NEXT_HEADER_45_REG (0x26C0)
#define FLTN_NEXT_HEADER_46_REG (0x2740)
#define FLTN_NEXT_HEADER_47_REG (0x27C0)
#define FLTN_NEXT_HEADER_48_REG (0x2840)
#define FLTN_NEXT_HEADER_49_REG (0x28C0)
#define FLTN_NEXT_HEADER_50_REG (0x2940)
#define FLTN_NEXT_HEADER_51_REG (0x29C0)
#define FLTN_NEXT_HEADER_52_REG (0x2A40)
#define FLTN_NEXT_HEADER_53_REG (0x2AC0)
#define FLTN_NEXT_HEADER_54_REG (0x2B40)
#define FLTN_NEXT_HEADER_55_REG (0x2BC0)
#define FLTN_NEXT_HEADER_56_REG (0x2C40)
#define FLTN_NEXT_HEADER_57_REG (0x2CC0)
#define FLTN_NEXT_HEADER_58_REG (0x2D40)
#define FLTN_NEXT_HEADER_59_REG (0x2DC0)
#define FLTN_NEXT_HEADER_60_REG (0x2E40)
#define FLTN_NEXT_HEADER_61_REG (0x2EC0)
#define FLTN_NEXT_HEADER_62_REG (0x2F40)
#define FLTN_NEXT_HEADER_63_REG (0x2FC0)
#define FLTN_NEXT_HEADER_64_REG (0x3040)
#define FLTN_NEXT_HEADER_65_REG (0x30C0)
#define FLTN_NEXT_HEADER_66_REG (0x3140)
#define FLTN_NEXT_HEADER_67_REG (0x31C0)
#define FLTN_NEXT_HEADER_68_REG (0x3240)
#define FLTN_NEXT_HEADER_69_REG (0x32C0)
#define FLTN_NEXT_HEADER_70_REG (0x3340)
#define FLTN_NEXT_HEADER_71_REG (0x33C0)
#define FLTN_NEXT_HEADER_72_REG (0x3440)
#define FLTN_NEXT_HEADER_73_REG (0x34C0)
#define FLTN_NEXT_HEADER_74_REG (0x3540)
#define FLTN_NEXT_HEADER_75_REG (0x35C0)
#define FLTN_NEXT_HEADER_76_REG (0x3640)
#define FLTN_NEXT_HEADER_77_REG (0x36C0)
#define FLTN_NEXT_HEADER_78_REG (0x3740)
#define FLTN_NEXT_HEADER_79_REG (0x37C0)
#define FLTN_NEXT_HEADER_80_REG (0x3840)
#define FLTN_NEXT_HEADER_81_REG (0x38C0)
#define FLTN_NEXT_HEADER_82_REG (0x3940)
#define FLTN_NEXT_HEADER_83_REG (0x39C0)
#define FLTN_NEXT_HEADER_84_REG (0x3A40)
#define FLTN_NEXT_HEADER_85_REG (0x3AC0)
#define FLTN_NEXT_HEADER_86_REG (0x3B40)
#define FLTN_NEXT_HEADER_87_REG (0x3BC0)
#define FLTN_NEXT_HEADER_88_REG (0x3C40)
#define FLTN_NEXT_HEADER_89_REG (0x3CC0)
#define FLTN_NEXT_HEADER_90_REG (0x3D40)
#define FLTN_NEXT_HEADER_91_REG (0x3DC0)
#define FLTN_NEXT_HEADER_92_REG (0x3E40)
#define FLTN_NEXT_HEADER_93_REG (0x3EC0)
#define FLTN_NEXT_HEADER_94_REG (0x3F40)
#define FLTN_NEXT_HEADER_95_REG (0x3FC0)
#define FLTN_NEXT_HEADER_96_REG (0x4040)
#define FLTN_NEXT_HEADER_97_REG (0x40C0)
#define FLTN_NEXT_HEADER_98_REG (0x4140)
#define FLTN_NEXT_HEADER_99_REG (0x41C0)
#define FLTN_NEXT_HEADER_100_REG (0x4240)
#define FLTN_NEXT_HEADER_101_REG (0x42C0)
#define FLTN_NEXT_HEADER_102_REG (0x4340)
#define FLTN_NEXT_HEADER_103_REG (0x43C0)
#define FLTN_NEXT_HEADER_104_REG (0x4440)
#define FLTN_NEXT_HEADER_105_REG (0x44C0)
#define FLTN_NEXT_HEADER_106_REG (0x4540)
#define FLTN_NEXT_HEADER_107_REG (0x45C0)
#define FLTN_NEXT_HEADER_108_REG (0x4640)
#define FLTN_NEXT_HEADER_109_REG (0x46C0)
#define FLTN_NEXT_HEADER_110_REG (0x4740)
#define FLTN_NEXT_HEADER_111_REG (0x47C0)
#define FLTN_NEXT_HEADER_112_REG (0x4840)
#define FLTN_NEXT_HEADER_113_REG (0x48C0)
#define FLTN_NEXT_HEADER_114_REG (0x4940)
#define FLTN_NEXT_HEADER_115_REG (0x49C0)
#define FLTN_NEXT_HEADER_116_REG (0x4A40)
#define FLTN_NEXT_HEADER_117_REG (0x4AC0)
#define FLTN_NEXT_HEADER_118_REG (0x4B40)
#define FLTN_NEXT_HEADER_119_REG (0x4BC0)
#define FLTN_NEXT_HEADER_120_REG (0x4C40)
#define FLTN_NEXT_HEADER_121_REG (0x4CC0)
#define FLTN_NEXT_HEADER_122_REG (0x4D40)
#define FLTN_NEXT_HEADER_123_REG (0x4DC0)
#define FLTN_NEXT_HEADER_124_REG (0x4E40)
#define FLTN_NEXT_HEADER_125_REG (0x4EC0)
#define FLTN_NEXT_HEADER_126_REG (0x4F40)
#define FLTN_NEXT_HEADER_127_REG (0x4FC0)
#define FLTN_FLOW_LABEL_0_REG (0x1044)
#define FLTN_FLOW_LABEL_1_REG (0x10C4)
#define FLTN_FLOW_LABEL_2_REG (0x1144)
#define FLTN_FLOW_LABEL_3_REG (0x11C4)
#define FLTN_FLOW_LABEL_4_REG (0x1244)
#define FLTN_FLOW_LABEL_5_REG (0x12C4)
#define FLTN_FLOW_LABEL_6_REG (0x1344)
#define FLTN_FLOW_LABEL_7_REG (0x13C4)
#define FLTN_FLOW_LABEL_8_REG (0x1444)
#define FLTN_FLOW_LABEL_9_REG (0x14C4)
#define FLTN_FLOW_LABEL_10_REG (0x1544)
#define FLTN_FLOW_LABEL_11_REG (0x15C4)
#define FLTN_FLOW_LABEL_12_REG (0x1644)
#define FLTN_FLOW_LABEL_13_REG (0x16C4)
#define FLTN_FLOW_LABEL_14_REG (0x1744)
#define FLTN_FLOW_LABEL_15_REG (0x17C4)
#define FLTN_FLOW_LABEL_16_REG (0x1844)
#define FLTN_FLOW_LABEL_17_REG (0x18C4)
#define FLTN_FLOW_LABEL_18_REG (0x1944)
#define FLTN_FLOW_LABEL_19_REG (0x19C4)
#define FLTN_FLOW_LABEL_20_REG (0x1A44)
#define FLTN_FLOW_LABEL_21_REG (0x1AC4)
#define FLTN_FLOW_LABEL_22_REG (0x1B44)
#define FLTN_FLOW_LABEL_23_REG (0x1BC4)
#define FLTN_FLOW_LABEL_24_REG (0x1C44)
#define FLTN_FLOW_LABEL_25_REG (0x1CC4)
#define FLTN_FLOW_LABEL_26_REG (0x1D44)
#define FLTN_FLOW_LABEL_27_REG (0x1DC4)
#define FLTN_FLOW_LABEL_28_REG (0x1E44)
#define FLTN_FLOW_LABEL_29_REG (0x1EC4)
#define FLTN_FLOW_LABEL_30_REG (0x1F44)
#define FLTN_FLOW_LABEL_31_REG (0x1FC4)
#define FLTN_FLOW_LABEL_32_REG (0x2044)
#define FLTN_FLOW_LABEL_33_REG (0x20C4)
#define FLTN_FLOW_LABEL_34_REG (0x2144)
#define FLTN_FLOW_LABEL_35_REG (0x21C4)
#define FLTN_FLOW_LABEL_36_REG (0x2244)
#define FLTN_FLOW_LABEL_37_REG (0x22C4)
#define FLTN_FLOW_LABEL_38_REG (0x2344)
#define FLTN_FLOW_LABEL_39_REG (0x23C4)
#define FLTN_FLOW_LABEL_40_REG (0x2444)
#define FLTN_FLOW_LABEL_41_REG (0x24C4)
#define FLTN_FLOW_LABEL_42_REG (0x2544)
#define FLTN_FLOW_LABEL_43_REG (0x25C4)
#define FLTN_FLOW_LABEL_44_REG (0x2644)
#define FLTN_FLOW_LABEL_45_REG (0x26C4)
#define FLTN_FLOW_LABEL_46_REG (0x2744)
#define FLTN_FLOW_LABEL_47_REG (0x27C4)
#define FLTN_FLOW_LABEL_48_REG (0x2844)
#define FLTN_FLOW_LABEL_49_REG (0x28C4)
#define FLTN_FLOW_LABEL_50_REG (0x2944)
#define FLTN_FLOW_LABEL_51_REG (0x29C4)
#define FLTN_FLOW_LABEL_52_REG (0x2A44)
#define FLTN_FLOW_LABEL_53_REG (0x2AC4)
#define FLTN_FLOW_LABEL_54_REG (0x2B44)
#define FLTN_FLOW_LABEL_55_REG (0x2BC4)
#define FLTN_FLOW_LABEL_56_REG (0x2C44)
#define FLTN_FLOW_LABEL_57_REG (0x2CC4)
#define FLTN_FLOW_LABEL_58_REG (0x2D44)
#define FLTN_FLOW_LABEL_59_REG (0x2DC4)
#define FLTN_FLOW_LABEL_60_REG (0x2E44)
#define FLTN_FLOW_LABEL_61_REG (0x2EC4)
#define FLTN_FLOW_LABEL_62_REG (0x2F44)
#define FLTN_FLOW_LABEL_63_REG (0x2FC4)
#define FLTN_FLOW_LABEL_64_REG (0x3044)
#define FLTN_FLOW_LABEL_65_REG (0x30C4)
#define FLTN_FLOW_LABEL_66_REG (0x3144)
#define FLTN_FLOW_LABEL_67_REG (0x31C4)
#define FLTN_FLOW_LABEL_68_REG (0x3244)
#define FLTN_FLOW_LABEL_69_REG (0x32C4)
#define FLTN_FLOW_LABEL_70_REG (0x3344)
#define FLTN_FLOW_LABEL_71_REG (0x33C4)
#define FLTN_FLOW_LABEL_72_REG (0x3444)
#define FLTN_FLOW_LABEL_73_REG (0x34C4)
#define FLTN_FLOW_LABEL_74_REG (0x3544)
#define FLTN_FLOW_LABEL_75_REG (0x35C4)
#define FLTN_FLOW_LABEL_76_REG (0x3644)
#define FLTN_FLOW_LABEL_77_REG (0x36C4)
#define FLTN_FLOW_LABEL_78_REG (0x3744)
#define FLTN_FLOW_LABEL_79_REG (0x37C4)
#define FLTN_FLOW_LABEL_80_REG (0x3844)
#define FLTN_FLOW_LABEL_81_REG (0x38C4)
#define FLTN_FLOW_LABEL_82_REG (0x3944)
#define FLTN_FLOW_LABEL_83_REG (0x39C4)
#define FLTN_FLOW_LABEL_84_REG (0x3A44)
#define FLTN_FLOW_LABEL_85_REG (0x3AC4)
#define FLTN_FLOW_LABEL_86_REG (0x3B44)
#define FLTN_FLOW_LABEL_87_REG (0x3BC4)
#define FLTN_FLOW_LABEL_88_REG (0x3C44)
#define FLTN_FLOW_LABEL_89_REG (0x3CC4)
#define FLTN_FLOW_LABEL_90_REG (0x3D44)
#define FLTN_FLOW_LABEL_91_REG (0x3DC4)
#define FLTN_FLOW_LABEL_92_REG (0x3E44)
#define FLTN_FLOW_LABEL_93_REG (0x3EC4)
#define FLTN_FLOW_LABEL_94_REG (0x3F44)
#define FLTN_FLOW_LABEL_95_REG (0x3FC4)
#define FLTN_FLOW_LABEL_96_REG (0x4044)
#define FLTN_FLOW_LABEL_97_REG (0x40C4)
#define FLTN_FLOW_LABEL_98_REG (0x4144)
#define FLTN_FLOW_LABEL_99_REG (0x41C4)
#define FLTN_FLOW_LABEL_100_REG (0x4244)
#define FLTN_FLOW_LABEL_101_REG (0x42C4)
#define FLTN_FLOW_LABEL_102_REG (0x4344)
#define FLTN_FLOW_LABEL_103_REG (0x43C4)
#define FLTN_FLOW_LABEL_104_REG (0x4444)
#define FLTN_FLOW_LABEL_105_REG (0x44C4)
#define FLTN_FLOW_LABEL_106_REG (0x4544)
#define FLTN_FLOW_LABEL_107_REG (0x45C4)
#define FLTN_FLOW_LABEL_108_REG (0x4644)
#define FLTN_FLOW_LABEL_109_REG (0x46C4)
#define FLTN_FLOW_LABEL_110_REG (0x4744)
#define FLTN_FLOW_LABEL_111_REG (0x47C4)
#define FLTN_FLOW_LABEL_112_REG (0x4844)
#define FLTN_FLOW_LABEL_113_REG (0x48C4)
#define FLTN_FLOW_LABEL_114_REG (0x4944)
#define FLTN_FLOW_LABEL_115_REG (0x49C4)
#define FLTN_FLOW_LABEL_116_REG (0x4A44)
#define FLTN_FLOW_LABEL_117_REG (0x4AC4)
#define FLTN_FLOW_LABEL_118_REG (0x4B44)
#define FLTN_FLOW_LABEL_119_REG (0x4BC4)
#define FLTN_FLOW_LABEL_120_REG (0x4C44)
#define FLTN_FLOW_LABEL_121_REG (0x4CC4)
#define FLTN_FLOW_LABEL_122_REG (0x4D44)
#define FLTN_FLOW_LABEL_123_REG (0x4DC4)
#define FLTN_FLOW_LABEL_124_REG (0x4E44)
#define FLTN_FLOW_LABEL_125_REG (0x4EC4)
#define FLTN_FLOW_LABEL_126_REG (0x4F44)
#define FLTN_FLOW_LABEL_127_REG (0x4FC4)
#define FLTN_ICMP_0_REG (0x1048)
#define FLTN_ICMP_1_REG (0x10C8)
#define FLTN_ICMP_2_REG (0x1148)
#define FLTN_ICMP_3_REG (0x11C8)
#define FLTN_ICMP_4_REG (0x1248)
#define FLTN_ICMP_5_REG (0x12C8)
#define FLTN_ICMP_6_REG (0x1348)
#define FLTN_ICMP_7_REG (0x13C8)
#define FLTN_ICMP_8_REG (0x1448)
#define FLTN_ICMP_9_REG (0x14C8)
#define FLTN_ICMP_10_REG (0x1548)
#define FLTN_ICMP_11_REG (0x15C8)
#define FLTN_ICMP_12_REG (0x1648)
#define FLTN_ICMP_13_REG (0x16C8)
#define FLTN_ICMP_14_REG (0x1748)
#define FLTN_ICMP_15_REG (0x17C8)
#define FLTN_ICMP_16_REG (0x1848)
#define FLTN_ICMP_17_REG (0x18C8)
#define FLTN_ICMP_18_REG (0x1948)
#define FLTN_ICMP_19_REG (0x19C8)
#define FLTN_ICMP_20_REG (0x1A48)
#define FLTN_ICMP_21_REG (0x1AC8)
#define FLTN_ICMP_22_REG (0x1B48)
#define FLTN_ICMP_23_REG (0x1BC8)
#define FLTN_ICMP_24_REG (0x1C48)
#define FLTN_ICMP_25_REG (0x1CC8)
#define FLTN_ICMP_26_REG (0x1D48)
#define FLTN_ICMP_27_REG (0x1DC8)
#define FLTN_ICMP_28_REG (0x1E48)
#define FLTN_ICMP_29_REG (0x1EC8)
#define FLTN_ICMP_30_REG (0x1F48)
#define FLTN_ICMP_31_REG (0x1FC8)
#define FLTN_ICMP_32_REG (0x2048)
#define FLTN_ICMP_33_REG (0x20C8)
#define FLTN_ICMP_34_REG (0x2148)
#define FLTN_ICMP_35_REG (0x21C8)
#define FLTN_ICMP_36_REG (0x2248)
#define FLTN_ICMP_37_REG (0x22C8)
#define FLTN_ICMP_38_REG (0x2348)
#define FLTN_ICMP_39_REG (0x23C8)
#define FLTN_ICMP_40_REG (0x2448)
#define FLTN_ICMP_41_REG (0x24C8)
#define FLTN_ICMP_42_REG (0x2548)
#define FLTN_ICMP_43_REG (0x25C8)
#define FLTN_ICMP_44_REG (0x2648)
#define FLTN_ICMP_45_REG (0x26C8)
#define FLTN_ICMP_46_REG (0x2748)
#define FLTN_ICMP_47_REG (0x27C8)
#define FLTN_ICMP_48_REG (0x2848)
#define FLTN_ICMP_49_REG (0x28C8)
#define FLTN_ICMP_50_REG (0x2948)
#define FLTN_ICMP_51_REG (0x29C8)
#define FLTN_ICMP_52_REG (0x2A48)
#define FLTN_ICMP_53_REG (0x2AC8)
#define FLTN_ICMP_54_REG (0x2B48)
#define FLTN_ICMP_55_REG (0x2BC8)
#define FLTN_ICMP_56_REG (0x2C48)
#define FLTN_ICMP_57_REG (0x2CC8)
#define FLTN_ICMP_58_REG (0x2D48)
#define FLTN_ICMP_59_REG (0x2DC8)
#define FLTN_ICMP_60_REG (0x2E48)
#define FLTN_ICMP_61_REG (0x2EC8)
#define FLTN_ICMP_62_REG (0x2F48)
#define FLTN_ICMP_63_REG (0x2FC8)
#define FLTN_ICMP_64_REG (0x3048)
#define FLTN_ICMP_65_REG (0x30C8)
#define FLTN_ICMP_66_REG (0x3148)
#define FLTN_ICMP_67_REG (0x31C8)
#define FLTN_ICMP_68_REG (0x3248)
#define FLTN_ICMP_69_REG (0x32C8)
#define FLTN_ICMP_70_REG (0x3348)
#define FLTN_ICMP_71_REG (0x33C8)
#define FLTN_ICMP_72_REG (0x3448)
#define FLTN_ICMP_73_REG (0x34C8)
#define FLTN_ICMP_74_REG (0x3548)
#define FLTN_ICMP_75_REG (0x35C8)
#define FLTN_ICMP_76_REG (0x3648)
#define FLTN_ICMP_77_REG (0x36C8)
#define FLTN_ICMP_78_REG (0x3748)
#define FLTN_ICMP_79_REG (0x37C8)
#define FLTN_ICMP_80_REG (0x3848)
#define FLTN_ICMP_81_REG (0x38C8)
#define FLTN_ICMP_82_REG (0x3948)
#define FLTN_ICMP_83_REG (0x39C8)
#define FLTN_ICMP_84_REG (0x3A48)
#define FLTN_ICMP_85_REG (0x3AC8)
#define FLTN_ICMP_86_REG (0x3B48)
#define FLTN_ICMP_87_REG (0x3BC8)
#define FLTN_ICMP_88_REG (0x3C48)
#define FLTN_ICMP_89_REG (0x3CC8)
#define FLTN_ICMP_90_REG (0x3D48)
#define FLTN_ICMP_91_REG (0x3DC8)
#define FLTN_ICMP_92_REG (0x3E48)
#define FLTN_ICMP_93_REG (0x3EC8)
#define FLTN_ICMP_94_REG (0x3F48)
#define FLTN_ICMP_95_REG (0x3FC8)
#define FLTN_ICMP_96_REG (0x4048)
#define FLTN_ICMP_97_REG (0x40C8)
#define FLTN_ICMP_98_REG (0x4148)
#define FLTN_ICMP_99_REG (0x41C8)
#define FLTN_ICMP_100_REG (0x4248)
#define FLTN_ICMP_101_REG (0x42C8)
#define FLTN_ICMP_102_REG (0x4348)
#define FLTN_ICMP_103_REG (0x43C8)
#define FLTN_ICMP_104_REG (0x4448)
#define FLTN_ICMP_105_REG (0x44C8)
#define FLTN_ICMP_106_REG (0x4548)
#define FLTN_ICMP_107_REG (0x45C8)
#define FLTN_ICMP_108_REG (0x4648)
#define FLTN_ICMP_109_REG (0x46C8)
#define FLTN_ICMP_110_REG (0x4748)
#define FLTN_ICMP_111_REG (0x47C8)
#define FLTN_ICMP_112_REG (0x4848)
#define FLTN_ICMP_113_REG (0x48C8)
#define FLTN_ICMP_114_REG (0x4948)
#define FLTN_ICMP_115_REG (0x49C8)
#define FLTN_ICMP_116_REG (0x4A48)
#define FLTN_ICMP_117_REG (0x4AC8)
#define FLTN_ICMP_118_REG (0x4B48)
#define FLTN_ICMP_119_REG (0x4BC8)
#define FLTN_ICMP_120_REG (0x4C48)
#define FLTN_ICMP_121_REG (0x4CC8)
#define FLTN_ICMP_122_REG (0x4D48)
#define FLTN_ICMP_123_REG (0x4DC8)
#define FLTN_ICMP_124_REG (0x4E48)
#define FLTN_ICMP_125_REG (0x4EC8)
#define FLTN_ICMP_126_REG (0x4F48)
#define FLTN_ICMP_127_REG (0x4FC8)
#define FLTN_CHAIN_0_REG (0x104C)
#define FLTN_CHAIN_1_REG (0x10CC)
#define FLTN_CHAIN_2_REG (0x114C)
#define FLTN_CHAIN_3_REG (0x11CC)
#define FLTN_CHAIN_4_REG (0x124C)
#define FLTN_CHAIN_5_REG (0x12CC)
#define FLTN_CHAIN_6_REG (0x134C)
#define FLTN_CHAIN_7_REG (0x13CC)
#define FLTN_CHAIN_8_REG (0x144C)
#define FLTN_CHAIN_9_REG (0x14CC)
#define FLTN_CHAIN_10_REG (0x154C)
#define FLTN_CHAIN_11_REG (0x15CC)
#define FLTN_CHAIN_12_REG (0x164C)
#define FLTN_CHAIN_13_REG (0x16CC)
#define FLTN_CHAIN_14_REG (0x174C)
#define FLTN_CHAIN_15_REG (0x17CC)
#define FLTN_CHAIN_16_REG (0x184C)
#define FLTN_CHAIN_17_REG (0x18CC)
#define FLTN_CHAIN_18_REG (0x194C)
#define FLTN_CHAIN_19_REG (0x19CC)
#define FLTN_CHAIN_20_REG (0x1A4C)
#define FLTN_CHAIN_21_REG (0x1ACC)
#define FLTN_CHAIN_22_REG (0x1B4C)
#define FLTN_CHAIN_23_REG (0x1BCC)
#define FLTN_CHAIN_24_REG (0x1C4C)
#define FLTN_CHAIN_25_REG (0x1CCC)
#define FLTN_CHAIN_26_REG (0x1D4C)
#define FLTN_CHAIN_27_REG (0x1DCC)
#define FLTN_CHAIN_28_REG (0x1E4C)
#define FLTN_CHAIN_29_REG (0x1ECC)
#define FLTN_CHAIN_30_REG (0x1F4C)
#define FLTN_CHAIN_31_REG (0x1FCC)
#define FLTN_CHAIN_32_REG (0x204C)
#define FLTN_CHAIN_33_REG (0x20CC)
#define FLTN_CHAIN_34_REG (0x214C)
#define FLTN_CHAIN_35_REG (0x21CC)
#define FLTN_CHAIN_36_REG (0x224C)
#define FLTN_CHAIN_37_REG (0x22CC)
#define FLTN_CHAIN_38_REG (0x234C)
#define FLTN_CHAIN_39_REG (0x23CC)
#define FLTN_CHAIN_40_REG (0x244C)
#define FLTN_CHAIN_41_REG (0x24CC)
#define FLTN_CHAIN_42_REG (0x254C)
#define FLTN_CHAIN_43_REG (0x25CC)
#define FLTN_CHAIN_44_REG (0x264C)
#define FLTN_CHAIN_45_REG (0x26CC)
#define FLTN_CHAIN_46_REG (0x274C)
#define FLTN_CHAIN_47_REG (0x27CC)
#define FLTN_CHAIN_48_REG (0x284C)
#define FLTN_CHAIN_49_REG (0x28CC)
#define FLTN_CHAIN_50_REG (0x294C)
#define FLTN_CHAIN_51_REG (0x29CC)
#define FLTN_CHAIN_52_REG (0x2A4C)
#define FLTN_CHAIN_53_REG (0x2ACC)
#define FLTN_CHAIN_54_REG (0x2B4C)
#define FLTN_CHAIN_55_REG (0x2BCC)
#define FLTN_CHAIN_56_REG (0x2C4C)
#define FLTN_CHAIN_57_REG (0x2CCC)
#define FLTN_CHAIN_58_REG (0x2D4C)
#define FLTN_CHAIN_59_REG (0x2DCC)
#define FLTN_CHAIN_60_REG (0x2E4C)
#define FLTN_CHAIN_61_REG (0x2ECC)
#define FLTN_CHAIN_62_REG (0x2F4C)
#define FLTN_CHAIN_63_REG (0x2FCC)
#define FLTN_CHAIN_64_REG (0x304C)
#define FLTN_CHAIN_65_REG (0x30CC)
#define FLTN_CHAIN_66_REG (0x314C)
#define FLTN_CHAIN_67_REG (0x31CC)
#define FLTN_CHAIN_68_REG (0x324C)
#define FLTN_CHAIN_69_REG (0x32CC)
#define FLTN_CHAIN_70_REG (0x334C)
#define FLTN_CHAIN_71_REG (0x33CC)
#define FLTN_CHAIN_72_REG (0x344C)
#define FLTN_CHAIN_73_REG (0x34CC)
#define FLTN_CHAIN_74_REG (0x354C)
#define FLTN_CHAIN_75_REG (0x35CC)
#define FLTN_CHAIN_76_REG (0x364C)
#define FLTN_CHAIN_77_REG (0x36CC)
#define FLTN_CHAIN_78_REG (0x374C)
#define FLTN_CHAIN_79_REG (0x37CC)
#define FLTN_CHAIN_80_REG (0x384C)
#define FLTN_CHAIN_81_REG (0x38CC)
#define FLTN_CHAIN_82_REG (0x394C)
#define FLTN_CHAIN_83_REG (0x39CC)
#define FLTN_CHAIN_84_REG (0x3A4C)
#define FLTN_CHAIN_85_REG (0x3ACC)
#define FLTN_CHAIN_86_REG (0x3B4C)
#define FLTN_CHAIN_87_REG (0x3BCC)
#define FLTN_CHAIN_88_REG (0x3C4C)
#define FLTN_CHAIN_89_REG (0x3CCC)
#define FLTN_CHAIN_90_REG (0x3D4C)
#define FLTN_CHAIN_91_REG (0x3DCC)
#define FLTN_CHAIN_92_REG (0x3E4C)
#define FLTN_CHAIN_93_REG (0x3ECC)
#define FLTN_CHAIN_94_REG (0x3F4C)
#define FLTN_CHAIN_95_REG (0x3FCC)
#define FLTN_CHAIN_96_REG (0x404C)
#define FLTN_CHAIN_97_REG (0x40CC)
#define FLTN_CHAIN_98_REG (0x414C)
#define FLTN_CHAIN_99_REG (0x41CC)
#define FLTN_CHAIN_100_REG (0x424C)
#define FLTN_CHAIN_101_REG (0x42CC)
#define FLTN_CHAIN_102_REG (0x434C)
#define FLTN_CHAIN_103_REG (0x43CC)
#define FLTN_CHAIN_104_REG (0x444C)
#define FLTN_CHAIN_105_REG (0x44CC)
#define FLTN_CHAIN_106_REG (0x454C)
#define FLTN_CHAIN_107_REG (0x45CC)
#define FLTN_CHAIN_108_REG (0x464C)
#define FLTN_CHAIN_109_REG (0x46CC)
#define FLTN_CHAIN_110_REG (0x474C)
#define FLTN_CHAIN_111_REG (0x47CC)
#define FLTN_CHAIN_112_REG (0x484C)
#define FLTN_CHAIN_113_REG (0x48CC)
#define FLTN_CHAIN_114_REG (0x494C)
#define FLTN_CHAIN_115_REG (0x49CC)
#define FLTN_CHAIN_116_REG (0x4A4C)
#define FLTN_CHAIN_117_REG (0x4ACC)
#define FLTN_CHAIN_118_REG (0x4B4C)
#define FLTN_CHAIN_119_REG (0x4BCC)
#define FLTN_CHAIN_120_REG (0x4C4C)
#define FLTN_CHAIN_121_REG (0x4CCC)
#define FLTN_CHAIN_122_REG (0x4D4C)
#define FLTN_CHAIN_123_REG (0x4DCC)
#define FLTN_CHAIN_124_REG (0x4E4C)
#define FLTN_CHAIN_125_REG (0x4ECC)
#define FLTN_CHAIN_126_REG (0x4F4C)
#define FLTN_CHAIN_127_REG (0x4FCC)
#define FLTN_SPI_0_REG (0x1050)
#define FLTN_SPI_1_REG (0x10D0)
#define FLTN_SPI_2_REG (0x1150)
#define FLTN_SPI_3_REG (0x11D0)
#define FLTN_SPI_4_REG (0x1250)
#define FLTN_SPI_5_REG (0x12D0)
#define FLTN_SPI_6_REG (0x1350)
#define FLTN_SPI_7_REG (0x13D0)
#define FLTN_SPI_8_REG (0x1450)
#define FLTN_SPI_9_REG (0x14D0)
#define FLTN_SPI_10_REG (0x1550)
#define FLTN_SPI_11_REG (0x15D0)
#define FLTN_SPI_12_REG (0x1650)
#define FLTN_SPI_13_REG (0x16D0)
#define FLTN_SPI_14_REG (0x1750)
#define FLTN_SPI_15_REG (0x17D0)
#define FLTN_SPI_16_REG (0x1850)
#define FLTN_SPI_17_REG (0x18D0)
#define FLTN_SPI_18_REG (0x1950)
#define FLTN_SPI_19_REG (0x19D0)
#define FLTN_SPI_20_REG (0x1A50)
#define FLTN_SPI_21_REG (0x1AD0)
#define FLTN_SPI_22_REG (0x1B50)
#define FLTN_SPI_23_REG (0x1BD0)
#define FLTN_SPI_24_REG (0x1C50)
#define FLTN_SPI_25_REG (0x1CD0)
#define FLTN_SPI_26_REG (0x1D50)
#define FLTN_SPI_27_REG (0x1DD0)
#define FLTN_SPI_28_REG (0x1E50)
#define FLTN_SPI_29_REG (0x1ED0)
#define FLTN_SPI_30_REG (0x1F50)
#define FLTN_SPI_31_REG (0x1FD0)
#define FLTN_SPI_32_REG (0x2050)
#define FLTN_SPI_33_REG (0x20D0)
#define FLTN_SPI_34_REG (0x2150)
#define FLTN_SPI_35_REG (0x21D0)
#define FLTN_SPI_36_REG (0x2250)
#define FLTN_SPI_37_REG (0x22D0)
#define FLTN_SPI_38_REG (0x2350)
#define FLTN_SPI_39_REG (0x23D0)
#define FLTN_SPI_40_REG (0x2450)
#define FLTN_SPI_41_REG (0x24D0)
#define FLTN_SPI_42_REG (0x2550)
#define FLTN_SPI_43_REG (0x25D0)
#define FLTN_SPI_44_REG (0x2650)
#define FLTN_SPI_45_REG (0x26D0)
#define FLTN_SPI_46_REG (0x2750)
#define FLTN_SPI_47_REG (0x27D0)
#define FLTN_SPI_48_REG (0x2850)
#define FLTN_SPI_49_REG (0x28D0)
#define FLTN_SPI_50_REG (0x2950)
#define FLTN_SPI_51_REG (0x29D0)
#define FLTN_SPI_52_REG (0x2A50)
#define FLTN_SPI_53_REG (0x2AD0)
#define FLTN_SPI_54_REG (0x2B50)
#define FLTN_SPI_55_REG (0x2BD0)
#define FLTN_SPI_56_REG (0x2C50)
#define FLTN_SPI_57_REG (0x2CD0)
#define FLTN_SPI_58_REG (0x2D50)
#define FLTN_SPI_59_REG (0x2DD0)
#define FLTN_SPI_60_REG (0x2E50)
#define FLTN_SPI_61_REG (0x2ED0)
#define FLTN_SPI_62_REG (0x2F50)
#define FLTN_SPI_63_REG (0x2FD0)
#define FLTN_SPI_64_REG (0x3050)
#define FLTN_SPI_65_REG (0x30D0)
#define FLTN_SPI_66_REG (0x3150)
#define FLTN_SPI_67_REG (0x31D0)
#define FLTN_SPI_68_REG (0x3250)
#define FLTN_SPI_69_REG (0x32D0)
#define FLTN_SPI_70_REG (0x3350)
#define FLTN_SPI_71_REG (0x33D0)
#define FLTN_SPI_72_REG (0x3450)
#define FLTN_SPI_73_REG (0x34D0)
#define FLTN_SPI_74_REG (0x3550)
#define FLTN_SPI_75_REG (0x35D0)
#define FLTN_SPI_76_REG (0x3650)
#define FLTN_SPI_77_REG (0x36D0)
#define FLTN_SPI_78_REG (0x3750)
#define FLTN_SPI_79_REG (0x37D0)
#define FLTN_SPI_80_REG (0x3850)
#define FLTN_SPI_81_REG (0x38D0)
#define FLTN_SPI_82_REG (0x3950)
#define FLTN_SPI_83_REG (0x39D0)
#define FLTN_SPI_84_REG (0x3A50)
#define FLTN_SPI_85_REG (0x3AD0)
#define FLTN_SPI_86_REG (0x3B50)
#define FLTN_SPI_87_REG (0x3BD0)
#define FLTN_SPI_88_REG (0x3C50)
#define FLTN_SPI_89_REG (0x3CD0)
#define FLTN_SPI_90_REG (0x3D50)
#define FLTN_SPI_91_REG (0x3DD0)
#define FLTN_SPI_92_REG (0x3E50)
#define FLTN_SPI_93_REG (0x3ED0)
#define FLTN_SPI_94_REG (0x3F50)
#define FLTN_SPI_95_REG (0x3FD0)
#define FLTN_SPI_96_REG (0x4050)
#define FLTN_SPI_97_REG (0x40D0)
#define FLTN_SPI_98_REG (0x4150)
#define FLTN_SPI_99_REG (0x41D0)
#define FLTN_SPI_100_REG (0x4250)
#define FLTN_SPI_101_REG (0x42D0)
#define FLTN_SPI_102_REG (0x4350)
#define FLTN_SPI_103_REG (0x43D0)
#define FLTN_SPI_104_REG (0x4450)
#define FLTN_SPI_105_REG (0x44D0)
#define FLTN_SPI_106_REG (0x4550)
#define FLTN_SPI_107_REG (0x45D0)
#define FLTN_SPI_108_REG (0x4650)
#define FLTN_SPI_109_REG (0x46D0)
#define FLTN_SPI_110_REG (0x4750)
#define FLTN_SPI_111_REG (0x47D0)
#define FLTN_SPI_112_REG (0x4850)
#define FLTN_SPI_113_REG (0x48D0)
#define FLTN_SPI_114_REG (0x4950)
#define FLTN_SPI_115_REG (0x49D0)
#define FLTN_SPI_116_REG (0x4A50)
#define FLTN_SPI_117_REG (0x4AD0)
#define FLTN_SPI_118_REG (0x4B50)
#define FLTN_SPI_119_REG (0x4BD0)
#define FLTN_SPI_120_REG (0x4C50)
#define FLTN_SPI_121_REG (0x4CD0)
#define FLTN_SPI_122_REG (0x4D50)
#define FLTN_SPI_123_REG (0x4DD0)
#define FLTN_SPI_124_REG (0x4E50)
#define FLTN_SPI_125_REG (0x4ED0)
#define FLTN_SPI_126_REG (0x4F50)
#define FLTN_SPI_127_REG (0x4FD0)
#define FLTN_RULE_CTRL_0_REG (0x1054)
#define FLTN_RULE_CTRL_1_REG (0x10D4)
#define FLTN_RULE_CTRL_2_REG (0x1154)
#define FLTN_RULE_CTRL_3_REG (0x11D4)
#define FLTN_RULE_CTRL_4_REG (0x1254)
#define FLTN_RULE_CTRL_5_REG (0x12D4)
#define FLTN_RULE_CTRL_6_REG (0x1354)
#define FLTN_RULE_CTRL_7_REG (0x13D4)
#define FLTN_RULE_CTRL_8_REG (0x1454)
#define FLTN_RULE_CTRL_9_REG (0x14D4)
#define FLTN_RULE_CTRL_10_REG (0x1554)
#define FLTN_RULE_CTRL_11_REG (0x15D4)
#define FLTN_RULE_CTRL_12_REG (0x1654)
#define FLTN_RULE_CTRL_13_REG (0x16D4)
#define FLTN_RULE_CTRL_14_REG (0x1754)
#define FLTN_RULE_CTRL_15_REG (0x17D4)
#define FLTN_RULE_CTRL_16_REG (0x1854)
#define FLTN_RULE_CTRL_17_REG (0x18D4)
#define FLTN_RULE_CTRL_18_REG (0x1954)
#define FLTN_RULE_CTRL_19_REG (0x19D4)
#define FLTN_RULE_CTRL_20_REG (0x1A54)
#define FLTN_RULE_CTRL_21_REG (0x1AD4)
#define FLTN_RULE_CTRL_22_REG (0x1B54)
#define FLTN_RULE_CTRL_23_REG (0x1BD4)
#define FLTN_RULE_CTRL_24_REG (0x1C54)
#define FLTN_RULE_CTRL_25_REG (0x1CD4)
#define FLTN_RULE_CTRL_26_REG (0x1D54)
#define FLTN_RULE_CTRL_27_REG (0x1DD4)
#define FLTN_RULE_CTRL_28_REG (0x1E54)
#define FLTN_RULE_CTRL_29_REG (0x1ED4)
#define FLTN_RULE_CTRL_30_REG (0x1F54)
#define FLTN_RULE_CTRL_31_REG (0x1FD4)
#define FLTN_RULE_CTRL_32_REG (0x2054)
#define FLTN_RULE_CTRL_33_REG (0x20D4)
#define FLTN_RULE_CTRL_34_REG (0x2154)
#define FLTN_RULE_CTRL_35_REG (0x21D4)
#define FLTN_RULE_CTRL_36_REG (0x2254)
#define FLTN_RULE_CTRL_37_REG (0x22D4)
#define FLTN_RULE_CTRL_38_REG (0x2354)
#define FLTN_RULE_CTRL_39_REG (0x23D4)
#define FLTN_RULE_CTRL_40_REG (0x2454)
#define FLTN_RULE_CTRL_41_REG (0x24D4)
#define FLTN_RULE_CTRL_42_REG (0x2554)
#define FLTN_RULE_CTRL_43_REG (0x25D4)
#define FLTN_RULE_CTRL_44_REG (0x2654)
#define FLTN_RULE_CTRL_45_REG (0x26D4)
#define FLTN_RULE_CTRL_46_REG (0x2754)
#define FLTN_RULE_CTRL_47_REG (0x27D4)
#define FLTN_RULE_CTRL_48_REG (0x2854)
#define FLTN_RULE_CTRL_49_REG (0x28D4)
#define FLTN_RULE_CTRL_50_REG (0x2954)
#define FLTN_RULE_CTRL_51_REG (0x29D4)
#define FLTN_RULE_CTRL_52_REG (0x2A54)
#define FLTN_RULE_CTRL_53_REG (0x2AD4)
#define FLTN_RULE_CTRL_54_REG (0x2B54)
#define FLTN_RULE_CTRL_55_REG (0x2BD4)
#define FLTN_RULE_CTRL_56_REG (0x2C54)
#define FLTN_RULE_CTRL_57_REG (0x2CD4)
#define FLTN_RULE_CTRL_58_REG (0x2D54)
#define FLTN_RULE_CTRL_59_REG (0x2DD4)
#define FLTN_RULE_CTRL_60_REG (0x2E54)
#define FLTN_RULE_CTRL_61_REG (0x2ED4)
#define FLTN_RULE_CTRL_62_REG (0x2F54)
#define FLTN_RULE_CTRL_63_REG (0x2FD4)
#define FLTN_RULE_CTRL_64_REG (0x3054)
#define FLTN_RULE_CTRL_65_REG (0x30D4)
#define FLTN_RULE_CTRL_66_REG (0x3154)
#define FLTN_RULE_CTRL_67_REG (0x31D4)
#define FLTN_RULE_CTRL_68_REG (0x3254)
#define FLTN_RULE_CTRL_69_REG (0x32D4)
#define FLTN_RULE_CTRL_70_REG (0x3354)
#define FLTN_RULE_CTRL_71_REG (0x33D4)
#define FLTN_RULE_CTRL_72_REG (0x3454)
#define FLTN_RULE_CTRL_73_REG (0x34D4)
#define FLTN_RULE_CTRL_74_REG (0x3554)
#define FLTN_RULE_CTRL_75_REG (0x35D4)
#define FLTN_RULE_CTRL_76_REG (0x3654)
#define FLTN_RULE_CTRL_77_REG (0x36D4)
#define FLTN_RULE_CTRL_78_REG (0x3754)
#define FLTN_RULE_CTRL_79_REG (0x37D4)
#define FLTN_RULE_CTRL_80_REG (0x3854)
#define FLTN_RULE_CTRL_81_REG (0x38D4)
#define FLTN_RULE_CTRL_82_REG (0x3954)
#define FLTN_RULE_CTRL_83_REG (0x39D4)
#define FLTN_RULE_CTRL_84_REG (0x3A54)
#define FLTN_RULE_CTRL_85_REG (0x3AD4)
#define FLTN_RULE_CTRL_86_REG (0x3B54)
#define FLTN_RULE_CTRL_87_REG (0x3BD4)
#define FLTN_RULE_CTRL_88_REG (0x3C54)
#define FLTN_RULE_CTRL_89_REG (0x3CD4)
#define FLTN_RULE_CTRL_90_REG (0x3D54)
#define FLTN_RULE_CTRL_91_REG (0x3DD4)
#define FLTN_RULE_CTRL_92_REG (0x3E54)
#define FLTN_RULE_CTRL_93_REG (0x3ED4)
#define FLTN_RULE_CTRL_94_REG (0x3F54)
#define FLTN_RULE_CTRL_95_REG (0x3FD4)
#define FLTN_RULE_CTRL_96_REG (0x4054)
#define FLTN_RULE_CTRL_97_REG (0x40D4)
#define FLTN_RULE_CTRL_98_REG (0x4154)
#define FLTN_RULE_CTRL_99_REG (0x41D4)
#define FLTN_RULE_CTRL_100_REG (0x4254)
#define FLTN_RULE_CTRL_101_REG (0x42D4)
#define FLTN_RULE_CTRL_102_REG (0x4354)
#define FLTN_RULE_CTRL_103_REG (0x43D4)
#define FLTN_RULE_CTRL_104_REG (0x4454)
#define FLTN_RULE_CTRL_105_REG (0x44D4)
#define FLTN_RULE_CTRL_106_REG (0x4554)
#define FLTN_RULE_CTRL_107_REG (0x45D4)
#define FLTN_RULE_CTRL_108_REG (0x4654)
#define FLTN_RULE_CTRL_109_REG (0x46D4)
#define FLTN_RULE_CTRL_110_REG (0x4754)
#define FLTN_RULE_CTRL_111_REG (0x47D4)
#define FLTN_RULE_CTRL_112_REG (0x4854)
#define FLTN_RULE_CTRL_113_REG (0x48D4)
#define FLTN_RULE_CTRL_114_REG (0x4954)
#define FLTN_RULE_CTRL_115_REG (0x49D4)
#define FLTN_RULE_CTRL_116_REG (0x4A54)
#define FLTN_RULE_CTRL_117_REG (0x4AD4)
#define FLTN_RULE_CTRL_118_REG (0x4B54)
#define FLTN_RULE_CTRL_119_REG (0x4BD4)
#define FLTN_RULE_CTRL_120_REG (0x4C54)
#define FLTN_RULE_CTRL_121_REG (0x4CD4)
#define FLTN_RULE_CTRL_122_REG (0x4D54)
#define FLTN_RULE_CTRL_123_REG (0x4DD4)
#define FLTN_RULE_CTRL_124_REG (0x4E54)
#define FLTN_RULE_CTRL_125_REG (0x4ED4)
#define FLTN_RULE_CTRL_126_REG (0x4F54)
#define FLTN_RULE_CTRL_127_REG (0x4FD4)
#define TBLJ_FRG_IPV4_LADDR_0_REG (0x5000)
#define TBLJ_FRG_IPV4_LADDR_1_REG (0x5010)
#define TBLJ_FRG_IPV4_LADDR_2_REG (0x5020)
#define TBLJ_FRG_IPV4_LADDR_3_REG (0x5030)
#define TBLJ_FRG_IPV4_LADDR_4_REG (0x5040)
#define TBLJ_FRG_IPV4_LADDR_5_REG (0x5050)
#define TBLJ_FRG_IPV4_LADDR_6_REG (0x5060)
#define TBLJ_FRG_IPV4_LADDR_7_REG (0x5070)
#define TBLJ_FRG_IPV4_LADDR_8_REG (0x5080)
#define TBLJ_FRG_IPV4_LADDR_9_REG (0x5090)
#define TBLJ_FRG_IPV4_LADDR_10_REG (0x50A0)
#define TBLJ_FRG_IPV4_LADDR_11_REG (0x50B0)
#define TBLJ_FRG_IPV4_LADDR_12_REG (0x50C0)
#define TBLJ_FRG_IPV4_LADDR_13_REG (0x50D0)
#define TBLJ_FRG_IPV4_LADDR_14_REG (0x50E0)
#define TBLJ_FRG_IPV4_LADDR_15_REG (0x50F0)
#define TBLJ_FRG_IPV4_LADDR_16_REG (0x5100)
#define TBLJ_FRG_IPV4_LADDR_17_REG (0x5110)
#define TBLJ_FRG_IPV4_LADDR_18_REG (0x5120)
#define TBLJ_FRG_IPV4_LADDR_19_REG (0x5130)
#define TBLJ_FRG_IPV4_LADDR_20_REG (0x5140)
#define TBLJ_FRG_IPV4_LADDR_21_REG (0x5150)
#define TBLJ_FRG_IPV4_LADDR_22_REG (0x5160)
#define TBLJ_FRG_IPV4_LADDR_23_REG (0x5170)
#define TBLJ_FRG_IPV4_LADDR_24_REG (0x5180)
#define TBLJ_FRG_IPV4_RADDR_0_REG (0x5004)
#define TBLJ_FRG_IPV4_RADDR_1_REG (0x5014)
#define TBLJ_FRG_IPV4_RADDR_2_REG (0x5024)
#define TBLJ_FRG_IPV4_RADDR_3_REG (0x5034)
#define TBLJ_FRG_IPV4_RADDR_4_REG (0x5044)
#define TBLJ_FRG_IPV4_RADDR_5_REG (0x5054)
#define TBLJ_FRG_IPV4_RADDR_6_REG (0x5064)
#define TBLJ_FRG_IPV4_RADDR_7_REG (0x5074)
#define TBLJ_FRG_IPV4_RADDR_8_REG (0x5084)
#define TBLJ_FRG_IPV4_RADDR_9_REG (0x5094)
#define TBLJ_FRG_IPV4_RADDR_10_REG (0x50A4)
#define TBLJ_FRG_IPV4_RADDR_11_REG (0x50B4)
#define TBLJ_FRG_IPV4_RADDR_12_REG (0x50C4)
#define TBLJ_FRG_IPV4_RADDR_13_REG (0x50D4)
#define TBLJ_FRG_IPV4_RADDR_14_REG (0x50E4)
#define TBLJ_FRG_IPV4_RADDR_15_REG (0x50F4)
#define TBLJ_FRG_IPV4_RADDR_16_REG (0x5104)
#define TBLJ_FRG_IPV4_RADDR_17_REG (0x5114)
#define TBLJ_FRG_IPV4_RADDR_18_REG (0x5124)
#define TBLJ_FRG_IPV4_RADDR_19_REG (0x5134)
#define TBLJ_FRG_IPV4_RADDR_20_REG (0x5144)
#define TBLJ_FRG_IPV4_RADDR_21_REG (0x5154)
#define TBLJ_FRG_IPV4_RADDR_22_REG (0x5164)
#define TBLJ_FRG_IPV4_RADDR_23_REG (0x5174)
#define TBLJ_FRG_IPV4_RADDR_24_REG (0x5184)
#define TBLJ_FRG_IPV4_ID0_0_REG (0x5008)
#define TBLJ_FRG_IPV4_ID0_1_REG (0x5018)
#define TBLJ_FRG_IPV4_ID0_2_REG (0x5028)
#define TBLJ_FRG_IPV4_ID0_3_REG (0x5038)
#define TBLJ_FRG_IPV4_ID0_4_REG (0x5048)
#define TBLJ_FRG_IPV4_ID0_5_REG (0x5058)
#define TBLJ_FRG_IPV4_ID0_6_REG (0x5068)
#define TBLJ_FRG_IPV4_ID0_7_REG (0x5078)
#define TBLJ_FRG_IPV4_ID0_8_REG (0x5088)
#define TBLJ_FRG_IPV4_ID0_9_REG (0x5098)
#define TBLJ_FRG_IPV4_ID0_10_REG (0x50A8)
#define TBLJ_FRG_IPV4_ID0_11_REG (0x50B8)
#define TBLJ_FRG_IPV4_ID0_12_REG (0x50C8)
#define TBLJ_FRG_IPV4_ID0_13_REG (0x50D8)
#define TBLJ_FRG_IPV4_ID0_14_REG (0x50E8)
#define TBLJ_FRG_IPV4_ID0_15_REG (0x50F8)
#define TBLJ_FRG_IPV4_ID0_16_REG (0x5108)
#define TBLJ_FRG_IPV4_ID0_17_REG (0x5118)
#define TBLJ_FRG_IPV4_ID0_18_REG (0x5128)
#define TBLJ_FRG_IPV4_ID0_19_REG (0x5138)
#define TBLJ_FRG_IPV4_ID0_20_REG (0x5148)
#define TBLJ_FRG_IPV4_ID0_21_REG (0x5158)
#define TBLJ_FRG_IPV4_ID0_22_REG (0x5168)
#define TBLJ_FRG_IPV4_ID0_23_REG (0x5178)
#define TBLJ_FRG_IPV4_ID0_24_REG (0x5188)
#define TBLJ_FRG_IPV4_ID1_0_REG (0x500C)
#define TBLJ_FRG_IPV4_ID1_1_REG (0x501C)
#define TBLJ_FRG_IPV4_ID1_2_REG (0x502C)
#define TBLJ_FRG_IPV4_ID1_3_REG (0x503C)
#define TBLJ_FRG_IPV4_ID1_4_REG (0x504C)
#define TBLJ_FRG_IPV4_ID1_5_REG (0x505C)
#define TBLJ_FRG_IPV4_ID1_6_REG (0x506C)
#define TBLJ_FRG_IPV4_ID1_7_REG (0x507C)
#define TBLJ_FRG_IPV4_ID1_8_REG (0x508C)
#define TBLJ_FRG_IPV4_ID1_9_REG (0x509C)
#define TBLJ_FRG_IPV4_ID1_10_REG (0x50AC)
#define TBLJ_FRG_IPV4_ID1_11_REG (0x50BC)
#define TBLJ_FRG_IPV4_ID1_12_REG (0x50CC)
#define TBLJ_FRG_IPV4_ID1_13_REG (0x50DC)
#define TBLJ_FRG_IPV4_ID1_14_REG (0x50EC)
#define TBLJ_FRG_IPV4_ID1_15_REG (0x50FC)
#define TBLJ_FRG_IPV4_ID1_16_REG (0x510C)
#define TBLJ_FRG_IPV4_ID1_17_REG (0x511C)
#define TBLJ_FRG_IPV4_ID1_18_REG (0x512C)
#define TBLJ_FRG_IPV4_ID1_19_REG (0x513C)
#define TBLJ_FRG_IPV4_ID1_20_REG (0x514C)
#define TBLJ_FRG_IPV4_ID1_21_REG (0x515C)
#define TBLJ_FRG_IPV4_ID1_22_REG (0x516C)
#define TBLJ_FRG_IPV4_ID1_23_REG (0x517C)
#define TBLJ_FRG_IPV4_ID1_24_REG (0x518C)
#define TBLJ_FRG_IPV6_LADDR0_0_REG (0x5200)
#define TBLJ_FRG_IPV6_LADDR0_1_REG (0x5240)
#define TBLJ_FRG_IPV6_LADDR0_2_REG (0x5280)
#define TBLJ_FRG_IPV6_LADDR0_3_REG (0x52C0)
#define TBLJ_FRG_IPV6_LADDR0_4_REG (0x5300)
#define TBLJ_FRG_IPV6_LADDR0_5_REG (0x5340)
#define TBLJ_FRG_IPV6_LADDR0_6_REG (0x5380)
#define TBLJ_FRG_IPV6_LADDR0_7_REG (0x53C0)
#define TBLJ_FRG_IPV6_LADDR0_8_REG (0x5400)
#define TBLJ_FRG_IPV6_LADDR0_9_REG (0x5440)
#define TBLJ_FRG_IPV6_LADDR0_10_REG (0x5480)
#define TBLJ_FRG_IPV6_LADDR0_11_REG (0x54C0)
#define TBLJ_FRG_IPV6_LADDR0_12_REG (0x5500)
#define TBLJ_FRG_IPV6_LADDR0_13_REG (0x5540)
#define TBLJ_FRG_IPV6_LADDR0_14_REG (0x5580)
#define TBLJ_FRG_IPV6_LADDR0_15_REG (0x55C0)
#define TBLJ_FRG_IPV6_LADDR0_16_REG (0x5600)
#define TBLJ_FRG_IPV6_LADDR0_17_REG (0x5640)
#define TBLJ_FRG_IPV6_LADDR0_18_REG (0x5680)
#define TBLJ_FRG_IPV6_LADDR0_19_REG (0x56C0)
#define TBLJ_FRG_IPV6_LADDR0_20_REG (0x5700)
#define TBLJ_FRG_IPV6_LADDR0_21_REG (0x5740)
#define TBLJ_FRG_IPV6_LADDR0_22_REG (0x5780)
#define TBLJ_FRG_IPV6_LADDR0_23_REG (0x57C0)
#define TBLJ_FRG_IPV6_LADDR0_24_REG (0x5800)
#define TBLJ_FRG_IPV6_LADDR1_0_REG (0x5204)
#define TBLJ_FRG_IPV6_LADDR1_1_REG (0x5244)
#define TBLJ_FRG_IPV6_LADDR1_2_REG (0x5284)
#define TBLJ_FRG_IPV6_LADDR1_3_REG (0x52C4)
#define TBLJ_FRG_IPV6_LADDR1_4_REG (0x5304)
#define TBLJ_FRG_IPV6_LADDR1_5_REG (0x5344)
#define TBLJ_FRG_IPV6_LADDR1_6_REG (0x5384)
#define TBLJ_FRG_IPV6_LADDR1_7_REG (0x53C4)
#define TBLJ_FRG_IPV6_LADDR1_8_REG (0x5404)
#define TBLJ_FRG_IPV6_LADDR1_9_REG (0x5444)
#define TBLJ_FRG_IPV6_LADDR1_10_REG (0x5484)
#define TBLJ_FRG_IPV6_LADDR1_11_REG (0x54C4)
#define TBLJ_FRG_IPV6_LADDR1_12_REG (0x5504)
#define TBLJ_FRG_IPV6_LADDR1_13_REG (0x5544)
#define TBLJ_FRG_IPV6_LADDR1_14_REG (0x5584)
#define TBLJ_FRG_IPV6_LADDR1_15_REG (0x55C4)
#define TBLJ_FRG_IPV6_LADDR1_16_REG (0x5604)
#define TBLJ_FRG_IPV6_LADDR1_17_REG (0x5644)
#define TBLJ_FRG_IPV6_LADDR1_18_REG (0x5684)
#define TBLJ_FRG_IPV6_LADDR1_19_REG (0x56C4)
#define TBLJ_FRG_IPV6_LADDR1_20_REG (0x5704)
#define TBLJ_FRG_IPV6_LADDR1_21_REG (0x5744)
#define TBLJ_FRG_IPV6_LADDR1_22_REG (0x5784)
#define TBLJ_FRG_IPV6_LADDR1_23_REG (0x57C4)
#define TBLJ_FRG_IPV6_LADDR1_24_REG (0x5804)
#define TBLJ_FRG_IPV6_LADDR2_0_REG (0x5208)
#define TBLJ_FRG_IPV6_LADDR2_1_REG (0x5248)
#define TBLJ_FRG_IPV6_LADDR2_2_REG (0x5288)
#define TBLJ_FRG_IPV6_LADDR2_3_REG (0x52C8)
#define TBLJ_FRG_IPV6_LADDR2_4_REG (0x5308)
#define TBLJ_FRG_IPV6_LADDR2_5_REG (0x5348)
#define TBLJ_FRG_IPV6_LADDR2_6_REG (0x5388)
#define TBLJ_FRG_IPV6_LADDR2_7_REG (0x53C8)
#define TBLJ_FRG_IPV6_LADDR2_8_REG (0x5408)
#define TBLJ_FRG_IPV6_LADDR2_9_REG (0x5448)
#define TBLJ_FRG_IPV6_LADDR2_10_REG (0x5488)
#define TBLJ_FRG_IPV6_LADDR2_11_REG (0x54C8)
#define TBLJ_FRG_IPV6_LADDR2_12_REG (0x5508)
#define TBLJ_FRG_IPV6_LADDR2_13_REG (0x5548)
#define TBLJ_FRG_IPV6_LADDR2_14_REG (0x5588)
#define TBLJ_FRG_IPV6_LADDR2_15_REG (0x55C8)
#define TBLJ_FRG_IPV6_LADDR2_16_REG (0x5608)
#define TBLJ_FRG_IPV6_LADDR2_17_REG (0x5648)
#define TBLJ_FRG_IPV6_LADDR2_18_REG (0x5688)
#define TBLJ_FRG_IPV6_LADDR2_19_REG (0x56C8)
#define TBLJ_FRG_IPV6_LADDR2_20_REG (0x5708)
#define TBLJ_FRG_IPV6_LADDR2_21_REG (0x5748)
#define TBLJ_FRG_IPV6_LADDR2_22_REG (0x5788)
#define TBLJ_FRG_IPV6_LADDR2_23_REG (0x57C8)
#define TBLJ_FRG_IPV6_LADDR2_24_REG (0x5808)
#define TBLJ_FRG_IPV6_LADDR3_0_REG (0x520C)
#define TBLJ_FRG_IPV6_LADDR3_1_REG (0x524C)
#define TBLJ_FRG_IPV6_LADDR3_2_REG (0x528C)
#define TBLJ_FRG_IPV6_LADDR3_3_REG (0x52CC)
#define TBLJ_FRG_IPV6_LADDR3_4_REG (0x530C)
#define TBLJ_FRG_IPV6_LADDR3_5_REG (0x534C)
#define TBLJ_FRG_IPV6_LADDR3_6_REG (0x538C)
#define TBLJ_FRG_IPV6_LADDR3_7_REG (0x53CC)
#define TBLJ_FRG_IPV6_LADDR3_8_REG (0x540C)
#define TBLJ_FRG_IPV6_LADDR3_9_REG (0x544C)
#define TBLJ_FRG_IPV6_LADDR3_10_REG (0x548C)
#define TBLJ_FRG_IPV6_LADDR3_11_REG (0x54CC)
#define TBLJ_FRG_IPV6_LADDR3_12_REG (0x550C)
#define TBLJ_FRG_IPV6_LADDR3_13_REG (0x554C)
#define TBLJ_FRG_IPV6_LADDR3_14_REG (0x558C)
#define TBLJ_FRG_IPV6_LADDR3_15_REG (0x55CC)
#define TBLJ_FRG_IPV6_LADDR3_16_REG (0x560C)
#define TBLJ_FRG_IPV6_LADDR3_17_REG (0x564C)
#define TBLJ_FRG_IPV6_LADDR3_18_REG (0x568C)
#define TBLJ_FRG_IPV6_LADDR3_19_REG (0x56CC)
#define TBLJ_FRG_IPV6_LADDR3_20_REG (0x570C)
#define TBLJ_FRG_IPV6_LADDR3_21_REG (0x574C)
#define TBLJ_FRG_IPV6_LADDR3_22_REG (0x578C)
#define TBLJ_FRG_IPV6_LADDR3_23_REG (0x57CC)
#define TBLJ_FRG_IPV6_LADDR3_24_REG (0x580C)
#define TBLJ_FRG_IPV6_RADDR0_0_REG (0x5210)
#define TBLJ_FRG_IPV6_RADDR0_1_REG (0x5250)
#define TBLJ_FRG_IPV6_RADDR0_2_REG (0x5290)
#define TBLJ_FRG_IPV6_RADDR0_3_REG (0x52D0)
#define TBLJ_FRG_IPV6_RADDR0_4_REG (0x5310)
#define TBLJ_FRG_IPV6_RADDR0_5_REG (0x5350)
#define TBLJ_FRG_IPV6_RADDR0_6_REG (0x5390)
#define TBLJ_FRG_IPV6_RADDR0_7_REG (0x53D0)
#define TBLJ_FRG_IPV6_RADDR0_8_REG (0x5410)
#define TBLJ_FRG_IPV6_RADDR0_9_REG (0x5450)
#define TBLJ_FRG_IPV6_RADDR0_10_REG (0x5490)
#define TBLJ_FRG_IPV6_RADDR0_11_REG (0x54D0)
#define TBLJ_FRG_IPV6_RADDR0_12_REG (0x5510)
#define TBLJ_FRG_IPV6_RADDR0_13_REG (0x5550)
#define TBLJ_FRG_IPV6_RADDR0_14_REG (0x5590)
#define TBLJ_FRG_IPV6_RADDR0_15_REG (0x55D0)
#define TBLJ_FRG_IPV6_RADDR0_16_REG (0x5610)
#define TBLJ_FRG_IPV6_RADDR0_17_REG (0x5650)
#define TBLJ_FRG_IPV6_RADDR0_18_REG (0x5690)
#define TBLJ_FRG_IPV6_RADDR0_19_REG (0x56D0)
#define TBLJ_FRG_IPV6_RADDR0_20_REG (0x5710)
#define TBLJ_FRG_IPV6_RADDR0_21_REG (0x5750)
#define TBLJ_FRG_IPV6_RADDR0_22_REG (0x5790)
#define TBLJ_FRG_IPV6_RADDR0_23_REG (0x57D0)
#define TBLJ_FRG_IPV6_RADDR0_24_REG (0x5810)
#define TBLJ_FRG_IPV6_RADDR1_0_REG (0x5214)
#define TBLJ_FRG_IPV6_RADDR1_1_REG (0x5254)
#define TBLJ_FRG_IPV6_RADDR1_2_REG (0x5294)
#define TBLJ_FRG_IPV6_RADDR1_3_REG (0x52D4)
#define TBLJ_FRG_IPV6_RADDR1_4_REG (0x5314)
#define TBLJ_FRG_IPV6_RADDR1_5_REG (0x5354)
#define TBLJ_FRG_IPV6_RADDR1_6_REG (0x5394)
#define TBLJ_FRG_IPV6_RADDR1_7_REG (0x53D4)
#define TBLJ_FRG_IPV6_RADDR1_8_REG (0x5414)
#define TBLJ_FRG_IPV6_RADDR1_9_REG (0x5454)
#define TBLJ_FRG_IPV6_RADDR1_10_REG (0x5494)
#define TBLJ_FRG_IPV6_RADDR1_11_REG (0x54D4)
#define TBLJ_FRG_IPV6_RADDR1_12_REG (0x5514)
#define TBLJ_FRG_IPV6_RADDR1_13_REG (0x5554)
#define TBLJ_FRG_IPV6_RADDR1_14_REG (0x5594)
#define TBLJ_FRG_IPV6_RADDR1_15_REG (0x55D4)
#define TBLJ_FRG_IPV6_RADDR1_16_REG (0x5614)
#define TBLJ_FRG_IPV6_RADDR1_17_REG (0x5654)
#define TBLJ_FRG_IPV6_RADDR1_18_REG (0x5694)
#define TBLJ_FRG_IPV6_RADDR1_19_REG (0x56D4)
#define TBLJ_FRG_IPV6_RADDR1_20_REG (0x5714)
#define TBLJ_FRG_IPV6_RADDR1_21_REG (0x5754)
#define TBLJ_FRG_IPV6_RADDR1_22_REG (0x5794)
#define TBLJ_FRG_IPV6_RADDR1_23_REG (0x57D4)
#define TBLJ_FRG_IPV6_RADDR1_24_REG (0x5814)
#define TBLJ_FRG_IPV6_RADDR2_0_REG (0x5218)
#define TBLJ_FRG_IPV6_RADDR2_1_REG (0x5258)
#define TBLJ_FRG_IPV6_RADDR2_2_REG (0x5298)
#define TBLJ_FRG_IPV6_RADDR2_3_REG (0x52D8)
#define TBLJ_FRG_IPV6_RADDR2_4_REG (0x5318)
#define TBLJ_FRG_IPV6_RADDR2_5_REG (0x5358)
#define TBLJ_FRG_IPV6_RADDR2_6_REG (0x5398)
#define TBLJ_FRG_IPV6_RADDR2_7_REG (0x53D8)
#define TBLJ_FRG_IPV6_RADDR2_8_REG (0x5418)
#define TBLJ_FRG_IPV6_RADDR2_9_REG (0x5458)
#define TBLJ_FRG_IPV6_RADDR2_10_REG (0x5498)
#define TBLJ_FRG_IPV6_RADDR2_11_REG (0x54D8)
#define TBLJ_FRG_IPV6_RADDR2_12_REG (0x5518)
#define TBLJ_FRG_IPV6_RADDR2_13_REG (0x5558)
#define TBLJ_FRG_IPV6_RADDR2_14_REG (0x5598)
#define TBLJ_FRG_IPV6_RADDR2_15_REG (0x55D8)
#define TBLJ_FRG_IPV6_RADDR2_16_REG (0x5618)
#define TBLJ_FRG_IPV6_RADDR2_17_REG (0x5658)
#define TBLJ_FRG_IPV6_RADDR2_18_REG (0x5698)
#define TBLJ_FRG_IPV6_RADDR2_19_REG (0x56D8)
#define TBLJ_FRG_IPV6_RADDR2_20_REG (0x5718)
#define TBLJ_FRG_IPV6_RADDR2_21_REG (0x5758)
#define TBLJ_FRG_IPV6_RADDR2_22_REG (0x5798)
#define TBLJ_FRG_IPV6_RADDR2_23_REG (0x57D8)
#define TBLJ_FRG_IPV6_RADDR2_24_REG (0x5818)
#define TBLJ_FRG_IPV6_RADDR3_0_REG (0x521C)
#define TBLJ_FRG_IPV6_RADDR3_1_REG (0x525C)
#define TBLJ_FRG_IPV6_RADDR3_2_REG (0x529C)
#define TBLJ_FRG_IPV6_RADDR3_3_REG (0x52DC)
#define TBLJ_FRG_IPV6_RADDR3_4_REG (0x531C)
#define TBLJ_FRG_IPV6_RADDR3_5_REG (0x535C)
#define TBLJ_FRG_IPV6_RADDR3_6_REG (0x539C)
#define TBLJ_FRG_IPV6_RADDR3_7_REG (0x53DC)
#define TBLJ_FRG_IPV6_RADDR3_8_REG (0x541C)
#define TBLJ_FRG_IPV6_RADDR3_9_REG (0x545C)
#define TBLJ_FRG_IPV6_RADDR3_10_REG (0x549C)
#define TBLJ_FRG_IPV6_RADDR3_11_REG (0x54DC)
#define TBLJ_FRG_IPV6_RADDR3_12_REG (0x551C)
#define TBLJ_FRG_IPV6_RADDR3_13_REG (0x555C)
#define TBLJ_FRG_IPV6_RADDR3_14_REG (0x559C)
#define TBLJ_FRG_IPV6_RADDR3_15_REG (0x55DC)
#define TBLJ_FRG_IPV6_RADDR3_16_REG (0x561C)
#define TBLJ_FRG_IPV6_RADDR3_17_REG (0x565C)
#define TBLJ_FRG_IPV6_RADDR3_18_REG (0x569C)
#define TBLJ_FRG_IPV6_RADDR3_19_REG (0x56DC)
#define TBLJ_FRG_IPV6_RADDR3_20_REG (0x571C)
#define TBLJ_FRG_IPV6_RADDR3_21_REG (0x575C)
#define TBLJ_FRG_IPV6_RADDR3_22_REG (0x579C)
#define TBLJ_FRG_IPV6_RADDR3_23_REG (0x57DC)
#define TBLJ_FRG_IPV6_RADDR3_24_REG (0x581C)
#define TBLJ_FRG_IPV6_IDENTIFICATION_0_REG (0x5220)
#define TBLJ_FRG_IPV6_IDENTIFICATION_1_REG (0x5260)
#define TBLJ_FRG_IPV6_IDENTIFICATION_2_REG (0x52A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_3_REG (0x52E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_4_REG (0x5320)
#define TBLJ_FRG_IPV6_IDENTIFICATION_5_REG (0x5360)
#define TBLJ_FRG_IPV6_IDENTIFICATION_6_REG (0x53A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_7_REG (0x53E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_8_REG (0x5420)
#define TBLJ_FRG_IPV6_IDENTIFICATION_9_REG (0x5460)
#define TBLJ_FRG_IPV6_IDENTIFICATION_10_REG (0x54A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_11_REG (0x54E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_12_REG (0x5520)
#define TBLJ_FRG_IPV6_IDENTIFICATION_13_REG (0x5560)
#define TBLJ_FRG_IPV6_IDENTIFICATION_14_REG (0x55A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_15_REG (0x55E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_16_REG (0x5620)
#define TBLJ_FRG_IPV6_IDENTIFICATION_17_REG (0x5660)
#define TBLJ_FRG_IPV6_IDENTIFICATION_18_REG (0x56A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_19_REG (0x56E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_20_REG (0x5720)
#define TBLJ_FRG_IPV6_IDENTIFICATION_21_REG (0x5760)
#define TBLJ_FRG_IPV6_IDENTIFICATION_22_REG (0x57A0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_23_REG (0x57E0)
#define TBLJ_FRG_IPV6_IDENTIFICATION_24_REG (0x5820)
#define TBLJ_FRG_IPV6_ID_0_REG (0x5224)
#define TBLJ_FRG_IPV6_ID_1_REG (0x5264)
#define TBLJ_FRG_IPV6_ID_2_REG (0x52A4)
#define TBLJ_FRG_IPV6_ID_3_REG (0x52E4)
#define TBLJ_FRG_IPV6_ID_4_REG (0x5324)
#define TBLJ_FRG_IPV6_ID_5_REG (0x5364)
#define TBLJ_FRG_IPV6_ID_6_REG (0x53A4)
#define TBLJ_FRG_IPV6_ID_7_REG (0x53E4)
#define TBLJ_FRG_IPV6_ID_8_REG (0x5424)
#define TBLJ_FRG_IPV6_ID_9_REG (0x5464)
#define TBLJ_FRG_IPV6_ID_10_REG (0x54A4)
#define TBLJ_FRG_IPV6_ID_11_REG (0x54E4)
#define TBLJ_FRG_IPV6_ID_12_REG (0x5524)
#define TBLJ_FRG_IPV6_ID_13_REG (0x5564)
#define TBLJ_FRG_IPV6_ID_14_REG (0x55A4)
#define TBLJ_FRG_IPV6_ID_15_REG (0x55E4)
#define TBLJ_FRG_IPV6_ID_16_REG (0x5624)
#define TBLJ_FRG_IPV6_ID_17_REG (0x5664)
#define TBLJ_FRG_IPV6_ID_18_REG (0x56A4)
#define TBLJ_FRG_IPV6_ID_19_REG (0x56E4)
#define TBLJ_FRG_IPV6_ID_20_REG (0x5724)
#define TBLJ_FRG_IPV6_ID_21_REG (0x5764)
#define TBLJ_FRG_IPV6_ID_22_REG (0x57A4)
#define TBLJ_FRG_IPV6_ID_23_REG (0x57E4)
#define TBLJ_FRG_IPV6_ID_24_REG (0x5824)
#define IPF_INT_SUP_TIME(n) (IPF_INT0_SUP_TIME_REG+n*0x04)
#define IPF_CH0_BDQ_BADDR_L_REG(n) (IPF_CH0_BDQ0_BADDR_L_REG+n*0x30)
#define IPF_CH0_BDQ_BADDR_H_REG(n) (IPF_CH0_BDQ0_BADDR_H_REG+n*0x30)
#define IPF_CH0_BDQ_SIZE_REG(n) (IPF_CH0_BDQ0_SIZE_REG+n*0x30)
#define IPF_CH0_BDQ_RPTR_REG(n) (IPF_CH0_BDQ0_RPTR_REG+n*0x30)
#define IPF_CH0_BDQ_WPTR_REG(n) (IPF_CH0_BDQ0_WPTR_REG+n*0x30)
#define IPF_CH0_BDQ_WADDR_L_REG(n) (IPF_CH0_BDQ0_WADDR_L_REG+n*0x30)
#define IPF_CH0_BDQ_WADDR_H_REG(n) (IPF_CH0_BDQ0_WADDR_H_REG+n*0x30)
#define IPF_CH0_BDQ_RADDR_L_REG(n) (IPF_CH0_BDQ0_RADDR_L_REG+n*0x30)
#define IPF_CH0_BDQ_RADDR_H_REG(n) (IPF_CH0_BDQ0_RADDR_H_REG+n*0x30)
#define IPF_CH0_BDQ_DEPTH_REG(n) (IPF_CH0_BDQ0_DEPTH_REG+n*0x30)
#define IPF_CH0_BDQ_RPTR_UPDATE_ADDR_L_REG(n) (IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_L_REG+n*0x30)
#define IPF_CH0_BDQ_RPTR_UPDATE_ADDR_H_REG(n) (IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_H_REG+n*0x30)
#define IPF_CH0_RDQ_BADDR_L_REG(n) (IPF_CH0_RDQ0_BADDR_L_REG+n*0x30)
#define IPF_CH0_RDQ_BADDR_H_REG(n) (IPF_CH0_RDQ0_BADDR_H_REG+n*0x30)
#define IPF_CH0_RDQ_SIZE_REG(n) (IPF_CH0_RDQ0_SIZE_REG+n*0x30)
#define IPF_CH0_RDQ_WPTR_REG(n) (IPF_CH0_RDQ0_WPTR_REG+n*0x30)
#define IPF_CH0_RDQ_RPTR_REG(n) (IPF_CH0_RDQ0_RPTR_REG+n*0x30)
#define IPF_CH0_RDQ_WADDR_L_REG(n) (IPF_CH0_RDQ0_WADDR_L_REG+n*0x30)
#define IPF_CH0_RDQ_WADDR_H_REG(n) (IPF_CH0_RDQ0_WADDR_H_REG+n*0x30)
#define IPF_CH0_RDQ_RADDR_L_REG(n) (IPF_CH0_RDQ0_RADDR_L_REG+n*0x30)
#define IPF_CH0_RDQ_RADDR_H_REG(n) (IPF_CH0_RDQ0_RADDR_H_REG+n*0x30)
#define IPF_CH0_RDQ_DEPTH_REG(n) (IPF_CH0_RDQ0_DEPTH_REG+n*0x30)
#define IPF_CH0_RDQ_WPTR_UPDATE_ADDR_L_REG(n) (IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_L_REG+n*0x30)
#define IPF_CH0_RDQ_WPTR_UPDATE_ADDR_H_REG(n) (IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_H_REG+n*0x30)
#define IPF_CH1_BDQ_BADDR_L_REG(n) (IPF_CH1_BDQ0_BADDR_L_REG+n*0x30)
#define IPF_CH1_BDQ_BADDR_H_REG(n) (IPF_CH1_BDQ0_BADDR_H_REG+n*0x30)
#define IPF_CH1_BDQ_SIZE_REG(n) (IPF_CH1_BDQ0_SIZE_REG+n*0x30)
#define IPF_CH1_BDQ_WPTR_REG(n) (IPF_CH1_BDQ0_WPTR_REG+n*0x30)
#define IPF_CH1_BDQ_RPTR_REG(n) (IPF_CH1_BDQ0_RPTR_REG+n*0x30)
#define IPF_CH1_BDQ_WADDR_L_REG(n) (IPF_CH1_BDQ0_WADDR_L_REG+n*0x30)
#define IPF_CH1_BDQ_WADDR_H_REG(n) (IPF_CH1_BDQ0_WADDR_H_REG+n*0x30)
#define IPF_CH1_BDQ_RADDR_L_REG(n) (IPF_CH1_BDQ0_RADDR_L_REG+n*0x30)
#define IPF_CH1_BDQ_RADDR_H_REG(n) (IPF_CH1_BDQ0_RADDR_H_REG+n*0x30)
#define IPF_CH1_BDQ_DEPTH_REG(n) (IPF_CH1_BDQ0_DEPTH_REG+n*0x30)
#define IPF_CH1_BDQ_RPTR_UPDATE_ADDR_L_REG(n) (IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_L_REG+n*0x30)
#define IPF_CH1_BDQ_RPTR_UPDATE_ADDR_H_REG(n) (IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_H_REG+n*0x30)
#define FLTN_LOCAL_ADDR_REG(n) (FLTN_LOCAL_ADDR0_0_REG+n*0x80)
#define IPF_CH1_BDQ_DEPTH_REG(n) (IPF_CH1_BDQ0_DEPTH_REG+n*0x30)
#define IPF_CH0_RDQ_DEPTH_REG(n) (IPF_CH0_RDQ0_DEPTH_REG+n*0x30)
typedef union
{
    struct
    {
        unsigned int ipf_srst : 1 ;
        unsigned int reserved_0 : 31 ;
    } bits;
    unsigned int u32;
} U_IPF_SRST;
typedef union
{
    struct
    {
        unsigned int ipf_srst_state : 1 ;
        unsigned int reserved_0 : 31 ;
    } bits;
    unsigned int u32;
} U_IPF_SRST_STATE;
typedef union
{
    struct
    {
        unsigned int ul_en : 1 ;
        unsigned int dl_en : 1 ;
        unsigned int reserved_0 : 30 ;
    } bits;
    unsigned int u32;
} U_IPF_CH_EN;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_en_state : 1 ;
        unsigned int ul_bdq1_en_state : 1 ;
        unsigned int dl_bdq0_en_state : 1 ;
        unsigned int dl_bdq1_en_state : 1 ;
        unsigned int reserved_0 : 28 ;
    } bits;
    unsigned int u32;
} U_IPF_EN_STATE;
typedef union
{
    struct
    {
        unsigned int dma_clk_sel : 1 ;
        unsigned int core_clk_sel : 1 ;
        unsigned int cfg_clk_sel : 1 ;
        unsigned int ram_clk_sel : 1 ;
        unsigned int reserved_0 : 28 ;
    } bits;
    unsigned int u32;
} U_IPF_GATE;
typedef union
{
    struct
    {
        unsigned int filter_seq : 1 ;
        unsigned int flt_addr_reverse : 1 ;
        unsigned int sp_cfg : 1 ;
        unsigned int sp_wrr_sel : 1 ;
        unsigned int max_burst_len : 2 ;
        unsigned int ipv6_nh_sel : 1 ;
        unsigned int ah_esp_sel : 1 ;
        unsigned int ah_disable : 1 ;
        unsigned int esp_disable : 1 ;
        unsigned int mfc_en : 1 ;
        unsigned int mm_en : 1 ;
        unsigned int reserved_0 : 1 ;
        unsigned int reserved_1 : 1 ;
        unsigned int cd_en_sel : 1 ;
        unsigned int qos_flow_id_width : 1 ;
        unsigned int reserved_2 : 1 ;
        unsigned int dl_refl_en : 1 ;
        unsigned int dl_relf_as_en : 1 ;
        unsigned int dl_dbl_bdq_en : 1 ;
        unsigned int dl_rdq_with_head : 1 ;
        unsigned int ul_dbl_rdq_en : 1 ;
        unsigned int ul_dbl_bdq_en : 1 ;
        unsigned int ul_bdq_with_head : 1 ;
        unsigned int ul_frag_tbl_en : 1 ;
        unsigned int reserved_3 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_CTRL;
typedef union
{
    struct
    {
        unsigned int ipf_wr_ch1_id : 3 ;
        unsigned int reserved_0 : 1 ;
        unsigned int ipf_wr_ch2_id : 3 ;
        unsigned int reserved_1 : 1 ;
        unsigned int ipf_rd_ch1_id : 3 ;
        unsigned int reserved_2 : 1 ;
        unsigned int ipf_rd_ch2_id : 3 ;
        unsigned int reserved_3 : 1 ;
        unsigned int ipf_wr_ch1_pri : 3 ;
        unsigned int reserved_4 : 1 ;
        unsigned int ipf_wr_ch2_pri : 3 ;
        unsigned int reserved_5 : 1 ;
        unsigned int ipf_rd_ch1_pri : 3 ;
        unsigned int reserved_6 : 1 ;
        unsigned int ipf_rd_ch2_pri : 3 ;
        unsigned int reserved_7 : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_DMA_CTRL0;
typedef union
{
    struct
    {
        unsigned int outstanding_w : 1 ;
        unsigned int outstanding_r : 1 ;
        unsigned int reserved_0 : 2 ;
        unsigned int os_lmt_r : 4 ;
        unsigned int os_lmt_w : 4 ;
        unsigned int reserved_1 : 4 ;
        unsigned int fetch_head_len : 10 ;
        unsigned int ipf_wr_ch0_id : 3 ;
        unsigned int ipf_wr_ch0_pri : 3 ;
    } bits;
    unsigned int u32;
} U_IPF_DMA_CTRL1;
typedef union
{
    struct
    {
        unsigned int lsu_state : 2 ;
        unsigned int pkt_sub_state : 2 ;
        unsigned int ul_filter_state : 3 ;
        unsigned int reserved_0 : 1 ;
        unsigned int dl_filter_state : 3 ;
        unsigned int reserved_1 : 1 ;
        unsigned int ul_drb_state : 3 ;
        unsigned int reserved_2 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_STATE0;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_downoverflow : 1 ;
        unsigned int ul_noidle_clr_rdq0_ptr : 1 ;
        unsigned int ul_rdq1_downoverflow : 1 ;
        unsigned int ul_noidle_clr_rdq1_ptr : 1 ;
        unsigned int ul_idle_cfg_bdq0 : 1 ;
        unsigned int ul_trail_cfg_bdq0 : 1 ;
        unsigned int ul_noidle_clr_bdq0_ptr : 1 ;
        unsigned int ul_bdq0_upoverflow : 1 ;
        unsigned int ul_idle_cfg_bdq1 : 1 ;
        unsigned int ul_trail_cfg_bdq1 : 1 ;
        unsigned int ul_noidle_clr_bdq1_ptr : 1 ;
        unsigned int ul_bdq1_upoverflow : 1 ;
        unsigned int dl_rdq_downoverflow : 1 ;
        unsigned int dl_noidle_clr_rdq_ptr : 1 ;
        unsigned int dl_idle_cfg_bdq0 : 1 ;
        unsigned int dl_trail_cfg_bdq0 : 1 ;
        unsigned int dl_noidle_clr_bdq0_ptr : 1 ;
        unsigned int dl_bdq0_upoverflow : 1 ;
        unsigned int dl_idle_cfg_bdq1 : 1 ;
        unsigned int dl_trail_cfg_bdq1 : 1 ;
        unsigned int dl_noidle_clr_bdq1_ptr : 1 ;
        unsigned int dl_bdq1_upoverflow : 1 ;
        unsigned int frag_tbl_busy_up : 1 ;
        unsigned int dl_rnrdq_downoverflow : 1 ;
        unsigned int dl_rardq_downoverflow : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_STATE1;
typedef union
{
    struct
    {
        unsigned int int0_supress_en : 1 ;
        unsigned int int1_supress_en : 1 ;
        unsigned int int2_supress_en : 1 ;
        unsigned int reserved_0 : 29 ;
    } bits;
    unsigned int u32;
} U_IPF_INT_CTRL;
typedef union
{
    struct
    {
        unsigned int int0_supress_time : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_INT0_SUP_TIME;
typedef union
{
    struct
    {
        unsigned int int1_supress_time : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_INT1_SUP_TIME;
typedef union
{
    struct
    {
        unsigned int int2_supress_time : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_INT2_SUP_TIME;
typedef union
{
    struct
    {
        unsigned int gen_int0 : 1 ;
        unsigned int gen_int1 : 1 ;
        unsigned int gen_int2 : 1 ;
        unsigned int reserved_0 : 29 ;
    } bits;
    unsigned int u32;
} U_IPF_GEN_INT;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_int0 : 1 ;
        unsigned int ul_rdq0_timeout_int0 : 1 ;
        unsigned int ul_rdq0_full_int0 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_int0 : 1 ;
        unsigned int ul_rdq0_wptr_update_int0 : 1 ;
        unsigned int ul_rdq1_rpt_int0 : 1 ;
        unsigned int ul_rdq1_timeout_int0 : 1 ;
        unsigned int ul_rdq1_full_int0 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_int0 : 1 ;
        unsigned int ul_rdq1_wptr_update_int0 : 1 ;
        unsigned int ul_bdq0_disable_end_int0 : 1 ;
        unsigned int ul_bdq0_epty_int0 : 1 ;
        unsigned int ul_bdq0_rptr_update_int0 : 1 ;
        unsigned int ul_bdq1_disable_end_int0 : 1 ;
        unsigned int ul_bdq1_epty_int0 : 1 ;
        unsigned int ul_bdq1_rptr_update_int0 : 1 ;
        unsigned int ul_adq0_amst_epty_int0 : 1 ;
        unsigned int ul_adq1_amst_epty_int0 : 1 ;
        unsigned int bus_error_w_int0 : 1 ;
        unsigned int bus_error_r_int0 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT0_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_int0 : 1 ;
        unsigned int dl_rdq_timeout_int0 : 1 ;
        unsigned int dl_rdq_full_int0 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_int0 : 1 ;
        unsigned int dl_rdq_wptr_update_int0 : 1 ;
        unsigned int dl_bdq0_disable_end_int0 : 1 ;
        unsigned int dl_bdq0_epty_int0 : 1 ;
        unsigned int dl_bdq0_rptr_update_int0 : 1 ;
        unsigned int dl_bdq1_disable_end_int0 : 1 ;
        unsigned int dl_bdq1_epty_int0 : 1 ;
        unsigned int dl_bdq1_rptr_update_int0 : 1 ;
        unsigned int dl_adq0_amst_epty_int0 : 1 ;
        unsigned int dl_adq1_amst_epty_int0 : 1 ;
        unsigned int dl_refl_nas_done_int0 : 1 ;
        unsigned int dl_rnrdq_wptr_update_int0 : 1 ;
        unsigned int dl_rnrdq_full_int0 : 1 ;
        unsigned int dl_rnrdq_timeout_int0 : 1 ;
        unsigned int dl_refl_as_done_int0 : 1 ;
        unsigned int dl_rardq_wptr_update_int0 : 1 ;
        unsigned int dl_rardq_full_int0 : 1 ;
        unsigned int dl_rardq_timeout_int0 : 1 ;
        unsigned int timer_cnt_eq0_int0 : 1 ;
        unsigned int ipf_gen0_int0 : 1 ;
        unsigned int ipf_gen1_int0 : 1 ;
        unsigned int ipf_gen2_int0 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT0_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_int1 : 1 ;
        unsigned int ul_rdq0_timeout_int1 : 1 ;
        unsigned int ul_rdq0_full_int1 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_int1 : 1 ;
        unsigned int ul_rdq0_wptr_update_int1 : 1 ;
        unsigned int ul_rdq1_rpt_int1 : 1 ;
        unsigned int ul_rdq1_timeout_int1 : 1 ;
        unsigned int ul_rdq1_full_int1 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_int1 : 1 ;
        unsigned int ul_rdq1_wptr_update_int1 : 1 ;
        unsigned int ul_bdq0_disable_end_int1 : 1 ;
        unsigned int ul_bdq0_epty_int1 : 1 ;
        unsigned int ul_bdq0_rptr_update_int1 : 1 ;
        unsigned int ul_bdq1_disable_end_int1 : 1 ;
        unsigned int ul_bdq1_epty_int1 : 1 ;
        unsigned int ul_bdq1_rptr_update_int1 : 1 ;
        unsigned int ul_adq0_amst_epty_int1 : 1 ;
        unsigned int ul_adq1_amst_epty_int1 : 1 ;
        unsigned int bus_error_w_int1 : 1 ;
        unsigned int bus_error_r_int1 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT1_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_int1 : 1 ;
        unsigned int dl_rdq_timeout_int1 : 1 ;
        unsigned int dl_rdq_full_int1 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_int1 : 1 ;
        unsigned int dl_rdq_wptr_update_int1 : 1 ;
        unsigned int dl_bdq0_disable_end_int1 : 1 ;
        unsigned int dl_bdq0_epty_int1 : 1 ;
        unsigned int dl_bdq0_rptr_update_int1 : 1 ;
        unsigned int dl_bdq1_disable_end_int1 : 1 ;
        unsigned int dl_bdq1_epty_int1 : 1 ;
        unsigned int dl_bdq1_rptr_update_int1 : 1 ;
        unsigned int dl_adq0_amst_epty_int1 : 1 ;
        unsigned int dl_adq1_amst_epty_int1 : 1 ;
        unsigned int dl_refl_nas_done_int1 : 1 ;
        unsigned int dl_rnrdq_wptr_update_int1 : 1 ;
        unsigned int dl_rnrdq_full_int1 : 1 ;
        unsigned int dl_rnrdq_timeout_int1 : 1 ;
        unsigned int dl_refl_as_done_int1 : 1 ;
        unsigned int dl_rardq_wptr_update_int1 : 1 ;
        unsigned int dl_rardq_full_int1 : 1 ;
        unsigned int dl_rardq_timeout_int1 : 1 ;
        unsigned int timer_cnt_eq0_int1 : 1 ;
        unsigned int ipf_gen0_int1 : 1 ;
        unsigned int ipf_gen1_int1 : 1 ;
        unsigned int ipf_gen2_int1 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT1_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_int2 : 1 ;
        unsigned int ul_rdq0_timeout_int2 : 1 ;
        unsigned int ul_rdq0_full_int2 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_int2 : 1 ;
        unsigned int ul_rdq0_wptr_update_int2 : 1 ;
        unsigned int ul_rdq1_rpt_int2 : 1 ;
        unsigned int ul_rdq1_timeout_int2 : 1 ;
        unsigned int ul_rdq1_full_int2 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_int2 : 1 ;
        unsigned int ul_rdq1_wptr_update_int2 : 1 ;
        unsigned int ul_bdq0_disable_end_int2 : 1 ;
        unsigned int ul_bdq0_epty_int2 : 1 ;
        unsigned int ul_bdq0_rptr_update_int2 : 1 ;
        unsigned int ul_bdq1_disable_end_int2 : 1 ;
        unsigned int ul_bdq1_epty_int2 : 1 ;
        unsigned int ul_bdq1_rptr_update_int2 : 1 ;
        unsigned int ul_adq0_amst_epty_int2 : 1 ;
        unsigned int ul_adq1_amst_epty_int2 : 1 ;
        unsigned int bus_error_w_int2 : 1 ;
        unsigned int bus_error_r_int2 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT2_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_int2 : 1 ;
        unsigned int dl_rdq_timeout_int2 : 1 ;
        unsigned int dl_rdq_full_int2 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_int2 : 1 ;
        unsigned int dl_rdq_wptr_update_int2 : 1 ;
        unsigned int dl_bdq0_disable_end_int2 : 1 ;
        unsigned int dl_bdq0_epty_int2 : 1 ;
        unsigned int dl_bdq0_rptr_update_int2 : 1 ;
        unsigned int dl_bdq1_disable_end_int2 : 1 ;
        unsigned int dl_bdq1_epty_int2 : 1 ;
        unsigned int dl_bdq1_rptr_update_int2 : 1 ;
        unsigned int dl_adq0_amst_epty_int2 : 1 ;
        unsigned int dl_adq1_amst_epty_int2 : 1 ;
        unsigned int dl_refl_nas_done_int2 : 1 ;
        unsigned int dl_rnrdq_wptr_update_int2 : 1 ;
        unsigned int dl_rnrdq_full_int2 : 1 ;
        unsigned int dl_rnrdq_timeout_int2 : 1 ;
        unsigned int dl_refl_as_done_int2 : 1 ;
        unsigned int dl_rardq_wptr_update_int2 : 1 ;
        unsigned int dl_rardq_full_int2 : 1 ;
        unsigned int dl_rardq_timeout_int2 : 1 ;
        unsigned int timer_cnt_eq0_int2 : 1 ;
        unsigned int ipf_gen0_int2 : 1 ;
        unsigned int ipf_gen1_int2 : 1 ;
        unsigned int ipf_gen2_int2 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT2_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_en0 : 1 ;
        unsigned int ul_rdq0_timeout_en0 : 1 ;
        unsigned int ul_rdq0_full_en0 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_en0 : 1 ;
        unsigned int ul_rdq0_wptr_update_en0 : 1 ;
        unsigned int ul_rdq1_rpt_en0 : 1 ;
        unsigned int ul_rdq1_timeout_en0 : 1 ;
        unsigned int ul_rdq1_full_en0 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_en0 : 1 ;
        unsigned int ul_rdq1_wptr_update_en0 : 1 ;
        unsigned int ul_bdq0_disable_end_en0 : 1 ;
        unsigned int ul_bdq0_epty_en0 : 1 ;
        unsigned int ul_bdq0_rptr_update_en0 : 1 ;
        unsigned int ul_bdq1_disable_end_en0 : 1 ;
        unsigned int ul_bdq1_epty_en0 : 1 ;
        unsigned int ul_bdq1_rptr_update_en0 : 1 ;
        unsigned int ul_adq0_amst_epty_en0 : 1 ;
        unsigned int ul_adq1_amst_epty_en0 : 1 ;
        unsigned int bus_error_w_en0 : 1 ;
        unsigned int bus_error_r_en0 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT0_EN_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_en0 : 1 ;
        unsigned int dl_rdq_timeout_en0 : 1 ;
        unsigned int dl_rdq_full_en0 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_en0 : 1 ;
        unsigned int dl_rdq_wptr_update_en0 : 1 ;
        unsigned int dl_bdq0_disable_end_en0 : 1 ;
        unsigned int dl_bdq0_epty_en0 : 1 ;
        unsigned int dl_bdq0_rptr_update_en0 : 1 ;
        unsigned int dl_bdq1_disable_end_en0 : 1 ;
        unsigned int dl_bdq1_epty_en0 : 1 ;
        unsigned int dl_bdq1_rptr_update_en0 : 1 ;
        unsigned int dl_adq0_amst_epty_en0 : 1 ;
        unsigned int dl_adq1_amst_epty_en0 : 1 ;
        unsigned int dl_refl_nas_done_en0 : 1 ;
        unsigned int dl_rnrdq_wptr_update_en0 : 1 ;
        unsigned int dl_rnrdq_full_en0 : 1 ;
        unsigned int dl_rnrdq_timeout_en0 : 1 ;
        unsigned int dl_refl_as_done_en0 : 1 ;
        unsigned int dl_rardq_wptr_update_en0 : 1 ;
        unsigned int dl_rardq_full_en0 : 1 ;
        unsigned int dl_rardq_timeout_en0 : 1 ;
        unsigned int timer_cnt_eq0_en0 : 1 ;
        unsigned int ipf_gen0_en0 : 1 ;
        unsigned int ipf_gen1_en0 : 1 ;
        unsigned int ipf_gen2_en0 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT0_EN_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_en1 : 1 ;
        unsigned int ul_rdq0_timeout_en1 : 1 ;
        unsigned int ul_rdq0_full_en1 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_en1 : 1 ;
        unsigned int ul_rdq0_wptr_update_en1 : 1 ;
        unsigned int ul_rdq1_rpt_en1 : 1 ;
        unsigned int ul_rdq1_timeout_en1 : 1 ;
        unsigned int ul_rdq1_full_en1 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_en1 : 1 ;
        unsigned int ul_rdq1_wptr_update_en1 : 1 ;
        unsigned int ul_bdq0_disable_end_en1 : 1 ;
        unsigned int ul_bdq0_epty_en1 : 1 ;
        unsigned int ul_bdq0_rptr_update_en1 : 1 ;
        unsigned int ul_bdq1_disable_end_en1 : 1 ;
        unsigned int ul_bdq1_epty_en1 : 1 ;
        unsigned int ul_bdq1_rptr_update_en1 : 1 ;
        unsigned int ul_adq0_amst_epty_en1 : 1 ;
        unsigned int ul_adq1_amst_epty_en1 : 1 ;
        unsigned int bus_error_w_en1 : 1 ;
        unsigned int bus_error_r_en1 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT1_EN_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_en1 : 1 ;
        unsigned int dl_rdq_timeout_en1 : 1 ;
        unsigned int dl_rdq_full_en1 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_en1 : 1 ;
        unsigned int dl_rdq_wptr_update_en1 : 1 ;
        unsigned int dl_bdq0_disable_end_en1 : 1 ;
        unsigned int dl_bdq0_epty_en1 : 1 ;
        unsigned int dl_bdq0_rptr_update_en1 : 1 ;
        unsigned int dl_bdq1_disable_end_en1 : 1 ;
        unsigned int dl_bdq1_epty_en1 : 1 ;
        unsigned int dl_bdq1_rptr_update_en1 : 1 ;
        unsigned int dl_adq0_amst_epty_en1 : 1 ;
        unsigned int dl_adq1_amst_epty_en1 : 1 ;
        unsigned int dl_refl_nas_done_en1 : 1 ;
        unsigned int dl_rnrdq_wptr_update_en1 : 1 ;
        unsigned int dl_rnrdq_full_en1 : 1 ;
        unsigned int dl_rnrdq_timeout_en1 : 1 ;
        unsigned int dl_refl_as_done_en1 : 1 ;
        unsigned int dl_rardq_wptr_update_en1 : 1 ;
        unsigned int dl_rardq_full_en1 : 1 ;
        unsigned int dl_rardq_timeout_en1 : 1 ;
        unsigned int timer_cnt_eq0_en1 : 1 ;
        unsigned int ipf_gen0_en1 : 1 ;
        unsigned int ipf_gen1_en1 : 1 ;
        unsigned int ipf_gen2_en1 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT1_EN_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt_en2 : 1 ;
        unsigned int ul_rdq0_timeout_en2 : 1 ;
        unsigned int ul_rdq0_full_en2 : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of_en2 : 1 ;
        unsigned int ul_rdq0_wptr_update_en2 : 1 ;
        unsigned int ul_rdq1_rpt_en2 : 1 ;
        unsigned int ul_rdq1_timeout_en2 : 1 ;
        unsigned int ul_rdq1_full_en2 : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of_en2 : 1 ;
        unsigned int ul_rdq1_wptr_update_en2 : 1 ;
        unsigned int ul_bdq0_disable_end_en2 : 1 ;
        unsigned int ul_bdq0_epty_en2 : 1 ;
        unsigned int ul_bdq0_rptr_update_en2 : 1 ;
        unsigned int ul_bdq1_disable_end_en2 : 1 ;
        unsigned int ul_bdq1_epty_en2 : 1 ;
        unsigned int ul_bdq1_rptr_update_en2 : 1 ;
        unsigned int ul_adq0_amst_epty_en2 : 1 ;
        unsigned int ul_adq1_amst_epty_en2 : 1 ;
        unsigned int bus_error_w_en2 : 1 ;
        unsigned int bus_error_r_en2 : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT2_EN_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt_en2 : 1 ;
        unsigned int dl_rdq_timeout_en2 : 1 ;
        unsigned int dl_rdq_full_en2 : 1 ;
        unsigned int dl_rdq_pkt_cnt_of_en2 : 1 ;
        unsigned int dl_rdq_wptr_update_en2 : 1 ;
        unsigned int dl_bdq0_disable_end_en2 : 1 ;
        unsigned int dl_bdq0_epty_en2 : 1 ;
        unsigned int dl_bdq0_rptr_update_en2 : 1 ;
        unsigned int dl_bdq1_disable_end_en2 : 1 ;
        unsigned int dl_bdq1_epty_en2 : 1 ;
        unsigned int dl_bdq1_rptr_update_en2 : 1 ;
        unsigned int dl_adq0_amst_epty_en2 : 1 ;
        unsigned int dl_adq1_amst_epty_en2 : 1 ;
        unsigned int dl_refl_nas_done_en2 : 1 ;
        unsigned int dl_rnrdq_wptr_update_en2 : 1 ;
        unsigned int dl_rnrdq_full_en2 : 1 ;
        unsigned int dl_rnrdq_timeout_en2 : 1 ;
        unsigned int dl_refl_as_done_en2 : 1 ;
        unsigned int dl_rardq_wptr_update_en2 : 1 ;
        unsigned int dl_rardq_full_en2 : 1 ;
        unsigned int dl_rardq_timeout_en2 : 1 ;
        unsigned int timer_cnt_eq0_en2 : 1 ;
        unsigned int ipf_gen0_en2 : 1 ;
        unsigned int ipf_gen1_en2 : 1 ;
        unsigned int ipf_gen2_en2 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT2_EN_DL;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rpt : 1 ;
        unsigned int ul_rdq0_timeout : 1 ;
        unsigned int ul_rdq0_full : 1 ;
        unsigned int ul_rdq0_pkt_cnt_of : 1 ;
        unsigned int ul_rdq0_wptr_update : 1 ;
        unsigned int ul_rdq1_rpt : 1 ;
        unsigned int ul_rdq1_timeout : 1 ;
        unsigned int ul_rdq1_full : 1 ;
        unsigned int ul_rdq1_pkt_cnt_of : 1 ;
        unsigned int ul_rdq1_wptr_update : 1 ;
        unsigned int ul_bdq0_disable_end : 1 ;
        unsigned int ul_bdq0_epty : 1 ;
        unsigned int ul_bdq0_rptr_update : 1 ;
        unsigned int ul_bdq1_disable_end : 1 ;
        unsigned int ul_bdq1_epty : 1 ;
        unsigned int ul_bdq1_rptr_update : 1 ;
        unsigned int ul_adq0_amst_epty : 1 ;
        unsigned int ul_adq1_amst_epty : 1 ;
        unsigned int bus_error_w : 1 ;
        unsigned int bus_error_r : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_IPF_INT_STATE_UL;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rpt : 1 ;
        unsigned int dl_rdq_timeout : 1 ;
        unsigned int dl_rdq_full : 1 ;
        unsigned int dl_rdq_pkt_cnt_of : 1 ;
        unsigned int dl_rdq_wptr_update : 1 ;
        unsigned int dl_bdq0_disable_end : 1 ;
        unsigned int dl_bdq0_epty : 1 ;
        unsigned int dl_bdq0_rptr_update : 1 ;
        unsigned int dl_bdq1_disable_end : 1 ;
        unsigned int dl_bdq1_epty : 1 ;
        unsigned int dl_bdq1_rptr_update : 1 ;
        unsigned int dl_adq0_amst_epty : 1 ;
        unsigned int dl_adq1_amst_epty : 1 ;
        unsigned int dl_refl_nas_done : 1 ;
        unsigned int dl_rnrdq_wptr_update : 1 ;
        unsigned int dl_rnrdq_full : 1 ;
        unsigned int dl_rnrdq_timeout : 1 ;
        unsigned int dl_refl_as_done : 1 ;
        unsigned int dl_rardq_wptr_update : 1 ;
        unsigned int dl_rardq_full : 1 ;
        unsigned int dl_rardq_timeout : 1 ;
        unsigned int timer_cnt_eq0 : 1 ;
        unsigned int ipf_gen0 : 1 ;
        unsigned int ipf_gen1 : 1 ;
        unsigned int ipf_gen2 : 1 ;
        unsigned int reserved_0 : 7 ;
    } bits;
    unsigned int u32;
} U_IPF_INT_STATE_DL;
typedef union
{
    struct
    {
        unsigned int data_sfifo_full : 1 ;
        unsigned int data_sfifo_empty : 1 ;
        unsigned int rcount_sfifo_full : 1 ;
        unsigned int rcount_sfifo_empty : 1 ;
        unsigned int wcount_sfifo_full : 1 ;
        unsigned int wcount_sfifo_empty : 1 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE0;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_buf0_full : 1 ;
        unsigned int ul_bdq0_buf0_empty : 1 ;
        unsigned int ul_bdq0_buf1_full : 1 ;
        unsigned int ul_bdq0_buf1_empty : 1 ;
        unsigned int ul_bdq0_buf2_full : 1 ;
        unsigned int ul_bdq0_buf2_empty : 1 ;
        unsigned int ul_bdq0_buf3_full : 1 ;
        unsigned int ul_bdq0_buf3_empty : 1 ;
        unsigned int ul_bdq0_buf4_full : 1 ;
        unsigned int ul_bdq0_buf4_empty : 1 ;
        unsigned int ul_bdq0_buf5_full : 1 ;
        unsigned int ul_bdq0_buf5_empty : 1 ;
        unsigned int ul_bdq0_buf6_full : 1 ;
        unsigned int ul_bdq0_buf6_empty : 1 ;
        unsigned int ul_bdq0_buf7_full : 1 ;
        unsigned int ul_bdq0_buf7_empty : 1 ;
        unsigned int ul_bdq0_buf8_full : 1 ;
        unsigned int ul_bdq0_buf8_empty : 1 ;
        unsigned int ul_bdq0_buf9_full : 1 ;
        unsigned int ul_bdq0_buf9_empty : 1 ;
        unsigned int ul_bdq0_buf10_full : 1 ;
        unsigned int ul_bdq0_buf10_empty : 1 ;
        unsigned int ul_bdq0_buf11_full : 1 ;
        unsigned int ul_bdq0_buf11_empty : 1 ;
        unsigned int ul_bdq0_buf12_full : 1 ;
        unsigned int ul_bdq0_buf12_empty : 1 ;
        unsigned int ul_bdq1_buf0_full : 1 ;
        unsigned int ul_bdq1_buf0_empty : 1 ;
        unsigned int ul_bdq1_buf1_full : 1 ;
        unsigned int ul_bdq1_buf1_empty : 1 ;
        unsigned int ul_bdq1_buf2_full : 1 ;
        unsigned int ul_bdq1_buf2_empty : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE1;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_buf3_full : 1 ;
        unsigned int ul_bdq1_buf3_empty : 1 ;
        unsigned int ul_bdq1_buf4_full : 1 ;
        unsigned int ul_bdq1_buf4_empty : 1 ;
        unsigned int ul_bdq1_buf5_full : 1 ;
        unsigned int ul_bdq1_buf5_empty : 1 ;
        unsigned int ul_bdq1_buf6_full : 1 ;
        unsigned int ul_bdq1_buf6_empty : 1 ;
        unsigned int ul_bdq1_buf7_full : 1 ;
        unsigned int ul_bdq1_buf7_empty : 1 ;
        unsigned int ul_bdq1_buf8_full : 1 ;
        unsigned int ul_bdq1_buf8_empty : 1 ;
        unsigned int ul_bdq1_buf9_full : 1 ;
        unsigned int ul_bdq1_buf9_empty : 1 ;
        unsigned int ul_bdq1_buf10_full : 1 ;
        unsigned int ul_bdq1_buf10_empty : 1 ;
        unsigned int ul_bdq1_buf11_full : 1 ;
        unsigned int ul_bdq1_buf11_empty : 1 ;
        unsigned int ul_bdq1_buf12_full : 1 ;
        unsigned int ul_bdq1_buf12_empty : 1 ;
        unsigned int ul_rdq0_buf0_full : 1 ;
        unsigned int ul_rdq0_buf0_empty : 1 ;
        unsigned int ul_rdq0_buf11_full : 1 ;
        unsigned int ul_rdq0_buf11_empty : 1 ;
        unsigned int ul_rdq0_buf12_full : 1 ;
        unsigned int ul_rdq0_buf12_empty : 1 ;
        unsigned int ul_rdq0_buf13_full : 1 ;
        unsigned int ul_rdq0_buf13_empty : 1 ;
        unsigned int ul_rdq0_buf21_full : 1 ;
        unsigned int ul_rdq0_buf21_empty : 1 ;
        unsigned int ul_rdq0_buf22_full : 1 ;
        unsigned int ul_rdq0_buf22_empty : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE2;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_buf3_full : 1 ;
        unsigned int ul_rdq0_buf3_empty : 1 ;
        unsigned int ul_rdq0_buf41_full : 1 ;
        unsigned int ul_rdq0_buf41_empty : 1 ;
        unsigned int ul_rdq0_buf42_full : 1 ;
        unsigned int ul_rdq0_buf42_empty : 1 ;
        unsigned int ul_rdq0_buf5_full : 1 ;
        unsigned int ul_rdq0_buf5_empty : 1 ;
        unsigned int ul_rdq1_buf0_full : 1 ;
        unsigned int ul_rdq1_buf0_empty : 1 ;
        unsigned int ul_rdq1_buf11_full : 1 ;
        unsigned int ul_rdq1_buf11_empty : 1 ;
        unsigned int ul_rdq1_buf12_full : 1 ;
        unsigned int ul_rdq1_buf12_empty : 1 ;
        unsigned int ul_rdq1_buf13_full : 1 ;
        unsigned int ul_rdq1_buf13_empty : 1 ;
        unsigned int ul_rdq1_buf21_full : 1 ;
        unsigned int ul_rdq1_buf21_empty : 1 ;
        unsigned int ul_rdq1_buf22_full : 1 ;
        unsigned int ul_rdq1_buf22_empty : 1 ;
        unsigned int ul_rdq1_buf3_full : 1 ;
        unsigned int ul_rdq1_buf3_empty : 1 ;
        unsigned int ul_rdq1_buf41_full : 1 ;
        unsigned int ul_rdq1_buf41_empty : 1 ;
        unsigned int ul_rdq1_buf42_full : 1 ;
        unsigned int ul_rdq1_buf42_empty : 1 ;
        unsigned int ul_rdq1_buf5_full : 1 ;
        unsigned int ul_rdq1_buf5_empty : 1 ;
        unsigned int ul_adq0_buf_full : 1 ;
        unsigned int ul_adq0_buf_empty : 1 ;
        unsigned int ul_adq1_buf_full : 1 ;
        unsigned int ul_adq1_buf_empty : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE3;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_bufl_full : 1 ;
        unsigned int dl_bdq0_bufl_empty : 1 ;
        unsigned int dl_bdq0_bufm_full : 1 ;
        unsigned int dl_bdq0_bufm_empty : 1 ;
        unsigned int dl_bdq0_bufh_full : 1 ;
        unsigned int dl_bdq0_bufh_empty : 1 ;
        unsigned int dl_bdq0_bufa_full : 1 ;
        unsigned int dl_bdq0_bufa_empty : 1 ;
        unsigned int dl_bdq1_bufl_full : 1 ;
        unsigned int dl_bdq1_bufl_empty : 1 ;
        unsigned int dl_bdq1_bufm_full : 1 ;
        unsigned int dl_bdq1_bufm_empty : 1 ;
        unsigned int dl_bdq1_bufh_full : 1 ;
        unsigned int dl_bdq1_bufh_empty : 1 ;
        unsigned int dl_bdq1_bufa_full : 1 ;
        unsigned int dl_bdq1_bufa_empty : 1 ;
        unsigned int dl_rdq_buf01_full : 1 ;
        unsigned int dl_rdq_buf01_empty : 1 ;
        unsigned int dl_rdq_buf02_full : 1 ;
        unsigned int dl_rdq_buf02_empty : 1 ;
        unsigned int dl_rdq_buf1_full : 1 ;
        unsigned int dl_rdq_buf1_empty : 1 ;
        unsigned int dl_rdq_buf3_full : 1 ;
        unsigned int dl_rdq_buf3_empty : 1 ;
        unsigned int dl_rdq_buf4_full : 1 ;
        unsigned int dl_rdq_buf4_empty : 1 ;
        unsigned int dl_rdq_buf5_full : 1 ;
        unsigned int dl_rdq_buf5_empty : 1 ;
        unsigned int dl_rdq_buf6_full : 1 ;
        unsigned int dl_rdq_buf6_empty : 1 ;
        unsigned int dl_rdq_buf7_full : 1 ;
        unsigned int dl_rdq_buf7_empty : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE4;
typedef union
{
    struct
    {
        unsigned int dl_rdq_buf8_full : 1 ;
        unsigned int dl_rdq_buf8_empty : 1 ;
        unsigned int dl_rdq_buf9_full : 1 ;
        unsigned int dl_rdq_buf9_empty : 1 ;
        unsigned int dl_rdq_buf10_full : 1 ;
        unsigned int dl_rdq_buf10_empty : 1 ;
        unsigned int dl_rdq_buf11_full : 1 ;
        unsigned int dl_rdq_buf11_empty : 1 ;
        unsigned int dl_rdq_buf12_full : 1 ;
        unsigned int dl_rdq_buf12_empty : 1 ;
        unsigned int dl_adq0_buf_full : 1 ;
        unsigned int dl_adq0_buf_empty : 1 ;
        unsigned int dl_adq1_buf_full : 1 ;
        unsigned int dl_adq1_buf_empty : 1 ;
        unsigned int cd_buf_full : 1 ;
        unsigned int cd_buf_empty : 1 ;
        unsigned int dl_rnrdq_buf0_full : 1 ;
        unsigned int dl_rnrdq_buf0_empty : 1 ;
        unsigned int dl_rnrdq_buf1_full : 1 ;
        unsigned int dl_rnrdq_buf1_empty : 1 ;
        unsigned int dl_rnrdq_buf2_full : 1 ;
        unsigned int dl_rnrdq_buf2_empty : 1 ;
        unsigned int dl_rnrdq_buf3_full : 1 ;
        unsigned int dl_rnrdq_buf3_empty : 1 ;
        unsigned int dl_rnrdq_buf4_full : 1 ;
        unsigned int dl_rnrdq_buf4_empty : 1 ;
        unsigned int dl_rnrdq_buf5_full : 1 ;
        unsigned int dl_rnrdq_buf5_empty : 1 ;
        unsigned int dl_rnrdq_buf6_full : 1 ;
        unsigned int dl_rnrdq_buf6_empty : 1 ;
        unsigned int dl_rardq_buf_full : 1 ;
        unsigned int dl_rardq_buf_empty : 1 ;
    } bits;
    unsigned int u32;
} U_IPF_FIFO_STATE5;
typedef union
{
    struct
    {
        unsigned int time_out_cfg : 16 ;
        unsigned int time_out_valid : 1 ;
        unsigned int reserved_0 : 15 ;
    } bits;
    unsigned int u32;
} U_IPF_TIME_OUT;
typedef union
{
    struct
    {
        unsigned int min_pkt_len : 14 ;
        unsigned int reserved_0 : 2 ;
        unsigned int max_pkt_len : 14 ;
        unsigned int reserved_1 : 2 ;
    } bits;
    unsigned int u32;
} U_IPF_PKT_LEN;
typedef union
{
    struct
    {
        unsigned int ul_filter_zero_index : 10 ;
        unsigned int reserved_0 : 6 ;
        unsigned int dl_filter_zero_index : 10 ;
        unsigned int reserved_1 : 6 ;
    } bits;
    unsigned int u32;
} U_IPF_FILTER_ZERO_INDEX;
typedef union
{
    struct
    {
        unsigned int ef_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_EF_BADDR_H;
typedef union
{
    struct
    {
        unsigned int flt_chain_loop : 1 ;
        unsigned int reserved_0 : 31 ;
    } bits;
    unsigned int u32;
} U_FLT_CHAIN_LOOP;
typedef union
{
    struct
    {
        unsigned int ul_pkt_cnt_en : 1 ;
        unsigned int ul_pkt_cnt_clear : 1 ;
        unsigned int ul_pkt_cnt_prescaler_sel : 2 ;
        unsigned int reserved_0 : 4 ;
        unsigned int dl_pkt_cnt_en : 1 ;
        unsigned int dl_pkt_cnt_clear : 1 ;
        unsigned int dl_pkt_cnt_prescaler_sel : 2 ;
        unsigned int reserved_1 : 4 ;
        unsigned int timer_en : 1 ;
        unsigned int timer_auto_reload : 1 ;
        unsigned int timer_clear : 1 ;
        unsigned int reserved_2 : 13 ;
    } bits;
    unsigned int u32;
} U_IPF_TRANS_CNT_CTRL;
typedef union
{
    struct
    {
        unsigned int timer_load : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_TIMER_LOAD;
typedef union
{
    struct
    {
        unsigned int timer_counter : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_TIMER_COUNTER;
typedef union
{
    struct
    {
        unsigned int ul_mod : 2 ;
        unsigned int ul_endian : 1 ;
        unsigned int ul_data_chain : 1 ;
        unsigned int ul_bdq0_clr : 1 ;
        unsigned int ul_bdq1_clr : 1 ;
        unsigned int ul_rdq0_clr : 1 ;
        unsigned int ul_rdq1_clr : 1 ;
        unsigned int ul_bdq_pri : 1 ;
        unsigned int reserved_0 : 7 ;
        unsigned int ul_wrr_value : 16 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_CTRL;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_busy : 1 ;
        unsigned int ul_bdq1_busy : 1 ;
        unsigned int reserved_0 : 2 ;
        unsigned int ul_rdq0_full : 1 ;
        unsigned int ul_rdq0_empty : 1 ;
        unsigned int ul_bdq0_full : 1 ;
        unsigned int ul_bdq0_empty : 1 ;
        unsigned int ul_rdq1_full : 1 ;
        unsigned int ul_rdq1_empty : 1 ;
        unsigned int ul_bdq1_full : 1 ;
        unsigned int ul_bdq1_empty : 1 ;
        unsigned int ul_rdq0_rptr_invalid : 1 ;
        unsigned int ul_rdq1_rptr_invalid : 1 ;
        unsigned int ul_bdq0_wptr_invalid : 1 ;
        unsigned int ul_bdq1_wptr_invalid : 1 ;
        unsigned int reserved_1 : 16 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_STATE;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_BADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_SIZE;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_WADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_RADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_DEPTH;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_BADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_SIZE;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_WADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_RADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_DEPTH;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_mod : 2 ;
        unsigned int dl_endian : 1 ;
        unsigned int dl_data_chain : 1 ;
        unsigned int dl_bdq0_clr : 1 ;
        unsigned int dl_bdq1_clr : 1 ;
        unsigned int dl_rdq_clr : 1 ;
        unsigned int dl_bdq_pri : 1 ;
        unsigned int dl_rnrdq_clr : 1 ;
        unsigned int dl_rardq_clr : 1 ;
        unsigned int reserved_0 : 6 ;
        unsigned int dl_wrr_value : 16 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_CTRL;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_busy : 1 ;
        unsigned int dl_bdq1_busy : 1 ;
        unsigned int dl_rdq_full : 1 ;
        unsigned int dl_rdq_empty : 1 ;
        unsigned int dl_bdq0_full : 1 ;
        unsigned int dl_bdq1_full : 1 ;
        unsigned int dl_bdq0_empty : 1 ;
        unsigned int dl_bdq1_empty : 1 ;
        unsigned int dl_rdq_rptr_invalid : 1 ;
        unsigned int dl_bdq0_wptr_invalid : 1 ;
        unsigned int dl_bdq1_wptr_invalid : 1 ;
        unsigned int dl_rnrdq_empty : 1 ;
        unsigned int dl_rnrdq_full : 1 ;
        unsigned int dl_rardq_empty : 1 ;
        unsigned int dl_rardq_full : 1 ;
        unsigned int dl_rnrdq_rptr_invalid : 1 ;
        unsigned int dl_rardq_rptr_invalid : 1 ;
        unsigned int reserved_0 : 15 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_STATE;
typedef union
{
    struct
    {
        unsigned int dl_rdq_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_BADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rdq_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_SIZE;
typedef union
{
    struct
    {
        unsigned int dl_rdq_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_rdq_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_rdq_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_WADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rdq_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_RADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rdq_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_DEPTH;
typedef union
{
    struct
    {
        unsigned int dl_rdq_wptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RDQ_WPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_adq_en : 2 ;
        unsigned int dl_ad_buf_flush : 1 ;
        unsigned int reserved_0 : 29 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ_EN_CTRL;
typedef union
{
    struct
    {
        unsigned int dl_adq0_size_sel : 3 ;
        unsigned int dl_adq1_size_sel : 3 ;
        unsigned int dl_adq_empty_th : 10 ;
        unsigned int dl_adq_plen_th : 16 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ_SIZE_CTRL;
typedef union
{
    struct
    {
        unsigned int dl_adq0_base_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ0_BASE_H;
typedef union
{
    struct
    {
        unsigned int dl_adq0_empty : 1 ;
        unsigned int reserved_0 : 1 ;
        unsigned int dl_adq0_buf_epty : 1 ;
        unsigned int dl_adq0_buf_full : 1 ;
        unsigned int dl_adq0_rptr_invalid : 1 ;
        unsigned int dl_adq0_wptr_invalid : 1 ;
        unsigned int reserved_1 : 2 ;
        unsigned int dl_adq0_depth : 13 ;
        unsigned int reserved_2 : 11 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ0_STAT;
typedef union
{
    struct
    {
        unsigned int dl_adq0_wptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ0_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_adq0_rptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ0_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_adq0_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_adq1_base_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ1_BASE_H;
typedef union
{
    struct
    {
        unsigned int dl_adq1_empty : 1 ;
        unsigned int reserved_0 : 1 ;
        unsigned int dl_adq1_buf_epty : 1 ;
        unsigned int dl_adq1_buf_full : 1 ;
        unsigned int dl_adq1_rptr_invalid : 1 ;
        unsigned int dl_adq1_wptr_invalid : 1 ;
        unsigned int reserved_1 : 2 ;
        unsigned int dl_adq1_depth : 13 ;
        unsigned int reserved_2 : 11 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ1_STAT;
typedef union
{
    struct
    {
        unsigned int dl_adq1_wptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ1_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_adq1_rptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ1_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_adq1_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_BADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_size : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_SIZE;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_wptr : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_rptr : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_WADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_RADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_depth : 11 ;
        unsigned int reserved_0 : 21 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_DEPTH;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_wptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rardq_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_BADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rardq_size : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_SIZE;
typedef union
{
    struct
    {
        unsigned int dl_rardq_wptr : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_rardq_rptr : 10 ;
        unsigned int reserved_0 : 22 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_rardq_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_WADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rardq_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_RADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_rardq_depth : 11 ;
        unsigned int reserved_0 : 21 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_DEPTH;
typedef union
{
    struct
    {
        unsigned int dl_rardq_wptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int reserved_0 : 5 ;
        unsigned int frag_ipv4_wptr_clr : 1 ;
        unsigned int reserved_1 : 2 ;
        unsigned int reserved_2 : 5 ;
        unsigned int frag_ipv6_wptr_clr : 1 ;
        unsigned int reserved_3 : 18 ;
    } bits;
    unsigned int u32;
} U_FRAG_WPTR;
typedef union
{
    struct
    {
        unsigned int reg_update_req : 1 ;
        unsigned int reserved_0 : 31 ;
    } bits;
    unsigned int u32;
} U_REG_UPDATE_REQ;
typedef union
{
    struct
    {
        unsigned int reg_update_ack : 1 ;
        unsigned int reserved_0 : 31 ;
    } bits;
    unsigned int u32;
} U_REG_UPDATE_ACK;
typedef union
{
    struct
    {
        unsigned int tbl_frag_en_ipv4 : 25 ;
        unsigned int tbl_frag_ipv4_wptr : 5 ;
        unsigned int reserved_0 : 2 ;
    } bits;
    unsigned int u32;
} U_FRAG_TLB_EN_IPV4;
typedef union
{
    struct
    {
        unsigned int tbl_frag_en_ipv6 : 25 ;
        unsigned int tbl_frag_ipv6_wptr : 5 ;
        unsigned int reserved_0 : 2 ;
    } bits;
    unsigned int u32;
} U_FRAG_TLB_EN_IPV6;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_full_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_RDQ0_FULL_CNT;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_full_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_RDQ1_FULL_CNT;
typedef union
{
    struct
    {
        unsigned int ul_bdq0_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_BDQ0_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int ul_bdq1_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_BDQ1_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int ul_adq0_amst_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_ADQ0_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int ul_adq1_amst_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_UL_ADQ1_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int dl_rdq_full_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_RDQ_FULL_CNT;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_BDQ0_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_BDQ1_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int dl_rnrdq_full_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_RNRDQ_FULL_CNT;
typedef union
{
    struct
    {
        unsigned int dl_rardq_full_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_RARDQ_FULL_CNT;
typedef union
{
    struct
    {
        unsigned int dl_adq0_amst_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_ADQ0_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int dl_adq1_amst_epty_cnt : 6 ;
        unsigned int reserved_0 : 26 ;
    } bits;
    unsigned int u32;
} U_IPF_DL_ADQ1_EPTY_CNT;
typedef union
{
    struct
    {
        unsigned int q_qos_flow_id : 8 ;
        unsigned int reserved_0 : 8 ;
        unsigned int q_pdu_session_id : 8 ;
        unsigned int q_drb_id : 8 ;
    } bits;
    unsigned int u32;
} U_TBLM_QOS_REFL;
typedef union
{
    struct
    {
        unsigned int p_pdu_session_id : 8 ;
        unsigned int p_drb_id : 8 ;
        unsigned int reserved_0 : 16 ;
    } bits;
    unsigned int u32;
} U_TBLK_PDU_REFL;
typedef union
{
    struct
    {
        unsigned int ul_wdata_sec_n : 1 ;
        unsigned int ul_rdata_sec_n : 1 ;
        unsigned int ul_rd_sec_n : 1 ;
        unsigned int ul_bd_sec_n : 1 ;
        unsigned int ul_ad_sec_n : 1 ;
        unsigned int ul_cd_sec_n : 1 ;
        unsigned int ul_bdq_rptr_sec_n : 1 ;
        unsigned int ul_adq_rptr_sec_n : 1 ;
        unsigned int ul_rdq_wptr_sec_n : 1 ;
        unsigned int reserved_0 : 7 ;
        unsigned int dl_wdata_sec_n : 1 ;
        unsigned int reserved_1 : 1 ;
        unsigned int dl_rd_sec_n : 1 ;
        unsigned int dl_bd_sec_n : 1 ;
        unsigned int dl_ad_sec_n : 1 ;
        unsigned int dl_cd_sec_n : 1 ;
        unsigned int dl_bdq_rptr_sec_n : 1 ;
        unsigned int dl_adq_rptr_sec_n : 1 ;
        unsigned int dl_rdq_wptr_sec_n : 1 ;
        unsigned int dl_rnrd_sec_n : 1 ;
        unsigned int dl_rard_sec_n : 1 ;
        unsigned int dl_rnrd_wptr_sec_n : 1 ;
        unsigned int dl_rard_wptr_sec_n : 1 ;
        unsigned int ef_sec_n : 1 ;
        unsigned int reserved_2 : 2 ;
    } bits;
    unsigned int u32;
} U_IPF_SEC_ATTR;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_BADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_SIZE;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_WADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_RADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_DEPTH;
typedef union
{
    struct
    {
        unsigned int ul_rdq0_wptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_BADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_SIZE;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_WADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_RADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_DEPTH;
typedef union
{
    struct
    {
        unsigned int ul_rdq1_wptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_BADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_SIZE;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_WADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_RADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_DEPTH;
typedef union
{
    struct
    {
        unsigned int dl_bdq0_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_baddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_BADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_size : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_SIZE;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_wptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_WPTR;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_rptr : 14 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_RPTR;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_waddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_WADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_raddr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_RADDR_H;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_depth : 15 ;
        unsigned int reserved_0 : 17 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_DEPTH;
typedef union
{
    struct
    {
        unsigned int dl_bdq1_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_adq_en : 2 ;
        unsigned int ul_ad_buf_flush : 1 ;
        unsigned int reserved_0 : 29 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ_EN_CTRL;
typedef union
{
    struct
    {
        unsigned int ul_adq0_size_sel : 3 ;
        unsigned int ul_adq1_size_sel : 3 ;
        unsigned int ul_adq_empty_th : 10 ;
        unsigned int ul_adq_plen_th : 16 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ_SIZE_CTRL;
typedef union
{
    struct
    {
        unsigned int ul_adq0_base_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ0_BASE_H;
typedef union
{
    struct
    {
        unsigned int ul_adq0_empty : 1 ;
        unsigned int reserved_0 : 1 ;
        unsigned int ul_adq0_buf_epty : 1 ;
        unsigned int ul_adq0_buf_full : 1 ;
        unsigned int ul_adq0_rptr_invalid : 1 ;
        unsigned int ul_adq0_wptr_invalid : 1 ;
        unsigned int reserved_1 : 2 ;
        unsigned int ul_adq0_depth : 13 ;
        unsigned int reserved_2 : 11 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ0_STAT;
typedef union
{
    struct
    {
        unsigned int ul_adq0_wptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ0_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_adq0_rptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ0_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_adq0_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int ul_adq1_base_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ1_BASE_H;
typedef union
{
    struct
    {
        unsigned int ul_adq1_empty : 1 ;
        unsigned int reserved_0 : 1 ;
        unsigned int ul_adq1_buf_epty : 1 ;
        unsigned int ul_adq1_buf_full : 1 ;
        unsigned int ul_adq1_rptr_invalid : 1 ;
        unsigned int ul_adq1_wptr_invalid : 1 ;
        unsigned int reserved_1 : 2 ;
        unsigned int ul_adq1_depth : 13 ;
        unsigned int reserved_2 : 11 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ1_STAT;
typedef union
{
    struct
    {
        unsigned int ul_adq1_wptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ1_WPTR;
typedef union
{
    struct
    {
        unsigned int ul_adq1_rptr : 12 ;
        unsigned int reserved_0 : 20 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ1_RPTR;
typedef union
{
    struct
    {
        unsigned int ul_adq1_rptr_update_addr_h : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_H;
typedef union
{
    struct
    {
        unsigned int fltn_local_port_low : 16 ;
        unsigned int fltn_local_port_high : 16 ;
    } bits;
    unsigned int u32;
} U_FLTN_LOCAL_PORT;
typedef union
{
    struct
    {
        unsigned int fltn_remote_port_low : 16 ;
        unsigned int fltn_remote_port_high : 16 ;
    } bits;
    unsigned int u32;
} U_FLTN_REMOTE_PORT;
typedef union
{
    struct
    {
        unsigned int fltn_traffic_class : 8 ;
        unsigned int fltn_traffic_class_mask : 8 ;
        unsigned int fltn_filter_id0 : 16 ;
    } bits;
    unsigned int u32;
} U_FLTN_TRAFFIC_CLASS;
typedef union
{
    struct
    {
        unsigned int fltn_local_addr_mask : 7 ;
        unsigned int fltn_ul_rdq_sel : 1 ;
        unsigned int fltn_pdu_session_id_mask : 8 ;
        unsigned int fltn_rat_id : 3 ;
        unsigned int fltn_match_pri : 1 ;
        unsigned int reserved_0 : 12 ;
    } bits;
    unsigned int u32;
} U_FLTN_LADD_MASK;
typedef union
{
    struct
    {
        unsigned int fltn_next_header : 8 ;
        unsigned int reserved_0 : 24 ;
    } bits;
    unsigned int u32;
} U_FLTN_NEXT_HEADER;
typedef union
{
    struct
    {
        unsigned int fltn_fow_lable : 20 ;
        unsigned int fltn_filter_id1 : 12 ;
    } bits;
    unsigned int u32;
} U_FLTN_FLOW_LABEL;
typedef union
{
    struct
    {
        unsigned int fltn_type : 8 ;
        unsigned int fltn_code : 8 ;
        unsigned int fltn_qos_flow_id : 8 ;
        unsigned int fltn_pdu_session_id : 8 ;
    } bits;
    unsigned int u32;
} U_FLTN_ICMP;
typedef union
{
    struct
    {
        unsigned int fltn_next_index : 10 ;
        unsigned int reserved_0 : 6 ;
        unsigned int fltn_pri : 9 ;
        unsigned int reserved_1 : 7 ;
    } bits;
    unsigned int u32;
} U_FLTN_CHAIN;
typedef union
{
    struct
    {
        unsigned int fltn_en : 1 ;
        unsigned int fltn_type : 1 ;
        unsigned int reserved_0 : 2 ;
        unsigned int fltn_spi_en : 1 ;
        unsigned int fltn_code_en : 1 ;
        unsigned int fltn_type_en : 1 ;
        unsigned int fltn_fl_en : 1 ;
        unsigned int fltn_nh_en : 1 ;
        unsigned int fltn_tos_en : 1 ;
        unsigned int fltn_rport_en : 1 ;
        unsigned int fltn_lport_en : 1 ;
        unsigned int fltn_raddr_en : 1 ;
        unsigned int fltn_laddr_en : 1 ;
        unsigned int fltn_pdu_en : 1 ;
        unsigned int flt_special_flag : 1 ;
        unsigned int reserved_1 : 16 ;
    } bits;
    unsigned int u32;
} U_FLTN_RULE_CTRL;
typedef union
{
    struct
    {
        unsigned int tblj_frg_ipv4_identification : 16 ;
        unsigned int tblj_frg_ipv4_qos_rab_id : 8 ;
        unsigned int reserved_0 : 8 ;
    } bits;
    unsigned int u32;
} U_TBLJ_FRG_IPV4_ID0;
typedef union
{
    struct
    {
        unsigned int tblj_frg_ipv4_drb_id : 8 ;
        unsigned int tblj_frg_ipv4_rat_id : 3 ;
        unsigned int tblj_frg_ipv4_high_pri : 1 ;
        unsigned int tblj_frg_ipv4_ul_rdq_sel : 1 ;
        unsigned int tblj_frg_ipv4_ul_special_flag : 1 ;
        unsigned int reserved_0 : 18 ;
    } bits;
    unsigned int u32;
} U_TBLJ_FRG_IPV4_ID1;
typedef union
{
    struct
    {
        unsigned int tblj_frg_ipv6_qos_rab_id : 8 ;
        unsigned int reserved_0 : 8 ;
        unsigned int tblj_frg_ipv6_drb_id : 8 ;
        unsigned int tblj_frg_ipv6_rat_id : 3 ;
        unsigned int tblj_frg_ipv6_high_pri : 1 ;
        unsigned int tblj_frg_ipv6_ul_rdq_sel : 1 ;
        unsigned int tblj_frg_ipv6_ul_special_flag : 1 ;
        unsigned int reserved_1 : 2 ;
    } bits;
    unsigned int u32;
} U_TBLJ_FRG_IPV6_ID;
struct ipf_reg_s
{
    volatile U_IPF_SRST IPF_SRST;
    volatile U_IPF_SRST_STATE IPF_SRST_STATE;
    volatile U_IPF_CH_EN IPF_CH_EN;
    volatile U_IPF_EN_STATE IPF_EN_STATE;
    volatile U_IPF_GATE IPF_GATE;
    volatile U_IPF_CTRL IPF_CTRL;
    volatile U_IPF_DMA_CTRL0 IPF_DMA_CTRL0;
    volatile U_IPF_DMA_CTRL1 IPF_DMA_CTRL1;
    volatile unsigned int IPF_VERSION;
    volatile U_IPF_STATE0 IPF_STATE0;
    volatile U_IPF_STATE1 IPF_STATE1;
    volatile U_IPF_INT_CTRL IPF_INT_CTRL;
    volatile U_IPF_INT0_SUP_TIME IPF_INT0_SUP_TIME;
    volatile U_IPF_INT1_SUP_TIME IPF_INT1_SUP_TIME;
    volatile U_IPF_INT2_SUP_TIME IPF_INT2_SUP_TIME;
    volatile U_IPF_GEN_INT IPF_GEN_INT;
    volatile U_IPF_INT0_UL IPF_INT0_UL;
    volatile U_IPF_INT0_DL IPF_INT0_DL;
    volatile U_IPF_INT1_UL IPF_INT1_UL;
    volatile U_IPF_INT1_DL IPF_INT1_DL;
    volatile U_IPF_INT2_UL IPF_INT2_UL;
    volatile U_IPF_INT2_DL IPF_INT2_DL;
    volatile U_IPF_INT0_EN_UL IPF_INT0_EN_UL;
    volatile U_IPF_INT0_EN_DL IPF_INT0_EN_DL;
    volatile U_IPF_INT1_EN_UL IPF_INT1_EN_UL;
    volatile U_IPF_INT1_EN_DL IPF_INT1_EN_DL;
    volatile U_IPF_INT2_EN_UL IPF_INT2_EN_UL;
    volatile U_IPF_INT2_EN_DL IPF_INT2_EN_DL;
    volatile U_IPF_INT_STATE_UL IPF_INT_STATE_UL;
    volatile U_IPF_INT_STATE_DL IPF_INT_STATE_DL;
    volatile U_IPF_FIFO_STATE0 IPF_FIFO_STATE0;
    volatile U_IPF_FIFO_STATE1 IPF_FIFO_STATE1;
    volatile U_IPF_FIFO_STATE2 IPF_FIFO_STATE2;
    volatile U_IPF_FIFO_STATE3 IPF_FIFO_STATE3;
    volatile U_IPF_FIFO_STATE4 IPF_FIFO_STATE4;
    volatile U_IPF_FIFO_STATE5 IPF_FIFO_STATE5;
    volatile U_IPF_TIME_OUT IPF_TIME_OUT;
    volatile U_IPF_PKT_LEN IPF_PKT_LEN;
    volatile U_IPF_FILTER_ZERO_INDEX IPF_FILTER_ZERO_INDEX;
    volatile unsigned int IPF_EF_BADDR_L;
    volatile U_IPF_EF_BADDR_H IPF_EF_BADDR_H;
    volatile U_FLT_CHAIN_LOOP FLT_CHAIN_LOOP;
    volatile U_IPF_TRANS_CNT_CTRL IPF_TRANS_CNT_CTRL;
    volatile U_IPF_TIMER_LOAD IPF_TIMER_LOAD;
    volatile U_IPF_TIMER_COUNTER IPF_TIMER_COUNTER;
    volatile unsigned int IPF_CH0_PKT_CNT0;
    volatile unsigned int IPF_CH0_PKT_CNT1;
    volatile unsigned int IPF_CH1_PKT_CNT;
    volatile U_IPF_CH0_CTRL IPF_CH0_CTRL;
    volatile U_IPF_CH0_STATE IPF_CH0_STATE;
    volatile unsigned int IPF_CH0_BDQ0_BADDR_L;
    volatile U_IPF_CH0_BDQ0_BADDR_H IPF_CH0_BDQ0_BADDR_H;
    volatile U_IPF_CH0_BDQ0_SIZE IPF_CH0_BDQ0_SIZE;
    volatile U_IPF_CH0_BDQ0_RPTR IPF_CH0_BDQ0_RPTR;
    volatile U_IPF_CH0_BDQ0_WPTR IPF_CH0_BDQ0_WPTR;
    volatile unsigned int IPF_CH0_BDQ0_WADDR_L;
    volatile U_IPF_CH0_BDQ0_WADDR_H IPF_CH0_BDQ0_WADDR_H;
    volatile unsigned int IPF_CH0_BDQ0_RADDR_L;
    volatile U_IPF_CH0_BDQ0_RADDR_H IPF_CH0_BDQ0_RADDR_H;
    volatile U_IPF_CH0_BDQ0_DEPTH IPF_CH0_BDQ0_DEPTH;
    volatile unsigned int IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_H IPF_CH0_BDQ0_RPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH0_BDQ1_BADDR_L;
    volatile U_IPF_CH0_BDQ1_BADDR_H IPF_CH0_BDQ1_BADDR_H;
    volatile U_IPF_CH0_BDQ1_SIZE IPF_CH0_BDQ1_SIZE;
    volatile U_IPF_CH0_BDQ1_RPTR IPF_CH0_BDQ1_RPTR;
    volatile U_IPF_CH0_BDQ1_WPTR IPF_CH0_BDQ1_WPTR;
    volatile unsigned int IPF_CH0_BDQ1_WADDR_L;
    volatile U_IPF_CH0_BDQ1_WADDR_H IPF_CH0_BDQ1_WADDR_H;
    volatile unsigned int IPF_CH0_BDQ1_RADDR_L;
    volatile U_IPF_CH0_BDQ1_RADDR_H IPF_CH0_BDQ1_RADDR_H;
    volatile U_IPF_CH0_BDQ1_DEPTH IPF_CH0_BDQ1_DEPTH;
    volatile unsigned int IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_H IPF_CH0_BDQ1_RPTR_UPDATE_ADDR_H;
    volatile U_IPF_CH1_CTRL IPF_CH1_CTRL;
    volatile U_IPF_CH1_STATE IPF_CH1_STATE;
    volatile unsigned int IPF_CH1_RDQ_BADDR_L;
    volatile U_IPF_CH1_RDQ_BADDR_H IPF_CH1_RDQ_BADDR_H;
    volatile U_IPF_CH1_RDQ_SIZE IPF_CH1_RDQ_SIZE;
    volatile U_IPF_CH1_RDQ_WPTR IPF_CH1_RDQ_WPTR;
    volatile U_IPF_CH1_RDQ_RPTR IPF_CH1_RDQ_RPTR;
    volatile unsigned int IPF_CH1_RDQ_WADDR_L;
    volatile U_IPF_CH1_RDQ_WADDR_H IPF_CH1_RDQ_WADDR_H;
    volatile unsigned int IPF_CH1_RDQ_RADDR_L;
    volatile U_IPF_CH1_RDQ_RADDR_H IPF_CH1_RDQ_RADDR_H;
    volatile U_IPF_CH1_RDQ_DEPTH IPF_CH1_RDQ_DEPTH;
    volatile unsigned int IPF_CH1_RDQ_WPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_RDQ_WPTR_UPDATE_ADDR_H IPF_CH1_RDQ_WPTR_UPDATE_ADDR_H;
    volatile U_IPF_CH1_ADQ_EN_CTRL IPF_CH1_ADQ_EN_CTRL;
    volatile U_IPF_CH1_ADQ_SIZE_CTRL IPF_CH1_ADQ_SIZE_CTRL;
    volatile unsigned int IPF_CH1_ADQ0_BASE_L;
    volatile U_IPF_CH1_ADQ0_BASE_H IPF_CH1_ADQ0_BASE_H;
    volatile U_IPF_CH1_ADQ0_STAT IPF_CH1_ADQ0_STAT;
    volatile U_IPF_CH1_ADQ0_WPTR IPF_CH1_ADQ0_WPTR;
    volatile U_IPF_CH1_ADQ0_RPTR IPF_CH1_ADQ0_RPTR;
    volatile unsigned int IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_H IPF_CH1_ADQ0_RPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH1_ADQ1_BASE_L;
    volatile U_IPF_CH1_ADQ1_BASE_H IPF_CH1_ADQ1_BASE_H;
    volatile U_IPF_CH1_ADQ1_STAT IPF_CH1_ADQ1_STAT;
    volatile U_IPF_CH1_ADQ1_WPTR IPF_CH1_ADQ1_WPTR;
    volatile U_IPF_CH1_ADQ1_RPTR IPF_CH1_ADQ1_RPTR;
    volatile unsigned int IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_H IPF_CH1_ADQ1_RPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH1_RNRDQ_BADDR_L;
    volatile U_IPF_CH1_RNRDQ_BADDR_H IPF_CH1_RNRDQ_BADDR_H;
    volatile U_IPF_CH1_RNRDQ_SIZE IPF_CH1_RNRDQ_SIZE;
    volatile U_IPF_CH1_RNRDQ_WPTR IPF_CH1_RNRDQ_WPTR;
    volatile U_IPF_CH1_RNRDQ_RPTR IPF_CH1_RNRDQ_RPTR;
    volatile unsigned int IPF_CH1_RNRDQ_WADDR_L;
    volatile U_IPF_CH1_RNRDQ_WADDR_H IPF_CH1_RNRDQ_WADDR_H;
    volatile unsigned int IPF_CH1_RNRDQ_RADDR_L;
    volatile U_IPF_CH1_RNRDQ_RADDR_H IPF_CH1_RNRDQ_RADDR_H;
    volatile U_IPF_CH1_RNRDQ_DEPTH IPF_CH1_RNRDQ_DEPTH;
    volatile unsigned int IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_H IPF_CH1_RNRDQ_WPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH1_RARDQ_BADDR_L;
    volatile U_IPF_CH1_RARDQ_BADDR_H IPF_CH1_RARDQ_BADDR_H;
    volatile U_IPF_CH1_RARDQ_SIZE IPF_CH1_RARDQ_SIZE;
    volatile U_IPF_CH1_RARDQ_WPTR IPF_CH1_RARDQ_WPTR;
    volatile U_IPF_CH1_RARDQ_RPTR IPF_CH1_RARDQ_RPTR;
    volatile unsigned int IPF_CH1_RARDQ_WADDR_L;
    volatile U_IPF_CH1_RARDQ_WADDR_H IPF_CH1_RARDQ_WADDR_H;
    volatile unsigned int IPF_CH1_RARDQ_RADDR_L;
    volatile U_IPF_CH1_RARDQ_RADDR_H IPF_CH1_RARDQ_RADDR_H;
    volatile U_IPF_CH1_RARDQ_DEPTH IPF_CH1_RARDQ_DEPTH;
    volatile unsigned int IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_H IPF_CH1_RARDQ_WPTR_UPDATE_ADDR_H;
    volatile U_FRAG_WPTR FRAG_WPTR;
    volatile U_REG_UPDATE_REQ REG_UPDATE_REQ;
    volatile U_REG_UPDATE_ACK REG_UPDATE_ACK;
    volatile U_FRAG_TLB_EN_IPV4 FRAG_TLB_EN_IPV4;
    volatile U_FRAG_TLB_EN_IPV6 FRAG_TLB_EN_IPV6;
    volatile unsigned int TBL_QOS_DRB_EN0;
    volatile unsigned int TBL_QOS_DRB_EN1;
    volatile unsigned int TBL_PDU_DRB_EN;
    volatile U_IPF_UL_RDQ0_FULL_CNT IPF_UL_RDQ0_FULL_CNT;
    volatile U_IPF_UL_RDQ1_FULL_CNT IPF_UL_RDQ1_FULL_CNT;
    volatile U_IPF_UL_BDQ0_EPTY_CNT IPF_UL_BDQ0_EPTY_CNT;
    volatile U_IPF_UL_BDQ1_EPTY_CNT IPF_UL_BDQ1_EPTY_CNT;
    volatile U_IPF_UL_ADQ0_EPTY_CNT IPF_UL_ADQ0_EPTY_CNT;
    volatile U_IPF_UL_ADQ1_EPTY_CNT IPF_UL_ADQ1_EPTY_CNT;
    volatile U_IPF_DL_RDQ_FULL_CNT IPF_DL_RDQ_FULL_CNT;
    volatile U_IPF_DL_BDQ0_EPTY_CNT IPF_DL_BDQ0_EPTY_CNT;
    volatile U_IPF_DL_BDQ1_EPTY_CNT IPF_DL_BDQ1_EPTY_CNT;
    volatile U_IPF_DL_RNRDQ_FULL_CNT IPF_DL_RNRDQ_FULL_CNT;
    volatile U_IPF_DL_RARDQ_FULL_CNT IPF_DL_RARDQ_FULL_CNT;
    volatile U_IPF_DL_ADQ0_EPTY_CNT IPF_DL_ADQ0_EPTY_CNT;
    volatile U_IPF_DL_ADQ1_EPTY_CNT IPF_DL_ADQ1_EPTY_CNT;
    volatile U_TBLM_QOS_REFL TBLM_QOS_REFL[64];
    volatile U_TBLK_PDU_REFL TBLK_PDU_REFL[32];
    volatile U_IPF_SEC_ATTR IPF_SEC_ATTR;
    volatile unsigned int IPF_CH0_RDQ0_BADDR_L;
    volatile U_IPF_CH0_RDQ0_BADDR_H IPF_CH0_RDQ0_BADDR_H;
    volatile U_IPF_CH0_RDQ0_SIZE IPF_CH0_RDQ0_SIZE;
    volatile U_IPF_CH0_RDQ0_WPTR IPF_CH0_RDQ0_WPTR;
    volatile U_IPF_CH0_RDQ0_RPTR IPF_CH0_RDQ0_RPTR;
    volatile unsigned int IPF_CH0_RDQ0_WADDR_L;
    volatile U_IPF_CH0_RDQ0_WADDR_H IPF_CH0_RDQ0_WADDR_H;
    volatile unsigned int IPF_CH0_RDQ0_RADDR_L;
    volatile U_IPF_CH0_RDQ0_RADDR_H IPF_CH0_RDQ0_RADDR_H;
    volatile U_IPF_CH0_RDQ0_DEPTH IPF_CH0_RDQ0_DEPTH;
    volatile unsigned int IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_H IPF_CH0_RDQ0_WPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH0_RDQ1_BADDR_L;
    volatile U_IPF_CH0_RDQ1_BADDR_H IPF_CH0_RDQ1_BADDR_H;
    volatile U_IPF_CH0_RDQ1_SIZE IPF_CH0_RDQ1_SIZE;
    volatile U_IPF_CH0_RDQ1_WPTR IPF_CH0_RDQ1_WPTR;
    volatile U_IPF_CH0_RDQ1_RPTR IPF_CH0_RDQ1_RPTR;
    volatile unsigned int IPF_CH0_RDQ1_WADDR_L;
    volatile U_IPF_CH0_RDQ1_WADDR_H IPF_CH0_RDQ1_WADDR_H;
    volatile unsigned int IPF_CH0_RDQ1_RADDR_L;
    volatile U_IPF_CH0_RDQ1_RADDR_H IPF_CH0_RDQ1_RADDR_H;
    volatile U_IPF_CH0_RDQ1_DEPTH IPF_CH0_RDQ1_DEPTH;
    volatile unsigned int IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_H IPF_CH0_RDQ1_WPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH1_BDQ0_BADDR_L;
    volatile U_IPF_CH1_BDQ0_BADDR_H IPF_CH1_BDQ0_BADDR_H;
    volatile U_IPF_CH1_BDQ0_SIZE IPF_CH1_BDQ0_SIZE;
    volatile U_IPF_CH1_BDQ0_WPTR IPF_CH1_BDQ0_WPTR;
    volatile U_IPF_CH1_BDQ0_RPTR IPF_CH1_BDQ0_RPTR;
    volatile unsigned int IPF_CH1_BDQ0_WADDR_L;
    volatile U_IPF_CH1_BDQ0_WADDR_H IPF_CH1_BDQ0_WADDR_H;
    volatile unsigned int IPF_CH1_BDQ0_RADDR_L;
    volatile U_IPF_CH1_BDQ0_RADDR_H IPF_CH1_BDQ0_RADDR_H;
    volatile U_IPF_CH1_BDQ0_DEPTH IPF_CH1_BDQ0_DEPTH;
    volatile unsigned int IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_H IPF_CH1_BDQ0_RPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH1_BDQ1_BADDR_L;
    volatile U_IPF_CH1_BDQ1_BADDR_H IPF_CH1_BDQ1_BADDR_H;
    volatile U_IPF_CH1_BDQ1_SIZE IPF_CH1_BDQ1_SIZE;
    volatile U_IPF_CH1_BDQ1_WPTR IPF_CH1_BDQ1_WPTR;
    volatile U_IPF_CH1_BDQ1_RPTR IPF_CH1_BDQ1_RPTR;
    volatile unsigned int IPF_CH1_BDQ1_WADDR_L;
    volatile U_IPF_CH1_BDQ1_WADDR_H IPF_CH1_BDQ1_WADDR_H;
    volatile unsigned int IPF_CH1_BDQ1_RADDR_L;
    volatile U_IPF_CH1_BDQ1_RADDR_H IPF_CH1_BDQ1_RADDR_H;
    volatile U_IPF_CH1_BDQ1_DEPTH IPF_CH1_BDQ1_DEPTH;
    volatile unsigned int IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_H IPF_CH1_BDQ1_RPTR_UPDATE_ADDR_H;
    volatile U_IPF_CH0_ADQ_EN_CTRL IPF_CH0_ADQ_EN_CTRL;
    volatile U_IPF_CH0_ADQ_SIZE_CTRL IPF_CH0_ADQ_SIZE_CTRL;
    volatile unsigned int IPF_CH0_ADQ0_BASE_L;
    volatile U_IPF_CH0_ADQ0_BASE_H IPF_CH0_ADQ0_BASE_H;
    volatile U_IPF_CH0_ADQ0_STAT IPF_CH0_ADQ0_STAT;
    volatile U_IPF_CH0_ADQ0_WPTR IPF_CH0_ADQ0_WPTR;
    volatile U_IPF_CH0_ADQ0_RPTR IPF_CH0_ADQ0_RPTR;
    volatile unsigned int IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_H IPF_CH0_ADQ0_RPTR_UPDATE_ADDR_H;
    volatile unsigned int IPF_CH0_ADQ1_BASE_L;
    volatile U_IPF_CH0_ADQ1_BASE_H IPF_CH0_ADQ1_BASE_H;
    volatile U_IPF_CH0_ADQ1_STAT IPF_CH0_ADQ1_STAT;
    volatile U_IPF_CH0_ADQ1_WPTR IPF_CH0_ADQ1_WPTR;
    volatile U_IPF_CH0_ADQ1_RPTR IPF_CH0_ADQ1_RPTR;
    volatile unsigned int IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_L;
    volatile U_IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_H IPF_CH0_ADQ1_RPTR_UPDATE_ADDR_H;
    volatile unsigned int FLTN_LOCAL_ADDR0[128];
    volatile unsigned int FLTN_LOCAL_ADDR1[128];
    volatile unsigned int FLTN_LOCAL_ADDR2[128];
    volatile unsigned int FLTN_LOCAL_ADDR3[128];
    volatile unsigned int FLTN_REMOTE_ADDR0[128];
    volatile unsigned int FLTN_REMOTE_ADDR1[128];
    volatile unsigned int FLTN_REMOTE_ADDR2[128];
    volatile unsigned int FLTN_REMOTE_ADDR3[128];
    volatile unsigned int FLTN_REMOTE_ADDR0_MASK[128];
    volatile unsigned int FLTN_REMOTE_ADDR1_MASK[128];
    volatile unsigned int FLTN_REMOTE_ADDR2_MASK[128];
    volatile unsigned int FLTN_REMOTE_ADDR3_MASK[128];
    volatile U_FLTN_LOCAL_PORT FLTN_LOCAL_PORT[128];
    volatile U_FLTN_REMOTE_PORT FLTN_REMOTE_PORT[128];
    volatile U_FLTN_TRAFFIC_CLASS FLTN_TRAFFIC_CLASS[128];
    volatile U_FLTN_LADD_MASK FLTN_LADD_MASK[128];
    volatile U_FLTN_NEXT_HEADER FLTN_NEXT_HEADER[128];
    volatile U_FLTN_FLOW_LABEL FLTN_FLOW_LABEL[128];
    volatile U_FLTN_ICMP FLTN_ICMP[128];
    volatile U_FLTN_CHAIN FLTN_CHAIN[128];
    volatile unsigned int FLTN_SPI[128];
    volatile U_FLTN_RULE_CTRL FLTN_RULE_CTRL[128];
    volatile unsigned int TBLJ_FRG_IPV4_LADDR[25];
    volatile unsigned int TBLJ_FRG_IPV4_RADDR[25];
    volatile U_TBLJ_FRG_IPV4_ID0 TBLJ_FRG_IPV4_ID0[25];
    volatile U_TBLJ_FRG_IPV4_ID1 TBLJ_FRG_IPV4_ID1[25];
    volatile unsigned int TBLJ_FRG_IPV6_LADDR0[25];
    volatile unsigned int TBLJ_FRG_IPV6_LADDR1[25];
    volatile unsigned int TBLJ_FRG_IPV6_LADDR2[25];
    volatile unsigned int TBLJ_FRG_IPV6_LADDR3[25];
    volatile unsigned int TBLJ_FRG_IPV6_RADDR0[25];
    volatile unsigned int TBLJ_FRG_IPV6_RADDR1[25];
    volatile unsigned int TBLJ_FRG_IPV6_RADDR2[25];
    volatile unsigned int TBLJ_FRG_IPV6_RADDR3[25];
    volatile unsigned int TBLJ_FRG_IPV6_IDENTIFICATION[25];
    volatile U_TBLJ_FRG_IPV6_ID TBLJ_FRG_IPV6_ID[25];
};
#endif
