#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55f47a71e170 .scope module, "Testbench" "Testbench" 2 4;
 .timescale -9 -12;
v0x55f47a77ddb0_0 .var "clk", 0 0;
v0x55f47a77de50_0 .var/i "cycles", 31 0;
v0x55f47a77df30_0 .var/i "i", 31 0;
v0x55f47a77dff0_0 .var/i "outfile", 31 0;
v0x55f47a77e0d0_0 .var "rst", 0 0;
S_0x55f47a71dd30 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x55f47a71e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x55f47a78f570 .functor BUFZ 64, L_0x55f47a77f1d0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f5b83e42138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f47a77ca30_0 .net/2u *"_ivl_12", 63 0, L_0x7f5b83e42138;  1 drivers
v0x55f47a77cb30_0 .net "alu_ctrl", 2 0, v0x55f47a779a10_0;  1 drivers
v0x55f47a77cbf0_0 .net "alu_op", 1 0, v0x55f47a779fd0_0;  1 drivers
v0x55f47a77cce0_0 .net "alu_result", 63 0, L_0x55f47a77f1d0;  1 drivers
v0x55f47a77cda0_0 .net "alu_src", 0 0, v0x55f47a77a0b0_0;  1 drivers
v0x55f47a77cee0_0 .net "alu_zero", 0 0, L_0x55f47a78f2f0;  1 drivers
v0x55f47a77cf80_0 .net "clk_i", 0 0, v0x55f47a77ddb0_0;  1 drivers
v0x55f47a77d070_0 .net "funct3", 2 0, L_0x55f47a77e780;  1 drivers
v0x55f47a77d110_0 .net "funct7", 6 0, L_0x55f47a77eb60;  1 drivers
v0x55f47a77d1b0_0 .net "imm_data", 63 0, v0x55f47a77a5b0_0;  1 drivers
v0x55f47a77d250_0 .net "instr", 31 0, L_0x55f47a77e510;  1 drivers
v0x55f47a77d340_0 .net "opcode", 6 0, L_0x55f47a77e5d0;  1 drivers
v0x55f47a77d400_0 .net "pc_i", 63 0, L_0x55f47a78f4d0;  1 drivers
v0x55f47a77d4a0_0 .net "pc_o", 63 0, v0x55f47a77b4b0_0;  1 drivers
v0x55f47a77d590_0 .net "rd_addr", 4 0, L_0x55f47a77e6e0;  1 drivers
v0x55f47a77d650_0 .net "rd_data", 63 0, L_0x55f47a78f570;  1 drivers
v0x55f47a77d720_0 .net "reg_write", 0 0, v0x55f47a77a150_0;  1 drivers
v0x55f47a77d920_0 .net "rs1_addr", 4 0, L_0x55f47a77e870;  1 drivers
v0x55f47a77d9c0_0 .net "rs1_data", 63 0, L_0x55f47a77ee70;  1 drivers
v0x55f47a77dab0_0 .net "rs2_addr", 4 0, L_0x55f47a77e960;  1 drivers
v0x55f47a77db70_0 .net "rs2_data", 63 0, L_0x55f47a77f110;  1 drivers
v0x55f47a77dc60_0 .net "rst_i", 0 0, v0x55f47a77e0d0_0;  1 drivers
L_0x55f47a77e5d0 .part L_0x55f47a77e510, 0, 7;
L_0x55f47a77e6e0 .part L_0x55f47a77e510, 7, 5;
L_0x55f47a77e780 .part L_0x55f47a77e510, 12, 3;
L_0x55f47a77e870 .part L_0x55f47a77e510, 15, 5;
L_0x55f47a77e960 .part L_0x55f47a77e510, 20, 5;
L_0x55f47a77eb60 .part L_0x55f47a77e510, 25, 7;
L_0x55f47a78f4d0 .arith/sum 64, v0x55f47a77b4b0_0, L_0x7f5b83e42138;
S_0x55f47a71d8f0 .scope module, "ALU" "ALU" 3 83, 4 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data1_i";
    .port_info 1 /INPUT 64 "data2_i";
    .port_info 2 /INPUT 1 "ALU_src";
    .port_info 3 /INPUT 64 "imm_data";
    .port_info 4 /INPUT 3 "ALUCtrl_i";
    .port_info 5 /OUTPUT 64 "data_o";
    .port_info 6 /OUTPUT 1 "zero_o";
L_0x55f47a77f1d0 .functor BUFZ 64, v0x55f47a7795c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55f47a75dc40_0 .net "ALUCtrl_i", 2 0, v0x55f47a779a10_0;  alias, 1 drivers
v0x55f47a722610_0 .net "ALU_src", 0 0, v0x55f47a77a0b0_0;  alias, 1 drivers
L_0x7f5b83e420f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f47a7226b0_0 .net/2u *"_ivl_2", 63 0, L_0x7f5b83e420f0;  1 drivers
v0x55f47a779110_0 .var "alu_operand2", 63 0;
v0x55f47a7791f0_0 .net "data1_i", 63 0, L_0x55f47a77ee70;  alias, 1 drivers
v0x55f47a779320_0 .net "data2_i", 63 0, L_0x55f47a77f110;  alias, 1 drivers
v0x55f47a779400_0 .net "data_o", 63 0, L_0x55f47a77f1d0;  alias, 1 drivers
v0x55f47a7794e0_0 .net "imm_data", 63 0, v0x55f47a77a5b0_0;  alias, 1 drivers
v0x55f47a7795c0_0 .var "result", 63 0;
v0x55f47a7796a0_0 .net "zero_o", 0 0, L_0x55f47a78f2f0;  alias, 1 drivers
E_0x55f47a7114d0/0 .event anyedge, v0x55f47a722610_0, v0x55f47a7794e0_0, v0x55f47a779320_0, v0x55f47a75dc40_0;
E_0x55f47a7114d0/1 .event anyedge, v0x55f47a7791f0_0, v0x55f47a779110_0;
E_0x55f47a7114d0 .event/or E_0x55f47a7114d0/0, E_0x55f47a7114d0/1;
L_0x55f47a78f2f0 .cmp/eq 64, v0x55f47a7795c0_0, L_0x7f5b83e420f0;
S_0x55f47a779840 .scope module, "ALU_Control" "ALU_Control" 3 75, 5 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 3 "ALUCtrl";
v0x55f47a779a10_0 .var "ALUCtrl", 2 0;
v0x55f47a779af0_0 .net "ALUOp", 1 0, v0x55f47a779fd0_0;  alias, 1 drivers
v0x55f47a779bb0_0 .net "funct3", 2 0, L_0x55f47a77e780;  alias, 1 drivers
v0x55f47a779c70_0 .net "funct7", 6 0, L_0x55f47a77eb60;  alias, 1 drivers
E_0x55f47a72c6f0 .event anyedge, v0x55f47a779af0_0, v0x55f47a779bb0_0, v0x55f47a779c70_0;
S_0x55f47a779dd0 .scope module, "Control" "Control" 3 48, 6 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "ALUSrc";
v0x55f47a779fd0_0 .var "ALUOp", 1 0;
v0x55f47a77a0b0_0 .var "ALUSrc", 0 0;
v0x55f47a77a150_0 .var "RegWrite", 0 0;
v0x55f47a77a220_0 .net "opcode", 6 0, L_0x55f47a77e5d0;  alias, 1 drivers
E_0x55f47a7543f0 .event anyedge, v0x55f47a77a220_0;
S_0x55f47a77a370 .scope module, "Imm_Gen" "Imm_Gen" 3 69, 7 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 64 "imm_o";
v0x55f47a77a5b0_0 .var "imm_o", 63 0;
v0x55f47a77a690_0 .net "instr_i", 31 0, L_0x55f47a77e510;  alias, 1 drivers
E_0x55f47a71eb10 .event anyedge, v0x55f47a77a690_0;
S_0x55f47a77a7b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 33, 8 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x55f47a77e510 .functor BUFZ 32, L_0x55f47a77e1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f47a77a9e0_0 .net *"_ivl_0", 31 0, L_0x55f47a77e1c0;  1 drivers
v0x55f47a77aae0_0 .net *"_ivl_2", 63 0, L_0x55f47a77e380;  1 drivers
v0x55f47a77abc0_0 .net *"_ivl_4", 61 0, L_0x55f47a77e280;  1 drivers
L_0x7f5b83e42018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f47a77ac80_0 .net *"_ivl_6", 1 0, L_0x7f5b83e42018;  1 drivers
v0x55f47a77ad60_0 .net "addr_i", 63 0, v0x55f47a77b4b0_0;  alias, 1 drivers
v0x55f47a77ae90_0 .net "instr_o", 31 0, L_0x55f47a77e510;  alias, 1 drivers
v0x55f47a77af50 .array "memory", 1024 0, 31 0;
L_0x55f47a77e1c0 .array/port v0x55f47a77af50, L_0x55f47a77e380;
L_0x55f47a77e280 .part v0x55f47a77b4b0_0, 2, 62;
L_0x55f47a77e380 .concat [ 62 2 0 0], L_0x55f47a77e280, L_0x7f5b83e42018;
S_0x55f47a77b050 .scope module, "PC" "PC" 3 25, 9 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 64 "pc_i";
    .port_info 3 /OUTPUT 64 "pc_o";
v0x55f47a77b2f0_0 .net "clk_i", 0 0, v0x55f47a77ddb0_0;  alias, 1 drivers
v0x55f47a77b3d0_0 .net "pc_i", 63 0, L_0x55f47a78f4d0;  alias, 1 drivers
v0x55f47a77b4b0_0 .var "pc_o", 63 0;
v0x55f47a77b5b0_0 .net "rst_i", 0 0, v0x55f47a77e0d0_0;  alias, 1 drivers
E_0x55f47a75d6e0 .event posedge, v0x55f47a77b5b0_0, v0x55f47a77b2f0_0;
S_0x55f47a77b700 .scope module, "Registers" "Registers" 3 56, 10 1 0, S_0x55f47a71dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 64 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 64 "RS1data_o";
    .port_info 8 /OUTPUT 64 "RS2data_o";
L_0x55f47a77ee70 .functor BUFZ 64, L_0x55f47a77ec90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55f47a77f110 .functor BUFZ 64, L_0x55f47a77ef30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55f47a77ba50_0 .net "RDaddr_i", 4 0, L_0x55f47a77e6e0;  alias, 1 drivers
v0x55f47a77bb50_0 .net "RDdata_i", 63 0, L_0x55f47a78f570;  alias, 1 drivers
v0x55f47a77bc30_0 .net "RS1addr_i", 4 0, L_0x55f47a77e870;  alias, 1 drivers
v0x55f47a77bcf0_0 .net "RS1data_o", 63 0, L_0x55f47a77ee70;  alias, 1 drivers
v0x55f47a77bde0_0 .net "RS2addr_i", 4 0, L_0x55f47a77e960;  alias, 1 drivers
v0x55f47a77bef0_0 .net "RS2data_o", 63 0, L_0x55f47a77f110;  alias, 1 drivers
v0x55f47a77bfb0_0 .net "RegWrite_i", 0 0, v0x55f47a77a150_0;  alias, 1 drivers
v0x55f47a77c080_0 .net *"_ivl_0", 63 0, L_0x55f47a77ec90;  1 drivers
v0x55f47a77c120_0 .net *"_ivl_10", 6 0, L_0x55f47a77efd0;  1 drivers
L_0x7f5b83e420a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f47a77c290_0 .net *"_ivl_13", 1 0, L_0x7f5b83e420a8;  1 drivers
v0x55f47a77c370_0 .net *"_ivl_2", 6 0, L_0x55f47a77ed30;  1 drivers
L_0x7f5b83e42060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f47a77c450_0 .net *"_ivl_5", 1 0, L_0x7f5b83e42060;  1 drivers
v0x55f47a77c530_0 .net *"_ivl_8", 63 0, L_0x55f47a77ef30;  1 drivers
v0x55f47a77c610_0 .net "clk_i", 0 0, v0x55f47a77ddb0_0;  alias, 1 drivers
v0x55f47a77c6e0_0 .var/i "i", 31 0;
v0x55f47a77c7a0 .array/s "register", 31 0, 63 0;
v0x55f47a77c860_0 .net "rst_i", 0 0, v0x55f47a77e0d0_0;  alias, 1 drivers
E_0x55f47a75ca00 .event posedge, v0x55f47a77b2f0_0;
L_0x55f47a77ec90 .array/port v0x55f47a77c7a0, L_0x55f47a77ed30;
L_0x55f47a77ed30 .concat [ 5 2 0 0], L_0x55f47a77e870, L_0x7f5b83e42060;
L_0x55f47a77ef30 .array/port v0x55f47a77c7a0, L_0x55f47a77efd0;
L_0x55f47a77efd0 .concat [ 5 2 0 0], L_0x55f47a77e960, L_0x7f5b83e420a8;
    .scope S_0x55f47a77b050;
T_0 ;
    %wait E_0x55f47a75d6e0;
    %load/vec4 v0x55f47a77b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f47a77b4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f47a77b3d0_0;
    %assign/vec4 v0x55f47a77b4b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f47a779dd0;
T_1 ;
    %wait E_0x55f47a7543f0;
    %load/vec4 v0x55f47a77a220_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f47a77a150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f47a779fd0_0, 0, 2;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f47a77a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f47a77a0b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f47a779fd0_0, 0, 2;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f47a77a150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f47a77a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f47a779fd0_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f47a77b700;
T_2 ;
    %wait E_0x55f47a75d6e0;
    %load/vec4 v0x55f47a77c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f47a77c6e0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f47a77c6e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55f47a77c6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f47a77c7a0, 0, 4;
    %load/vec4 v0x55f47a77c6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f47a77c6e0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f47a77bfb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x55f47a77ba50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f47a77bb50_0;
    %load/vec4 v0x55f47a77ba50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f47a77c7a0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f47a77b700;
T_3 ;
    %wait E_0x55f47a75ca00;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f47a77c7a0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f47a77a370;
T_4 ;
    %wait E_0x55f47a71eb10;
    %load/vec4 v0x55f47a77a690_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55f47a77a5b0_0, 0, 64;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55f47a77a690_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55f47a77a690_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f47a77a5b0_0, 0, 64;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f47a779840;
T_5 ;
    %wait E_0x55f47a72c6f0;
    %load/vec4 v0x55f47a779af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55f47a779bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x55f47a779c70_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55f47a779bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.15 ;
    %load/vec4 v0x55f47a779c70_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.20 ;
    %load/vec4 v0x55f47a779c70_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %store/vec4 v0x55f47a779a10_0, 0, 3;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f47a71d8f0;
T_6 ;
    %wait E_0x55f47a7114d0;
    %load/vec4 v0x55f47a722610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55f47a7794e0_0;
    %store/vec4 v0x55f47a779110_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f47a779320_0;
    %store/vec4 v0x55f47a779110_0, 0, 64;
T_6.1 ;
    %load/vec4 v0x55f47a75dc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %add;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %sub;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %and;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %or;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %xor;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x55f47a7791f0_0;
    %load/vec4 v0x55f47a779110_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f47a7795c0_0, 0, 64;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f47a71e170;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f47a77de50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f47a77ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f47a77e0d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55f47a71e170;
T_8 ;
    %delay 25000, 0;
    %load/vec4 v0x55f47a77ddb0_0;
    %inv;
    %store/vec4 v0x55f47a77ddb0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f47a71e170;
T_9 ;
    %vpi_func 2 20 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55f47a77dff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f47a77df30_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55f47a77df30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x55f47a77df30_0;
    %store/vec4a v0x55f47a77af50, 4, 0;
    %load/vec4 v0x55f47a77df30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f47a77df30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 27 "$readmemb", "instruction.txt", v0x55f47a77af50 {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f47a77e0d0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55f47a71e170;
T_10 ;
    %wait E_0x55f47a75ca00;
    %load/vec4 v0x55f47a77de50_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 35 "$finish" {0 0 0};
T_10.0 ;
    %load/vec4 v0x55f47a77de50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f47a77de50_0, 0, 32;
    %vpi_call 2 41 "$fdisplay", v0x55f47a77dff0_0, "PC  = %d", v0x55f47a77b4b0_0 {0 0 0};
    %vpi_call 2 45 "$fdisplay", v0x55f47a77dff0_0, "x0  = %d, x1  = %d", &A<v0x55f47a77c7a0, 0>, &A<v0x55f47a77c7a0, 1> {0 0 0};
    %vpi_call 2 46 "$fdisplay", v0x55f47a77dff0_0, "x2  = %d, x3  = %d", &A<v0x55f47a77c7a0, 2>, &A<v0x55f47a77c7a0, 3> {0 0 0};
    %vpi_call 2 47 "$fdisplay", v0x55f47a77dff0_0, "x4  = %d, x5  = %d", &A<v0x55f47a77c7a0, 4>, &A<v0x55f47a77c7a0, 5> {0 0 0};
    %vpi_call 2 48 "$fdisplay", v0x55f47a77dff0_0, "x6  = %d, x7  = %d", &A<v0x55f47a77c7a0, 6>, &A<v0x55f47a77c7a0, 7> {0 0 0};
    %vpi_call 2 49 "$fdisplay", v0x55f47a77dff0_0, "x8  = %d, x9  = %d", &A<v0x55f47a77c7a0, 8>, &A<v0x55f47a77c7a0, 9> {0 0 0};
    %vpi_call 2 50 "$fdisplay", v0x55f47a77dff0_0, "x10 = %d, x11 = %d", &A<v0x55f47a77c7a0, 10>, &A<v0x55f47a77c7a0, 11> {0 0 0};
    %vpi_call 2 51 "$fdisplay", v0x55f47a77dff0_0, "x12 = %d, x13 = %d", &A<v0x55f47a77c7a0, 12>, &A<v0x55f47a77c7a0, 13> {0 0 0};
    %vpi_call 2 52 "$fdisplay", v0x55f47a77dff0_0, "x14 = %d, x15 = %d", &A<v0x55f47a77c7a0, 14>, &A<v0x55f47a77c7a0, 15> {0 0 0};
    %vpi_call 2 53 "$fdisplay", v0x55f47a77dff0_0, "x16 = %d, x17 = %d", &A<v0x55f47a77c7a0, 16>, &A<v0x55f47a77c7a0, 17> {0 0 0};
    %vpi_call 2 54 "$fdisplay", v0x55f47a77dff0_0, "x18 = %d, x19 = %d", &A<v0x55f47a77c7a0, 18>, &A<v0x55f47a77c7a0, 19> {0 0 0};
    %vpi_call 2 55 "$fdisplay", v0x55f47a77dff0_0, "x20 = %d, x21 = %d", &A<v0x55f47a77c7a0, 20>, &A<v0x55f47a77c7a0, 21> {0 0 0};
    %vpi_call 2 56 "$fdisplay", v0x55f47a77dff0_0, "x22 = %d, x23 = %d", &A<v0x55f47a77c7a0, 22>, &A<v0x55f47a77c7a0, 23> {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x55f47a77dff0_0, "x24 = %d, x25 = %d", &A<v0x55f47a77c7a0, 24>, &A<v0x55f47a77c7a0, 25> {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x55f47a77dff0_0, "x26 = %d, x27 = %d", &A<v0x55f47a77c7a0, 26>, &A<v0x55f47a77c7a0, 27> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x55f47a77dff0_0, "x28 = %d, x29 = %d", &A<v0x55f47a77c7a0, 28>, &A<v0x55f47a77c7a0, 29> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x55f47a77dff0_0, "x30 = %d, x31 = %d", &A<v0x55f47a77c7a0, 30>, &A<v0x55f47a77c7a0, 31> {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x55f47a77dff0_0, "\012" {0 0 0};
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "PC.v";
    "Registers.v";
