// Seed: 1735698544
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    output tri1 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input supply1 id_19,
    output supply1 id_20,
    input uwire id_21,
    output supply0 id_22,
    input uwire id_23,
    output tri0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    output supply1 id_27,
    output tri id_28,
    output supply0 id_29,
    input uwire id_30,
    output tri0 id_31,
    input wand id_32,
    output wire id_33,
    output wire id_34,
    input wand id_35,
    input wor id_36,
    output wire id_37
);
  assign module_1.id_11 = 0;
  wire id_39;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    output supply0 id_8,
    input wire id_9,
    output wire id_10,
    output tri0 id_11,
    input wor id_12,
    output tri1 id_13,
    output wire id_14,
    output supply0 id_15
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_13,
      id_1,
      id_11,
      id_4,
      id_0,
      id_15,
      id_12,
      id_6,
      id_6,
      id_5,
      id_3,
      id_1,
      id_3,
      id_3,
      id_0,
      id_12,
      id_3,
      id_5,
      id_8,
      id_4,
      id_7,
      id_5,
      id_14,
      id_10,
      id_15,
      id_13,
      id_12,
      id_3,
      id_4,
      id_10,
      id_8,
      id_6,
      id_1,
      id_7
  );
  assign id_15 = 1'd0;
endmodule
