{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460007647557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460007647560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:40:47 2016 " "Processing started: Thu Apr 07 01:40:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460007647560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007647560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007647561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460007647960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enigma-arch " "Found design unit 1: enigma-arch" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661095 ""} { "Info" "ISGN_ENTITY_NAME" "1 enigma " "Found entity 1: enigma" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_bit_comparator-behaviour " "Found design unit 1: g14_5_bit_comparator-behaviour" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661097 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_bit_comparator " "Found entity 1: g14_5_bit_comparator" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_reflector-behaviour " "Found design unit 1: g14_reflector-behaviour" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661099 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_reflector " "Found entity 1: g14_reflector" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor-arch " "Found design unit 1: g14_rotor-arch" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661100 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor " "Found entity 1: g14_rotor" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper_fsm-rotor_step " "Found design unit 1: g14_rotor_stepper_fsm-rotor_step" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661102 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper_fsm " "Found entity 1: g14_rotor_stepper_fsm" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_stecker-behaviour " "Found design unit 1: g14_stecker-behaviour" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661103 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_stecker " "Found entity 1: g14_stecker" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_permutation-permuter " "Found design unit 1: g14_permutation-permuter" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661105 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_permutation " "Found entity 1: g14_permutation" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_26_decoder-decoder " "Found design unit 1: g14_5_26_decoder-decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661106 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_26_decoder " "Found entity 1: g14_5_26_decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_26_5_encoder-encoder " "Found design unit 1: g14_26_5_encoder-encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661107 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_26_5_encoder " "Found entity 1: g14_26_5_encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_barrel_shifter-shifter " "Found design unit 1: g14_barrel_shifter-shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661109 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_barrel_shifter " "Found entity 1: g14_barrel_shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661110 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460007661110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enigma " "Elaborating entity \"enigma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460007661158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor_stepper_fsm g14_rotor_stepper_fsm:rotor_stepper " "Elaborating entity \"g14_rotor_stepper_fsm\" for hierarchy \"g14_rotor_stepper_fsm:rotor_stepper\"" {  } { { "enigma.vhd" "rotor_stepper" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_bit_comparator g14_5_bit_comparator:knock_r_comparator " "Elaborating entity \"g14_5_bit_comparator\" for hierarchy \"g14_5_bit_comparator:knock_r_comparator\"" {  } { { "enigma.vhd" "knock_r_comparator" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_stecker g14_stecker:forward_stecker " "Elaborating entity \"g14_stecker\" for hierarchy \"g14_stecker:forward_stecker\"" {  } { { "enigma.vhd" "forward_stecker" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B g14_stecker.vhd(48) " "VHDL Process Statement warning at g14_stecker.vhd(48): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A g14_stecker.vhd(49) " "VHDL Process Statement warning at g14_stecker.vhd(49): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E g14_stecker.vhd(50) " "VHDL Process Statement warning at g14_stecker.vhd(50): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F g14_stecker.vhd(51) " "VHDL Process Statement warning at g14_stecker.vhd(51): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C g14_stecker.vhd(52) " "VHDL Process Statement warning at g14_stecker.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D g14_stecker.vhd(53) " "VHDL Process Statement warning at g14_stecker.vhd(53): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H g14_stecker.vhd(54) " "VHDL Process Statement warning at g14_stecker.vhd(54): signal \"H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G g14_stecker.vhd(55) " "VHDL Process Statement warning at g14_stecker.vhd(55): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K g14_stecker.vhd(56) " "VHDL Process Statement warning at g14_stecker.vhd(56): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L g14_stecker.vhd(57) " "VHDL Process Statement warning at g14_stecker.vhd(57): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661209 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I g14_stecker.vhd(58) " "VHDL Process Statement warning at g14_stecker.vhd(58): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J g14_stecker.vhd(59) " "VHDL Process Statement warning at g14_stecker.vhd(59): signal \"J\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N g14_stecker.vhd(60) " "VHDL Process Statement warning at g14_stecker.vhd(60): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M g14_stecker.vhd(61) " "VHDL Process Statement warning at g14_stecker.vhd(61): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P g14_stecker.vhd(62) " "VHDL Process Statement warning at g14_stecker.vhd(62): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O g14_stecker.vhd(63) " "VHDL Process Statement warning at g14_stecker.vhd(63): signal \"O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S g14_stecker.vhd(64) " "VHDL Process Statement warning at g14_stecker.vhd(64): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T g14_stecker.vhd(65) " "VHDL Process Statement warning at g14_stecker.vhd(65): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q g14_stecker.vhd(66) " "VHDL Process Statement warning at g14_stecker.vhd(66): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R g14_stecker.vhd(67) " "VHDL Process Statement warning at g14_stecker.vhd(67): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V g14_stecker.vhd(68) " "VHDL Process Statement warning at g14_stecker.vhd(68): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U g14_stecker.vhd(69) " "VHDL Process Statement warning at g14_stecker.vhd(69): signal \"U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y g14_stecker.vhd(70) " "VHDL Process Statement warning at g14_stecker.vhd(70): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z g14_stecker.vhd(71) " "VHDL Process Statement warning at g14_stecker.vhd(71): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W g14_stecker.vhd(72) " "VHDL Process Statement warning at g14_stecker.vhd(72): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X g14_stecker.vhd(73) " "VHDL Process Statement warning at g14_stecker.vhd(73): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661210 "|enigma|g14_stecker:forward_stecker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor g14_rotor:right_rotor " "Elaborating entity \"g14_rotor\" for hierarchy \"g14_rotor:right_rotor\"" {  } { { "enigma.vhd" "right_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load g14_rotor:right_rotor\|g14_counter_with_load:counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"g14_rotor:right_rotor\|g14_counter_with_load:counter\"" {  } { { "g14_rotor.vhd" "counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(33) " "VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460007661235 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_26_decoder g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0 " "Elaborating entity \"g14_5_26_decoder\" for hierarchy \"g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0\"" {  } { { "g14_rotor.vhd" "forward_decoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_barrel_shifter g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0 " "Elaborating entity \"g14_barrel_shifter\" for hierarchy \"g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0\"" {  } { { "g14_rotor.vhd" "forward_barrel_shifter_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_26_5_encoder g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0 " "Elaborating entity \"g14_26_5_encoder\" for hierarchy \"g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0\"" {  } { { "g14_rotor.vhd" "forward_encoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_permutation g14_rotor:right_rotor\|g14_permutation:forward_permuter " "Elaborating entity \"g14_permutation\" for hierarchy \"g14_rotor:right_rotor\|g14_permutation:forward_permuter\"" {  } { { "g14_rotor.vhd" "forward_permuter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_reflector g14_reflector:reflector " "Elaborating entity \"g14_reflector\" for hierarchy \"g14_reflector:reflector\"" {  } { { "enigma.vhd" "reflector" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661263 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "directions left_rotor " "Port \"directions\" does not exist in macrofunction \"left_rotor\"" {  } { { "enigma.vhd" "left_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 190 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661391 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "directions middle_rotor " "Port \"directions\" does not exist in macrofunction \"middle_rotor\"" {  } { { "enigma.vhd" "middle_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 174 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661392 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "directions right_rotor " "Port \"directions\" does not exist in macrofunction \"right_rotor\"" {  } { { "enigma.vhd" "right_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 158 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460007661395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1460007661414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460007661557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 07 01:41:01 2016 " "Processing ended: Thu Apr 07 01:41:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460007661557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460007661557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460007661557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460007661557 ""}
