\hypertarget{struct_u_s_a_r_t___init_type}{}\doxysection{USART\+\_\+\+Init\+Type Struct Reference}
\label{struct_u_s_a_r_t___init_type}\index{USART\_InitType@{USART\_InitType}}


USART Clock declaration structure for.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_afa1b17287553d6f2ed8e4ded8067ce7d}{Baud\+Rate}}
\begin{DoxyCompactList}\small\item\em UART Baud Rate. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_a732332f56fabda2390e935a042712ed0}{Data\+Width}}
\begin{DoxyCompactList}\small\item\em UART Data Width. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_aeb52c37ce9ee7768af06e4d90d88d1a2}{Stop\+Bits}}
\begin{DoxyCompactList}\small\item\em UART Stop Bits. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_affc0431b2a8516a92695a7250028bf57}{Parity\+\_\+\+Enable}}
\begin{DoxyCompactList}\small\item\em UART Parity Enable. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_ae83afe06a0ae8c796873deee3203608e}{Parity\+\_\+\+Selection}}
\begin{DoxyCompactList}\small\item\em UART Parity Selection. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_ae274fe8182e9785a01cea7354892a9ec}{Transfer\+Direction}}
\begin{DoxyCompactList}\small\item\em UART Transfer Direction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_a578eb0b941006f70641b410789a8f65d}{Hardware\+Flow\+Control}}
\begin{DoxyCompactList}\small\item\em UART Hardware Flow Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___init_type_a62c8fbf658e9677667a2f82aaae8ad8e}{Oversampling}}
\begin{DoxyCompactList}\small\item\em UART Oversampling. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART Clock declaration structure for. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00108}{108}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_afa1b17287553d6f2ed8e4ded8067ce7d}\label{struct_u_s_a_r_t___init_type_afa1b17287553d6f2ed8e4ded8067ce7d}} 
\index{USART\_InitType@{USART\_InitType}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} Baud\+Rate}



UART Baud Rate. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00113}{113}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_a732332f56fabda2390e935a042712ed0}\label{struct_u_s_a_r_t___init_type_a732332f56fabda2390e935a042712ed0}} 
\index{USART\_InitType@{USART\_InitType}!DataWidth@{DataWidth}}
\index{DataWidth@{DataWidth}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{DataWidth}{DataWidth}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Data\+Width}



UART Data Width. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00117}{117}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_aeb52c37ce9ee7768af06e4d90d88d1a2}\label{struct_u_s_a_r_t___init_type_aeb52c37ce9ee7768af06e4d90d88d1a2}} 
\index{USART\_InitType@{USART\_InitType}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Stop\+Bits}



UART Stop Bits. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00121}{121}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_affc0431b2a8516a92695a7250028bf57}\label{struct_u_s_a_r_t___init_type_affc0431b2a8516a92695a7250028bf57}} 
\index{USART\_InitType@{USART\_InitType}!Parity\_Enable@{Parity\_Enable}}
\index{Parity\_Enable@{Parity\_Enable}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{Parity\_Enable}{Parity\_Enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Parity\+\_\+\+Enable}



UART Parity Enable. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00125}{125}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_ae83afe06a0ae8c796873deee3203608e}\label{struct_u_s_a_r_t___init_type_ae83afe06a0ae8c796873deee3203608e}} 
\index{USART\_InitType@{USART\_InitType}!Parity\_Selection@{Parity\_Selection}}
\index{Parity\_Selection@{Parity\_Selection}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{Parity\_Selection}{Parity\_Selection}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Parity\+\_\+\+Selection}



UART Parity Selection. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00129}{129}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_ae274fe8182e9785a01cea7354892a9ec}\label{struct_u_s_a_r_t___init_type_ae274fe8182e9785a01cea7354892a9ec}} 
\index{USART\_InitType@{USART\_InitType}!TransferDirection@{TransferDirection}}
\index{TransferDirection@{TransferDirection}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{TransferDirection}{TransferDirection}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Transfer\+Direction}



UART Transfer Direction. 

\begin{DoxyNote}{Note}
Accepted values are\+: TX\+\_\+\+ONLY, RX\+\_\+\+ONLY, TX\+\_\+\+RX 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00134}{134}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_a578eb0b941006f70641b410789a8f65d}\label{struct_u_s_a_r_t___init_type_a578eb0b941006f70641b410789a8f65d}} 
\index{USART\_InitType@{USART\_InitType}!HardwareFlowControl@{HardwareFlowControl}}
\index{HardwareFlowControl@{HardwareFlowControl}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{HardwareFlowControl}{HardwareFlowControl}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Hardware\+Flow\+Control}



UART Hardware Flow Control. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00138}{138}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___init_type_a62c8fbf658e9677667a2f82aaae8ad8e}\label{struct_u_s_a_r_t___init_type_a62c8fbf658e9677667a2f82aaae8ad8e}} 
\index{USART\_InitType@{USART\_InitType}!Oversampling@{Oversampling}}
\index{Oversampling@{Oversampling}!USART\_InitType@{USART\_InitType}}
\doxysubsubsection{\texorpdfstring{Oversampling}{Oversampling}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Oversampling}



UART Oversampling. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00142}{142}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+UART/\mbox{\hyperlink{_u_a_r_t__interface_8h}{UART\+\_\+interface.\+h}}\end{DoxyCompactItemize}
