/* ============================================================================
 * PROJECT: TC9560
 * Copyright (C) 2018  Toshiba Electronic Devices & Storage Corporation
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 * ========================================================================= */

/*! History:   
 *		18 July 2016 :	
 */

#ifndef __TC9560_REG_DEFINE_H__
#define __TC9560_REG_DEFINE_H__

#define HSIC_BASE (0x40010000)
#define HSIC_SIZE (0x1000)

#define REG_WR(reg_addr,data)					*((uint32_t	 *)reg_addr) = data
#define REG_RD(reg_addr)						*((uint32_t	 *)reg_addr)

//BOOT UP
#define NCID									0x40000000 // TC9560 CHIP AND REVISION ID 
#define NMODESTS								0x40000004 // TC9560 CURRENT OPERATION MODE 
#define NFUNCEN0								0x40000008 // TC9560 PIN MUX CONTROL 
#define NQSPIDIV								0x4000000C // TC9560 QSPI DIV
#define NEMACCTL								0x40000010 // TC9560 
#define NSLEEPCTR								0x40000014 // TC9560 


//GLOBAL CONFIGURATION
#define NCTLSTS									0x40001000 // TC9560 CONTROL AND STATUS 
#define NCLKCTRL								0x40001004 // TC9560 CLOCK CONTROL 
#define NRSTCTRL								0x40001008 // TC9560 RESET CONTROL
#define NFUNCEN1								0x4000100C // TC9560 PIN MUX CONTROL 
#define NLCLMSK									0x40001010 // TC9560 LOGICAL WINDOW MASK 
#define NLCLLBASE								0x40001014 // TC9560 LOGICAL WINDOW LOWER BASE
#define NLCLUBASE								0x40001018 // TC9560 LOGICAL WINDOW UPPER BASE
#define NSPLLPARAM								0x40001020 // TC9560 SYSTEM PLL PARAMETERS
#define NSPLLUPDT								0x40001024 // TC9560 SYSTEM PLL UPDATE
#define NHPLLPARAM								0x40001030 // TC9560 HSIC PLL PARAMETERS
#define NHPLLUPDT								0x40001034 // TC9560 HSIC PLL UPDATE
#define NMEMOFST								0x40001100 // TC9560 SIDEBAND SRAM LOAD POINTER
#define NMEMVAL									0x40001104 // TC9560 SIDEBAND SRAM DATA
#define GPIOI0									0x40001200 // TC9560 GPIO REGISTER 0 INPUT
#define GPIOI1									0x40001204 // TC9560 GPIO REGISTER 1 INPUT
#define GPIOE0									0x40001208 // TC9560 GPIO REGISTER 0 INPUT ENABLE
#define GPIOE1									0x4000120C // TC9560 GPIO REGISTER 1 INPUT ENABLE
#define GPIOO0									0x40001210 // TC9560 GPIO REGISTER 0 OUTPUT
#define GPIOO1									0x40001214 // TC9560 GPIO REGISTER 1 OUTPUT
#define NSLEEPCTR								0x40000014


#define BD_NMEMCLR								0x40001108 // TC9560 SRAM BACK DOOR WRITE DATA
#define BD_WDATA								0x40001104 // TC9560 SRAM BACK DOOR WRITE DATA
#define BD_DMEM_PTR								0x40001100 // TC9560 SRAM BACK DOOR DATA MEM POINTER

//BUS MANAGEMENT ETHERNET AVB WRAPPER
#define EVBSRCADDRL								0x40003010 // TDM HEADER ETHERNET MAC SOURCE LOW ADDRESS REGISTER
#define EVBSRCADDRH								0x40003014 // TDM HEADER ETHERNET MAC SOURCE HIGH ADDRESS REGISTER
#define EVBTIMEOFF0								0x40003020 // ETHERNET AVB STREAM0 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF1								0x40003024 // ETHERNET AVB STREAM1 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF2								0x40003028 // ETHERNET AVB STREAM2 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF3								0x4000302C // ETHERNET AVB STREAM3 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF4								0x40003030 // ETHERNET AVB STREAM4 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF5								0x40003034 // ETHERNET AVB STREAM5 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF6								0x40003038 // ETHERNET AVB STREAM6 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF7								0x4000303C // ETHERNET AVB STREAM7 TIME STAMP OFFSET REGISTER
#define EVBTIMEOFF8								0x40003040 // ETHERNET AVB DEFAULT STREAMTIME STAMP OFFSET REGISTER
#define EVBSIDTOTO0L							0x40003044 //  STREAM ID FOR TIMESTAMP OFFSET0 LOW REGISTER
#define EVBSIDTOTO0H							0x40003048 //  STREAM ID FOR TIMESTAMP OFFSET0 HIGH REGISTER
#define EVBSIDTOTO1L							0x4000304C //  STREAM ID FOR TIMESTAMP OFFSET1 LOW REGISTER
#define EVBSIDTOTO1H							0x40003050 //  STREAM ID FOR TIMESTAMP OFFSET1 HIGH REGISTER
#define EVBSIDTOTO2L							0x40003054 //  STREAM ID FOR TIMESTAMP OFFSET2 LOW REGISTER
#define EVBSIDTOTO2H							0x40003058 //  STREAM ID FOR TIMESTAMP OFFSET2 HIGH REGISTER
#define EVBSIDTOTO3L							0x4000305C //  STREAM ID FOR TIMESTAMP OFFSET3 LOW REGISTER
#define EVBSIDTOTO3H							0x40003060 //  STREAM ID FOR TIMESTAMP OFFSET3 HIGH REGISTER
#define EVBSIDTOTO4L							0x40003064 //  STREAM ID FOR TIMESTAMP OFFSET4 LOW REGISTER
#define EVBSIDTOTO4H							0x40003068 //  STREAM ID FOR TIMESTAMP OFFSET4 HIGH REGISTER
#define EVBSIDTOTO5L							0x4000306C //  STREAM ID FOR TIMESTAMP OFFSET5 LOW REGISTER
#define EVBSIDTOTO5H							0x40003070 //  STREAM ID FOR TIMESTAMP OFFSET5 HIGH REGISTER
#define EVBSIDTOTO6L							0x40003074 //  STREAM ID FOR TIMESTAMP OFFSET6 LOW REGISTER
#define EVBSIDTOTO6H							0x40003078 //  STREAM ID FOR TIMESTAMP OFFSET6 HIGH REGISTER
#define EVBSIDTOTO7L							0x4000307C //  STREAM ID FOR TIMESTAMP OFFSET7 LOW REGISTER
#define EVBSIDTOTO7H							0x40003080 //  STREAM ID FOR TIMESTAMP OFFSET7 HIGH REGISTER
#define EVBSIDTOTDM0L							0x40003084 //  STREAM ID FOR TDM0 OUTPUT LOW REGISTER
#define EVBSIDTOTDM0H							0x40003088 //  STREAM ID FOR TDM0 OUTPUT HIGH REGISTER
#define EVBTSCONTROL							0x4000308C //  STREAM ID FOR TDM0 OUTPUT HIGH REGISTER
#define EVBTXMEMBASE0							0x40003090
#define EVBTXMEMBASE1							0x40003094
#define EVBTXMEMSIZE0							0x40003098
#define EVBTXMEMSIZE1							0x4000309C

#define VENDSPECFDESTADDRL						0x400030D0 //  VENDOR SPECIFIC PACKET HEADER LOW DEST. ADDR. REGISTER
#define VENDSPECFDESTADDRH						0x400030D4 //  VENDOR SPECIFIC PACKET HIGH DEST. ADDR. REGISTER
#define VENDSPECFSRCADDRL						0x400030D8 // VENDOR SPECIFIC PACKET LOW SOURCE ADDRESS REGISTER
#define VENDSPECFSRCADDRH						0x400030DC // VENDOR SPECIFIC HIGH SOURCE ADDRESS REGISTER
#define VENDSPECFPKTHDRL						0x400030E0 // VENDOR SPECIFIC PACKET HEADER LOW REGISTER
#define VENDSPECFPKTHDRH						0x400030E4 // VENDOR SPECIFIC PACKET HEADER HIGH REGISTER
#define PTPCLINIT								0x400030E8
#define PTPCLUPDT								0x400030EC
#define PTPLCLSNAP0								0x400030F0
#define PTPLCLSNAP1								0x400030F4
#define PTPLCLSNAP2								0x400030F8
#define DMA_BUSCFG								0x40003100 //  DMA BUS CONFIGURATION

#define DMA_TXCHSTS00							0x40003200 //  DMA TX CHANNEL STATUS
#define DMA_TXCHINTMASK00						0x40003204 //  DMA TX CHANNEL INTERRUPT MASK
#define DMA_TXCHCTL00							0x40003208 //  DMA TX CHANNEL CONTROL
#define DMA_TXCH_DESC_LISTHADDR00				0x4000320C //  DMA TX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_TXCH_DESC_LISTLADDR00				0x40003210 //  DMA TX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_TXCH_DESC_TAILPTR00					0x40003214 //  DMA TX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_TXCH_DESC_RING_LENGTH00 			0x40003218 //  DMA TX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_TXCH_CUR_DESC00						0x4000321c // DMA TX CHANNEL CURRENT DESCRIPTOR
#define DMA_TXCH_CUR_BUFHA00					0x40003220 //  DMA TX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_TXCH_CUR_BUFLA00					0x40003224 //  DMA TX CHANNEL CURRENT BUFFER LOW ADDRESS

#define DMA_TXCHSTS01							0x40003240 // DMA TX CHANNEL STATUS
#define DMA_TXCHINTMASK01						0x40003244 // DMA TX CHANNEL INTERRUPT MASK
#define DMA_TXCHCTL01							0x40003248 // DMA TX CHANNEL CONTROL
#define DMA_TXCH_DESC_LISTHADDR01				0x4000324C // DMA TX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_TXCH_DESC_LISTLADDR01				0x40003250 // DMA TX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_TXCH_DESC_TAILPTR01					0x40003254 // DMA TX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_TXCH_DESC_RING_LENGTH01 			0x40003258 // DMA TX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_TXCH_CUR_DESC01						0x4000325c // DMA TX CHANNEL CURRENT DESCRIPTOR
#define DMA_TXCH_CUR_BUFHA01					0x40003260 // DMA TX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_TXCH_CUR_BUFLA01					0x40003264 // DMA TX CHANNEL CURRENT BUFFER LOW ADDRESS

#define DMA_TXCHSTS02							0x40003280 // DMA TX CHANNEL STATUS
#define DMA_TXCHINTMASK02						0x40003284 // DMA TX CHANNEL INTERRUPT MASK
#define DMA_TXCHCTL02							0x40003288 // DMA TX CHANNEL CONTROL
#define DMA_TXCH_DESC_LISTHADDR02				0x4000328C // DMA TX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_TXCH_DESC_LISTLADDR02				0x40003290 // DMA TX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_TXCH_DESC_TAILPTR02					0x40003294 // DMA TX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_TXCH_DESC_RING_LENGTH02 			0x40003298 // DMA TX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_TXCH_CUR_DESC02						0x4000329c // DMA TX CHANNEL CURRENT DESCRIPTOR
#define DMA_TXCH_CUR_BUFHA02					0x400032a0 // DMA TX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_TXCH_CUR_BUFLA02					0x400032a4 // DMA TX CHANNEL CURRENT BUFFER LOW ADDRESS

#define DMA_TXCHSTS03							0x400032c0 //  DMA TX CHANNEL STATUS
#define DMA_TXCHINTMASK03						0x400032c4 //  DMA TX CHANNEL INTERRUPT MASK
#define DMA_TXCHCTL03							0x400032c8 //  DMA TX CHANNEL CONTROL
#define DMA_TXCH_DESC_LISTHADDR03				0x400032cC //  DMA TX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_TXCH_DESC_LISTLADDR03				0x400032d0 //  DMA TX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_TXCH_DESC_TAILPTR03					0x400032d4 //  DMA TX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_TXCH_DESC_RING_LENGTH03 			0x400032d8 //  DMA TX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_TXCH_CUR_DESC03						0x400032dc //  DMA TX CHANNEL CURRENT DESCRIPTOR
#define DMA_TXCH_CUR_BUFHA03					0x400032e0 //  DMA TX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_TXCH_CUR_BUFLA03					0x400032e4 //  DMA TX CHANNEL CURRENT BUFFER LOW ADDRESS

#define DMA_TXCHSTS04							0x40003300 // DMA TX CHANNEL STATUS
#define DMA_TXCHINTMASK04						0x40003304 // DMA TX CHANNEL INTERRUPT MASK
#define DMA_TXCHCTL04							0x40003308 // DMA TX CHANNEL CONTROL
#define DMA_TXCH_DESC_LISTHADDR04				0x4000330C // DMA TX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_TXCH_DESC_LISTLADDR04				0x40003310 // DMA TX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_TXCH_DESC_TAILPTR04					0x40003314 // DMA TX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_TXCH_DESC_RING_LENGTH04				0x40003318 // DMA TX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_TXCH_CUR_DESC04						0x4000331c // DMA TX CHANNEL CURRENT DESCRIPTOR
#define DMA_TXCH_CUR_BUFHA04					0x40003320 // DMA TX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_TXCH_CUR_BUFLA04					0x40003324 // DMA TX CHANNEL CURRENT BUFFER LOW ADDRESS


#define DMA_RXCHSTS00							0x40003800 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK00						0x40003804 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL00							0x40003808 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR00				0x4000380C // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR00				0x40003810 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR00					0x40003814 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH00				0x40003818 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC00						0x4000381c // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA00					0x40003820 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA00					0x40003824 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER00						0x40003828 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER00					0x4000382C // MISS COUNTER

#define DMA_RXCHSTS01							0x40003840 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK01						0x40003844 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL01							0x40003848 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR01				0x4000384C // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR01				0x40003850 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR01					0x40003854 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH01				0x40003858 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC01						0x4000385c // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA01					0x40003860 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA01					0x40003864 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER01						0x40003868 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER01					0x4000386C // MISS COUNTER

#define DMA_RXCHSTS02							0x40003880 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK02						0x40003884 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL02							0x40003888 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR02				0x4000388C // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR02				0x40003890 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR02					0x40003894 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH02				0x40003898 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC02						0x4000389c // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA02					0x400038a0 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA02					0x400038a4 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER02						0x400038a8 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER02					0x400038aC // MISS COUNTER

#define DMA_RXCHSTS03							0x400038c0 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK03						0x400038c4 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL03							0x400038c8 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR03				0x400038cC // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR03				0x400038d0 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR03					0x400038d4 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH03				0x400038d8 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC03						0x400038dc // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA03					0x400038e0 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA03					0x400038e4 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER03						0x400038e8 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER03					0x400038eC // MISS COUNTER

#define DMA_RXCHSTS04							0x40003900 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK04						0x40003904 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL04							0x40003908 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR04				0x4000390C // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR04				0x40003910 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR04					0x40003914 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH04				0x40003918 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC04						0x4000391c // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA04					0x40003920 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA04					0x40003924 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER04						0x40003928 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER04					0x4000392C // MISS COUNTER

#define DMA_RXCHSTS05							0x40003940 // DMA RX CHANNEL STATUS
#define DMA_RXCHINTMASK05						0x40003944 // DMA RX CHANNEL INTERRUPT MASK
#define DMA_RXCHCTL05							0x40003948 // DMA RX CHANNEL CONTROL
#define DMA_RXCH_DESC_LISTHADDR05				0x4000394C // DMA RX CHANNEL DESCRIPTOR LIST HIGH ADDRESS
#define DMA_RXCH_DESC_LISTLADDR05				0x40003950 // DMA RX CHANNEL DESCRIPTOR LIST LOW ADDRESS
#define DMA_RXCH_DESC_TAILPTR05					0x40003954 // DMA RX CHANNEL DESCRIPTOR TAIL POINTER
#define DMA_RXCH_DESC_RING_LENGTH05				0x40003958 // DMA RX CHANNEL DESCRIPTOR RING LENGTH
#define DMA_RXCH_CUR_DESC05						0x4000395c // DMA RX CHANNEL CURRENT DESCRIPTOR
#define DMA_RXCH_CUR_BUFHA05					0x40003960 // DMA RX CHANNEL CURRENT BUFFER HIGH ADDRESS
#define DMA_RXCH_CUR_BUFLA05					0x40003964 // DMA RX CHANNEL CURRENT BUFFER LOW ADDRESS
#define DMA_RXCH_WDTIMER05						0x40003968 // WATCHDOG TIMER
#define DMA_RXCH_MISS_COUNTER05					0x4000396C // MISS COUNTER

//DMA
#define DMA_MODE								0x4000B000
#define DMA_SYSBUS_MODE							0x4000B004
#define DMA_INTERRUPT_STATUS					0x4000B008
#define DMA_DEBUG_STATUS0						0x4000B00C
#define DMA_DEBUG_STATUS1						0x4000B010
#define DMA_DEBUG_STATUS2						0x4000B014
#define AXI4_TX_AR_ACE_CONTROL					0x4000B020
#define AXI4_RX_AW_ACE_CONTROL					0x4000B024
#define AXI4_TXRX_AWAR_ACE_CONTROL				0x4000B028
#define DMA_CH0_CONTROL							0x4000B100
#define DMA_CH0_TX_CONTROL						0x4000B104
#define DMA_CH0_RX_CONTROL						0x4000B108
#define DMA_CH0_TXDESC_LIST_HADDRESS			0x4000B110
#define DMA_CH0_TXDESC_LIST_ADDRESS				0x4000B114
#define DMA_CH0_RXDESC_LIST_HADDRESS			0x4000B118
#define DMA_CH0_RXDESC_LIST_ADDRESS				0x4000B11C
#define DMA_CH0_TXDESC_TAIL_POINTER				0x4000B120
#define DMA_CH0_RXDESC_TAIL_POINTER				0x4000B128
#define DMA_CH0_TXDESC_RING_LENGTH				0x4000B12C
#define DMA_CH0_RXDESC_RING_LENGTH				0x4000B130
#define DMA_CH0_INTERRUPT_ENABLE				0x4000B134
#define DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B138
#define DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS	0x4000B13C
#define DMA_CH0_CURRENT_APP_TXDESC				0x4000B144
#define DMA_CH0_CURRENT_APP_RXDESC				0x4000B14C
#define DMA_CH0_CURRENT_APP_TXBUFFER_H			0x4000B150
#define DMA_CH0_CURRENT_APP_TXBUFFER			0x4000B154
#define DMA_CH0_CURRENT_APP_RXBUFFER_H			0x4000B158
#define DMA_CH0_CURRENT_APP_RXBUFFER			0x4000B15C
#define DMA_CH0_STATUS							0x4000B160
#define DMA_CH0_MISS_FRAME_CNT					0x4000B16C
#define DMA_CH1_CONTROL							0x4000B180
#define DMA_CH1_TX_CONTROL						0x4000B184
#define DMA_CH1_RX_CONTROL						0x4000B188
#define DMA_CH1_TXDESC_LIST_HADDRESS			0x4000B190
#define DMA_CH1_TXDESC_LIST_ADDRESS				0x4000B194
#define DMA_CH1_RXDESC_LIST_HADDRESS			0x4000B198
#define DMA_CH1_RXDESC_LIST_ADDRESS				0x4000B19C
#define DMA_CH1_TXDESC_TAIL_POINTER				0x4000B1A0
#define DMA_CH1_RXDESC_TAIL_POINTER				0x4000B1A8
#define DMA_CH1_TXDESC_RING_LENGTH				0x4000B1AC
#define DMA_CH1_RXDESC_RING_LENGTH				0x4000B1B0
#define DMA_CH1_INTERRUPT_ENABLE				0x4000B1B4
#define DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B1B8
#define DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS	0x4000B1BC
#define DMA_CH1_CURRENT_APP_TXDESC				0x4000B1C4
#define DMA_CH1_CURRENT_APP_RXDESC				0x4000B1CC
#define DMA_CH1_CURRENT_APP_TXBUFFER_H			0x4000B1D0
#define DMA_CH1_CURRENT_APP_TXBUFFER			0x4000B1D4
#define DMA_CH1_CURRENT_APP_RXBUFFER_H			0x4000B1D8
#define DMA_CH1_CURRENT_APP_RXBUFFER			0x4000B1DC
#define DMA_CH1_STATUS							0x4000B1E0
#define DMA_CH1_MISS_FRAME_CNT					0x4000B1EC
#define DMA_CH2_CONTROL							0x4000B200
#define DMA_CH2_TX_CONTROL						0x4000B204
#define DMA_CH2_RX_CONTROL						0x4000B208
#define DMA_CH2_TXDESC_LIST_HADDRESS			0x4000B210
#define DMA_CH2_TXDESC_LIST_ADDRESS				0x4000B214
#define DMA_CH2_RXDESC_LIST_HADDRESS			0x4000B218
#define DMA_CH2_RXDESC_LIST_ADDRESS				0x4000B21C
#define DMA_CH2_TXDESC_TAIL_POINTER				0x4000B220
#define DMA_CH2_RXDESC_TAIL_POINTER				0x4000B228
#define DMA_CH2_TXDESC_RING_LENGTH				0x4000B22C
#define DMA_CH2_RXDESC_RING_LENGTH				0x4000B230
#define DMA_CH2_INTERRUPT_ENABLE				0x4000B234
#define DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B238
#define DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS	0x4000B23C
#define DMA_CH2_CURRENT_APP_TXDESC				0x4000B244
#define DMA_CH2_CURRENT_APP_RXDESC				0x4000B24C
#define DMA_CH2_CURRENT_APP_TXBUFFER_H			0x4000B250
#define DMA_CH2_CURRENT_APP_TXBUFFER			0x4000B254
#define DMA_CH2_CURRENT_APP_RXBUFFER_H			0x4000B258
#define DMA_CH2_CURRENT_APP_RXBUFFER			0x4000B25C
#define DMA_CH2_STATUS							0x4000B260
#define DMA_CH2_MISS_FRAME_CNT					0x4000B26C
#define DMA_CH3_CONTROL							0x4000B280
#define DMA_CH3_TX_CONTROL						0x4000B284
#define DMA_CH3_RX_CONTROL						0x4000B288
#define DMA_CH3_TXDESC_LIST_HADDRESS			0x4000B290
#define DMA_CH3_TXDESC_LIST_ADDRESS				0x4000B294
#define DMA_CH3_RXDESC_LIST_HADDRESS			0x4000B298
#define DMA_CH3_RXDESC_LIST_ADDRESS				0x4000B29C
#define DMA_CH3_TXDESC_TAIL_POINTER				0x4000B2A0
#define DMA_CH3_RXDESC_TAIL_POINTER				0x4000B2A8
#define DMA_CH3_TXDESC_RING_LENGTH				0x4000B2AC
#define DMA_CH3_RXDESC_RING_LENGTH				0x4000B2B0
#define DMA_CH3_INTERRUPT_ENABLE				0x4000B2B4
#define DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B2B8
#define DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS	0x4000B2BC
#define DMA_CH3_CURRENT_APP_TXDESC				0x4000B2C4
#define DMA_CH3_CURRENT_APP_RXDESC				0x4000B2CC
#define DMA_CH3_CURRENT_APP_TXBUFFER_H			0x4000B2D0
#define DMA_CH3_CURRENT_APP_TXBUFFER			0x4000B2D4
#define DMA_CH3_CURRENT_APP_RXBUFFER_H			0x4000B2D8
#define DMA_CH3_CURRENT_APP_RXBUFFER			0x4000B2DC
#define DMA_CH3_STATUS							0x4000B2E0
#define DMA_CH3_MISS_FRAME_CNT					0x4000B2EC
#define DMA_CH4_CONTROL							0x4000B300
#define DMA_CH4_TX_CONTROL						0x4000B304
#define DMA_CH4_RX_CONTROL						0x4000B308
#define DMA_CH4_TXDESC_LIST_HADDRESS			0x4000B310
#define DMA_CH4_TXDESC_LIST_ADDRESS				0x4000B314
#define DMA_CH4_RXDESC_LIST_HADDRESS			0x4000B318
#define DMA_CH4_RXDESC_LIST_ADDRESS				0x4000B31C
#define DMA_CH4_TXDESC_TAIL_POINTER				0x4000B320
#define DMA_CH4_RXDESC_TAIL_POINTER				0x4000B328
#define DMA_CH4_TXDESC_RING_LENGTH				0x4000B32C
#define DMA_CH4_RXDESC_RING_LENGTH				0x4000B330
#define DMA_CH4_INTERRUPT_ENABLE				0x4000B334
#define DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B338
#define DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS	0x4000B33C
#define DMA_CH4_CURRENT_APP_TXDESC				0x4000B344
#define DMA_CH4_CURRENT_APP_RXDESC				0x4000B34C
#define DMA_CH4_CURRENT_APP_TXBUFFER_H			0x4000B350
#define DMA_CH4_CURRENT_APP_TXBUFFER			0x4000B354
#define DMA_CH4_CURRENT_APP_RXBUFFER_H			0x4000B358
#define DMA_CH4_CURRENT_APP_RXBUFFER			0x4000B35C
#define DMA_CH4_STATUS							0x4000B360
#define DMA_CH4_MISS_FRAME_CNT					0x4000B36C
#define DMA_CH5_CONTROL							0x4000B380
#define DMA_CH5_TX_CONTROL						0x4000B384
#define DMA_CH5_RX_CONTROL						0x4000B388
#define DMA_CH5_TXDESC_LIST_HADDRESS			0x4000B390
#define DMA_CH5_TXDESC_LIST_ADDRESS				0x4000B394
#define DMA_CH5_RXDESC_LIST_HADDRESS			0x4000B398
#define DMA_CH5_RXDESC_LIST_ADDRESS				0x4000B39C
#define DMA_CH5_TXDESC_TAIL_POINTER				0x4000B3A0
#define DMA_CH5_RXDESC_TAIL_POINTER				0x4000B3A8
#define DMA_CH5_TXDESC_RING_LENGTH				0x4000B3AC
#define DMA_CH5_RXDESC_RING_LENGTH				0x4000B3B0
#define DMA_CH5_INTERRUPT_ENABLE				0x4000B3B4
#define DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B3B8
#define DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS	0x4000B3BC
#define DMA_CH5_CURRENT_APP_TXDESC				0x4000B3C4
#define DMA_CH5_CURRENT_APP_RXDESC				0x4000B3CC
#define DMA_CH5_CURRENT_APP_TXBUFFER_H			0x4000B3D0
#define DMA_CH5_CURRENT_APP_TXBUFFER			0x4000B3D4
#define DMA_CH5_CURRENT_APP_RXBUFFER_H			0x4000B3D8
#define DMA_CH5_CURRENT_APP_RXBUFFER			0x4000B3DC
#define DMA_CH5_STATUS							0x4000B3E0
#define DMA_CH5_MISS_FRAME_CNT					0x4000B3EC
#define DMA_CH6_CONTROL							0x4000B400
#define DMA_CH6_TX_CONTROL						0x4000B404
#define DMA_CH6_RX_CONTROL						0x4000B408
#define DMA_CH6_TXDESC_LIST_HADDRESS			0x4000B410
#define DMA_CH6_TXDESC_LIST_ADDRESS				0x4000B414
#define DMA_CH6_RXDESC_LIST_HADDRESS			0x4000B418
#define DMA_CH6_RXDESC_LIST_ADDRESS				0x4000B41C
#define DMA_CH6_TXDESC_TAIL_POINTER				0x4000B420
#define DMA_CH6_RXDESC_TAIL_POINTER				0x4000B428
#define DMA_CH6_TXDESC_RING_LENGTH				0x4000B42C
#define DMA_CH6_RXDESC_RING_LENGTH				0x4000B430
#define DMA_CH6_INTERRUPT_ENABLE				0x4000B434
#define DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B438
#define DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS	0x4000B43C
#define DMA_CH6_CURRENT_APP_TXDESC				0x4000B444
#define DMA_CH6_CURRENT_APP_RXDESC				0x4000B44C
#define DMA_CH6_CURRENT_APP_TXBUFFER_H			0x4000B450
#define DMA_CH6_CURRENT_APP_TXBUFFER			0x4000B454
#define DMA_CH6_CURRENT_APP_RXBUFFER_H			0x4000B458
#define DMA_CH6_CURRENT_APP_RXBUFFER			0x4000B45C
#define DMA_CH6_STATUS							0x4000B460
#define DMA_CH6_MISS_FRAME_CNT					0x4000B46C
#define DMA_CH7_CONTROL							0x4000B480
#define DMA_CH7_TX_CONTROL						0x4000B484
#define DMA_CH7_RX_CONTROL						0x4000B488
#define DMA_CH7_TXDESC_LIST_HADDRESS			0x4000B490
#define DMA_CH7_TXDESC_LIST_ADDRESS				0x4000B494
#define DMA_CH7_RXDESC_LIST_HADDRESS			0x4000B498
#define DMA_CH7_RXDESC_LIST_ADDRESS				0x4000B49C
#define DMA_CH7_TXDESC_TAIL_POINTER				0x4000B4A0
#define DMA_CH7_RXDESC_TAIL_POINTER				0x4000B4A8
#define DMA_CH7_TXDESC_RING_LENGTH				0x4000B4AC
#define DMA_CH7_RXDESC_RING_LENGTH				0x4000B4B0
#define DMA_CH7_INTERRUPT_ENABLE				0x4000B4B4
#define DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER		0x4000B4B8
#define DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS	0x4000B4BC
#define DMA_CH7_CURRENT_APP_TXDESC				0x4000B4C4
#define DMA_CH7_CURRENT_APP_RXDESC				0x4000B4CC
#define DMA_CH7_CURRENT_APP_TXBUFFER_H			0x4000B4D0
#define DMA_CH7_CURRENT_APP_TXBUFFER			0x4000B4D4
#define DMA_CH7_CURRENT_APP_RXBUFFER_H			0x4000B4D8
#define DMA_CH7_CURRENT_APP_RXBUFFER			0x4000B4DC
#define DMA_CH7_STATUS							0x4000B4E0
#define DMA_CH7_MISS_FRAME_CNT					0x4000B4EC

//TDM REGISTERS
#define T0CTRL									0x40004400 // TDM CONTROL REGISTER
#define T0EVB_CTRL0								0x40004410 // TDM STREAM 0 CONTROL
#define T0EVB_CONF0								0x40004414 // TDM EVB CONFIGURATION 0
#define T0EVB_LSID0								0x40004418 // TDM EVB LOWER STREAM ID 0
#define T0EVB_HSID0								0x4000441C // TDM EVB HIGH STREAM ID 0
#define T0EVB_LDA0								0x40004420 // TDM EVB LOW DEST. ADDR.0
#define T0EVB_HDA0								0x40004424 // TDM EVB HIGH DEST. ADDR.0
#define T0EVB_CTRL1								0x40004430 // TDM STREAM 1 CONTROL
#define T0EVB_CONF1								0x40004434 // TDM EVB CONFIGURATION 1
#define T0EVB_LSID1								0x40004438 // TDM EVB LOWER STREAM ID 1
#define T0EVB_USID1								0x4000443C // TDM EVB UPPER STREAM ID 1
#define T0EVB_LDA1								0x40004440 // TDM EVB LOW DEST. ADDR.1
#define T0EVB_HDA1								0x40004444 // TDM EVB HIGH DEST. ADDR.1
#define T0EVB_CTRL2								0x40004450 // TDM STREAM 2 CONTROL
#define T0EVB_CONF2								0x40004454 // TDM EVB CONFIGURATION 2
#define T0EVB_LSID2								0x40004458 // TDM EVB LOWER STREAM ID 2
#define T0EVB_USID2								0x4000445C // TDM EVB UPPER STREAM ID 2
#define T0EVB_LDA2								0x40004460 // TDM EVB LOW DEST. ADDR.2
#define T0EVB_HDA2								0x40004464 // TDM EVB HIGH DEST. ADDR.2
#define T0EVB_CTRL3								0x40004470 // TDM STREAM 3 CONTROL
#define T0EVB_CONF3								0x40004474 // TDM EVB CONFIGURATION 3
#define T0EVB_LSID3								0x40004478 // TDM EVB LOWER STREAM ID 3
#define T0EVB_USID3								0x4000447C // TDM EVB UPPER STREAM ID 3
#define T0EVB_LDA3								0x40004480 // TDM EVB LOWER DEST. ADDR.3
#define T0EVB_HDA3								0x40004484 // TDM EVB HIGH DEST. ADDR.3
#define T0EVB_OUTCTRL0							0x40004490 // TDM OUTPUT CONTROL
#define T0EVB_TSDELT							0x40004494 // TDM OUTPUT TIMESTAMP DELTA
#define T0EVB_TSOUT								0x40004498 // TDM OUTPUT TIMESTAMP
#define T0EVB_DDACTL							0x4000449C // TDM DDA CONTROL
#define T0EVB_DDANRATIO							0x400044A0 // TDM N RATIO DEBUG
#define T0EVB_TSIN								0x400044A4 // TDM INPUT TIMESTAMP
#define T0EVB_INT								0x400044A8 // TDM INTERRUPT STATUS
#define T0EVB_INTM								0x400044AC // TDM INTERRUPT MASK
#define T0EVB_INTFLG							0x400044B0 // TDM INTERRUPT FLAG
#define T0EVB_HDRSNAP							0x400044B4 // TDM OUTPUT HEADER FIELD SNAPSHOT REGISTER
#define T0EVB_AUDIORAMP							0x400044B8 // TDM OUTPUT AUDIO SAMPLE DECAY VALUE
#define T0EVB_DDACTRL2							0x400044E0 // TDM DDA CTRL 2
#define T0EVB_DDAPPLCTRL1						0x400044E4 // TDM DDA CTRL 2
#define T0EVB_DDAPPLCTRL2						0x400044E8 // TDM DDA CTRL 2
#define T0EVB_DDAPPLUPDATE						0x400044EC // TDM DDA CTRL 2


//QSPI
#define SPIC_FLSHMEMMAP0						0x40005000 // CONTROL ADDRESS MAPPING OF PHYSICAL ADDRESS OF THE SPI FLASH#0 AND CPU PHYSICAL ADDRESS
#define SPIC_FLSHMEMMAP1						0x40005004 // CONTROL ADDRESS MAPPING OF PHYSICAL ADDRESS OF THE SPI FLASH#1 AND CPU PHYSICAL ADDRESS
#define SPIC_DIRACCCTRL0						0x40005008 // CONTROL SPI CLOCK FREQUENCY, DEASSERTION PERIOD OF SPI_CS_N, TIMING OF SPI SIGNALS IN THE DIRECTACCESS.
#define SPIC_DIRACCCTRL1						0x4000500C // CONTROL SPI CLOCK FREQUENCY, DEASSERTION PERIOD OF SPI_CS_N, TIMING OF SPI SIGNALS IN THE DIRECTACCESS.
#define SPIC_DIRRDCTRL0							0x40005010 // SET READ COMMAND ON THE SPI FLASH#0
#define SPIC_DIRRDCTRL1							0x40005014 // SET READ COMMAND ON THE SPI FLASH#1
#define SPIC_DIRWRCTRL0							0x40005018 // SET WRITE COMMAND ON THE SPI FLASH#0
#define SPIC_DIRWRCTRL1							0x4000501C // SET WRITE COMMAND ON THE SPI FLASH#1
#define SPIC_PRGACCCTRL0						0x40005400 // SPI CLOCK RELATED SETTING
#define SPIC_PRGACCCTRL1						0x40005404 // SPI DATA RELATED SETTING, START SEQUENCE
#define SPIC_PRGACCINTEN						0x40005408 // CONTROL INTERRUPT
#define SPIC_PRGACCSTAT							0x4000540C // STATUS OF SPI DATA TRANSFER
// SPIC_PRIBUFDAT* 0x40005500 0x4000_5507  DATA UFFER TO B TRANSFERRED ON THE SPI INTERFACE
// SPIC_SECBUFDAT* 0x40005600 0x4000_56FF  DATA UFFER TO B TRANSFERRED ON THE SPI INTERFACE

//UART
#define UARTDR									0x40007000 // DATA REGISTER
#define UARTRSR									0x40007004 // RECEIVE STATUS REGISTER/ERROR CLEAR REGISTER 
#define UARTFR									0x40007018 // FLAG REGISTER
#define UARTILPR								0x40007020 // IRDA LOW-POWER COUNTER REGISTER
#define UARTIBRD								0x40007024 // INTEGER BAUD RATE REGISTER
#define UARTFBRD								0x40007028 // FRACTIONAL BAUD RATE REGISTER
#define UARTLCR_H								0x4000702C // LINE CONTROL REGISTER
#define UARTCR									0x40007030 // CONTROL REGISTER
#define UARTIFLS								0x40007034 // INTERRUPT FIFO LEVEL SELECT REGISTER
#define UARTIMSC								0x40007038 // INTERRUPT MASK SET/CLEAR REGISTER
#define UARTRIS									0x4000703C // RAW INTERRUPT STATUS REGISTER
#define UARTMIS									0x40007040 // MASKED INTERRUPT STATUS REGISTER
#define UARTICR									0x40007044 // INTERRUPT CLEAR REGISTER
#define UARTDMACR								0x40007048 // DMA CONTROL REGISTER
#define UARTPERIPHID0							0x40007FE0 // UARTPERIPHID0 REGISTER
#define UARTPERIPHID1							0x40007FE4 // UARTPERIPHID1 REGISTER
#define UARTPERIPHID2							0x40007FE8 // UARTPERIPHID2 REGISTER
#define UARTPERIPHID3							0x40007FEC // UARTPERIPHID3 REGISTER
#define UARTPCELLID0							0x40007FF0 // UARTPCELLID0 REGISTER
#define UARTPCELLID1							0x40007FF4 // UARTPCELLID1 REGISTER
#define UARTPCELLID2							0x40007FF8 // UARTPCELLID2 REGISTER
#define UARTPCELLID3							0x40007FFC // UARTPCELLID3 REGISTER

//INTC
#define INTSTATUS								0x40008000 // INTERRUPT STATUS
#define HSICSTATUS								0x40008004 // HSIC STATUS
#define GDMASTATUS								0x40008008 // GDMA STATUS
#define MACSTATUS								0x4000800C // EMAC STATUS
#define TDMSTATUS								0x40008010 // TDM STATUS
#define EXTINTFLAG								0x40008014 // TDM STATUS
#define I2CSPIINTFLAG							0x4000801C // TDM STATUS
#define INTMCUMASK0								0x40008020 // MASK REGISTER FOR MCU INTERRUPTS
#define INTMCUMASK1								0x40008024 // MASK REGISTER FOR MCU INTERRUPTS
#define INTMCUMASK2								0x40008028 // MASK REGISTER FOR MCU INTERRUPTS
#define INTEXTMASK0								0x40008030 // MASK REGISTER FOR EXT INTERRUPT
#define INTEXTMASK1								0x40008034 // MASK REGISTER FOR EXT INTERRUPT
#define INTEXTMASK2								0x40008038 // MASK REGISTER FOR EXT INTERRUPT
#define INTINTXMASK0							0x40008040 // MASK REGISTER FOR INTX INTERRUPT
#define INTINTXMASK1							0x40008044 // MASK REGISTER FOR INTX INTERRUPT
#define INTINTXMASK2							0x40008048 // MASK REGISTER FOR INTX INTERRUPT
#define EXTINTCFG								0x4000804C // EXTERNAL INTERRUPT CONFIGURATION
#define PMEINTCFG								0x40008050 // INTERRUPT CONFIGURATION
#define MCUFLG									0x40008054 // FLAG INTERRUPT
#define EXTFLG									0x40008058 // EXTERNAL HOST FLAG INTERRUPT
#define INTWDTCTL								0x40008060
#define INTWDTEXP								0x40008064
#define INTWDTMON								0x40008068
//ETHERNET MAC CONTROLLER
#define MAC_CONFIGURATION						0x4000A000
#define MAC_EXT_CONFIGURATION					0x4000A004
#define MAC_PACKET_FILTER						0x4000A008
#define MAC_WATCHDOG_TIMEOUT					0x4000A00C
#define MAC_HASH_TABLE_REG0						0x4000A010
#define MAC_HASH_TABLE_REG1						0x4000A014
#define MAC_HASH_TABLE_REG2						0x4000A018
#define MAC_HASH_TABLE_REG3						0x4000A01C
#define MAC_HASH_TABLE_REG4						0x4000A020
#define MAC_HASH_TABLE_REG5						0x4000A024
#define MAC_HASH_TABLE_REG6						0x4000A028
#define MAC_HASH_TABLE_REG7						0x4000A02C
#define MAC_VLAN_TAG							0x4000A050
#define MAC_VLAN_HASH_TABLE						0x4000A058
#define MAC_VLAN_INCL							0x4000A060
#define MAC_INNER_VLAN_INCL						0x4000A064
#define MAC_Q0_TX_FLOW_CTRL						0x4000A070
#define MAC_Q1_TX_FLOW_CTRL						0x4000A074
#define MAC_Q2_TX_FLOW_CTRL						0x4000A078
#define MAC_Q3_TX_FLOW_CTRL						0x4000A07C
#define MAC_Q4_TX_FLOW_CTRL						0x4000A080
#define MAC_Q5_TX_FLOW_CTRL						0x4000A084
#define MAC_Q6_TX_FLOW_CTRL						0x4000A088
#define MAC_Q7_TX_FLOW_CTRL						0x4000A08C
#define MAC_RX_FLOW_CTRL						0x4000A090
#define MAC_TXQ_PRTY_MAP0						0x4000A098
#define MAC_TXQ_PRTY_MAP1						0x4000A09C
#define MAC_RXQ_CTRL0							0x4000A0A0
#define MAC_RXQ_CTRL1							0x4000A0A4
#define MAC_RXQ_CTRL2							0x4000A0A8
#define MAC_RXQ_CTRL3							0x4000A0AC
#define MAC_INTERRUPT_STATUS					0x4000A0B0
#define MAC_INTERRUPT_ENABLE					0x4000A0B4
#define MAC_RX_TX_STATUS						0x4000A0B8
#define MAC_PMT_CONTROL_STATUS					0x4000A0C0
#define MAC_RWK_PACKET_FILTER					0x4000A0C4
#define MAC_LPI_CONTROL_STATUS					0x4000A0D0
#define MAC_LPI_TIMERS_CONTROL					0x4000A0D4
#define MAC_LPI_ENTRY_TIMER						0x4000A0D8
#define MAC_1US_TIC_COUNTER						0x4000A0DC
#define MAC_AN_CONTROL							0x4000A0E0
#define MAC_AN_STATUS							0x4000A0E4
#define MAC_AN_ADVERTISEMENT					0x4000A0E8
#define MAC_AN_LINK_PARTNER_ABILITY				0x4000A0EC
#define MAC_AN_EXPANSION						0x4000A0F0
#define MAC_TBI_EXTENDED_STATUS					0x4000A0F4
#define MAC_PHYIF_CONTROL_STATUS				0x4000A0F8
#define MAC_VERSION								0x4000A110
#define MAC_DEBUG								0x4000A114
#define MAC_HW_FEATURE0							0x4000A11C
#define MAC_HW_FEATURE1							0x4000A120
#define MAC_HW_FEATURE2							0x4000A124
#define MAC_MDIO_ADDRESS						0x4000A200
#define MAC_MDIO_DATA							0x4000A204
#define MAC_GPIO_CONTROL						0x4000A208
#define MAC_GPIO_STATUS							0x4000A20C
#define MAC_ARP_ADDRESS							0x4000A210
#define MAC_ADDRESS0_HIGH						0x4000A300
#define MAC_ADDRESS0_LOW						0x4000A304
#define MAC_ADDRESS1_HIGH						0x4000A308
#define MAC_ADDRESS1_LOW						0x4000A30C
#define MAC_ADDRESS2_HIGH						0x4000A310
#define MAC_ADDRESS2_LOW						0x4000A314
#define MAC_ADDRESS3_HIGH						0x4000A318
#define MAC_ADDRESS3_LOW						0x4000A31C
#define MAC_ADDRESS4_HIGH						0x4000A320
#define MAC_ADDRESS4_LOW						0x4000A324
#define MAC_ADDRESS5_HIGH						0x4000A328
#define MAC_ADDRESS5_LOW						0x4000A32C
#define MAC_ADDRESS6_HIGH						0x4000A330
#define MAC_ADDRESS6_LOW						0x4000A334
#define MAC_ADDRESS7_HIGH						0x4000A338
#define MAC_ADDRESS7_LOW						0x4000A33C
#define MAC_ADDRESS8_HIGH						0x4000A340
#define MAC_ADDRESS8_LOW						0x4000A344
#define MAC_ADDRESS9_HIGH						0x4000A348
#define MAC_ADDRESS9_LOW						0x4000A34C
#define MAC_ADDRESS10_HIGH						0x4000A350
#define MAC_ADDRESS10_LOW						0x4000A354
#define MAC_ADDRESS11_HIGH						0x4000A358
#define MAC_ADDRESS11_LOW						0x4000A35C
#define MAC_ADDRESS12_HIGH						0x4000A360
#define MAC_ADDRESS12_LOW						0x4000A364
#define MAC_ADDRESS13_HIGH						0x4000A368
#define MAC_ADDRESS13_LOW						0x4000A36C
#define MAC_ADDRESS14_HIGH						0x4000A370
#define MAC_ADDRESS14_LOW						0x4000A374
#define MAC_ADDRESS15_HIGH						0x4000A378
#define MAC_ADDRESS15_LOW						0x4000A37C
#define MAC_ADDRESS16_HIGH						0x4000A380
#define MAC_ADDRESS16_LOW						0x4000A384
#define MAC_ADDRESS17_HIGH						0x4000A388
#define MAC_ADDRESS17_LOW						0x4000A38C
#define MAC_ADDRESS18_HIGH						0x4000A390
#define MAC_ADDRESS18_LOW						0x4000A394
#define MAC_ADDRESS19_HIGH						0x4000A398
#define MAC_ADDRESS19_LOW						0x4000A39C
#define MAC_ADDRESS20_HIGH						0x4000A3A0
#define MAC_ADDRESS20_LOW						0x4000A3A4
#define MAC_ADDRESS21_HIGH						0x4000A3A8
#define MAC_ADDRESS21_LOW						0x4000A3AC
#define MAC_ADDRESS22_HIGH						0x4000A3B0
#define MAC_ADDRESS22_LOW						0x4000A3B4
#define MAC_ADDRESS23_HIGH						0x4000A3B8
#define MAC_ADDRESS23_LOW						0x4000A3BC
#define MAC_ADDRESS24_HIGH						0x4000A3C0
#define MAC_ADDRESS24_LOW						0x4000A3C4
#define MAC_ADDRESS25_HIGH						0x4000A3C8
#define MAC_ADDRESS25_LOW						0x4000A3CC
#define MAC_ADDRESS26_HIGH						0x4000A3D0
#define MAC_ADDRESS26_LOW						0x4000A3D4
#define MAC_ADDRESS27_HIGH						0x4000A3D8
#define MAC_ADDRESS27_LOW						0x4000A3DC
#define MAC_ADDRESS28_HIGH						0x4000A3E0
#define MAC_ADDRESS28_LOW						0x4000A3E4
#define MAC_ADDRESS29_HIGH						0x4000A3E8
#define MAC_ADDRESS29_LOW						0x4000A3EC
#define MAC_ADDRESS30_HIGH						0x4000A3F0
#define MAC_ADDRESS30_LOW						0x4000A3F4
#define MAC_ADDRESS31_HIGH						0x4000A3F8
#define MAC_ADDRESS31_LOW						0x4000A3FC
#define MAC_ADDRESS32_HIGH						0x4000A400
#define MAC_ADDRESS32_LOW						0x4000A404
#define MAC_ADDRESS33_HIGH						0x4000A408
#define MAC_ADDRESS33_LOW						0x4000A40C
#define MAC_ADDRESS34_HIGH						0x4000A410
#define MAC_ADDRESS34_LOW						0x4000A414
#define MAC_ADDRESS35_HIGH						0x4000A418
#define MAC_ADDRESS35_LOW						0x4000A41C
#define MAC_ADDRESS36_HIGH						0x4000A420
#define MAC_ADDRESS36_LOW						0x4000A424
#define MAC_ADDRESS37_HIGH						0x4000A428
#define MAC_ADDRESS37_LOW						0x4000A42C
#define MAC_ADDRESS38_HIGH						0x4000A430
#define MAC_ADDRESS38_LOW						0x4000A434
#define MAC_ADDRESS39_HIGH						0x4000A438
#define MAC_ADDRESS39_LOW						0x4000A43C
#define MAC_ADDRESS40_HIGH						0x4000A440
#define MAC_ADDRESS40_LOW						0x4000A444
#define MAC_ADDRESS41_HIGH						0x4000A448
#define MAC_ADDRESS41_LOW						0x4000A44C
#define MAC_ADDRESS42_HIGH						0x4000A450
#define MAC_ADDRESS42_LOW						0x4000A454
#define MAC_ADDRESS43_HIGH						0x4000A458
#define MAC_ADDRESS43_LOW						0x4000A45C
#define MAC_ADDRESS44_HIGH						0x4000A460
#define MAC_ADDRESS44_LOW						0x4000A464
#define MAC_ADDRESS45_HIGH						0x4000A468
#define MAC_ADDRESS45_LOW						0x4000A46C
#define MAC_ADDRESS46_HIGH						0x4000A470
#define MAC_ADDRESS46_LOW						0x4000A474
#define MAC_ADDRESS47_HIGH						0x4000A478
#define MAC_ADDRESS47_LOW						0x4000A47C
#define MAC_ADDRESS48_HIGH						0x4000A480
#define MAC_ADDRESS48_LOW						0x4000A484
#define MAC_ADDRESS49_HIGH						0x4000A488
#define MAC_ADDRESS49_LOW						0x4000A48C
#define MAC_ADDRESS50_HIGH						0x4000A490
#define MAC_ADDRESS50_LOW						0x4000A494
#define MAC_ADDRESS51_HIGH						0x4000A498
#define MAC_ADDRESS51_LOW						0x4000A49C
#define MAC_ADDRESS52_HIGH						0x4000A4A0
#define MAC_ADDRESS52_LOW						0x4000A4A4
#define MAC_ADDRESS53_HIGH						0x4000A4A8
#define MAC_ADDRESS53_LOW						0x4000A4AC
#define MAC_ADDRESS54_HIGH						0x4000A4B0
#define MAC_ADDRESS54_LOW						0x4000A4B4
#define MAC_ADDRESS55_HIGH						0x4000A4B8
#define MAC_ADDRESS55_LOW						0x4000A4BC
#define MAC_ADDRESS56_HIGH						0x4000A4C0
#define MAC_ADDRESS56_LOW						0x4000A4C4
#define MAC_ADDRESS57_HIGH						0x4000A4C8
#define MAC_ADDRESS57_LOW						0x4000A4CC
#define MAC_ADDRESS58_HIGH						0x4000A4D0
#define MAC_ADDRESS58_LOW						0x4000A4D4
#define MAC_ADDRESS59_HIGH						0x4000A4D8
#define MAC_ADDRESS59_LOW						0x4000A4DC
#define MAC_ADDRESS60_HIGH						0x4000A4E0
#define MAC_ADDRESS60_LOW						0x4000A4E4
#define MAC_ADDRESS61_HIGH						0x4000A4E8
#define MAC_ADDRESS61_LOW						0x4000A4EC
#define MAC_ADDRESS62_HIGH						0x4000A4F0
#define MAC_ADDRESS62_LOW						0x4000A4F4
#define MAC_ADDRESS63_HIGH						0x4000A4F8
#define MAC_ADDRESS63_LOW						0x4000A4FC
#define MAC_ADDRESS64_HIGH						0x4000A500
#define MAC_ADDRESS64_LOW						0x4000A504
#define MAC_ADDRESS65_HIGH						0x4000A508
#define MAC_ADDRESS65_LOW						0x4000A50C
#define MAC_ADDRESS66_HIGH						0x4000A510
#define MAC_ADDRESS66_LOW						0x4000A514
#define MAC_ADDRESS67_HIGH						0x4000A518
#define MAC_ADDRESS67_LOW						0x4000A51C
#define MAC_ADDRESS68_HIGH						0x4000A520
#define MAC_ADDRESS68_LOW						0x4000A524
#define MAC_ADDRESS69_HIGH						0x4000A528
#define MAC_ADDRESS69_LOW						0x4000A52C
#define MAC_ADDRESS70_HIGH						0x4000A530
#define MAC_ADDRESS70_LOW						0x4000A534
#define MAC_ADDRESS71_HIGH						0x4000A538
#define MAC_ADDRESS71_LOW						0x4000A53C
#define MAC_ADDRESS72_HIGH						0x4000A540
#define MAC_ADDRESS72_LOW						0x4000A544
#define MAC_ADDRESS73_HIGH						0x4000A548
#define MAC_ADDRESS73_LOW						0x4000A54C
#define MAC_ADDRESS74_HIGH						0x4000A550
#define MAC_ADDRESS74_LOW						0x4000A554
#define MAC_ADDRESS75_HIGH						0x4000A558
#define MAC_ADDRESS75_LOW						0x4000A55C
#define MAC_ADDRESS76_HIGH						0x4000A560
#define MAC_ADDRESS76_LOW						0x4000A564
#define MAC_ADDRESS77_HIGH						0x4000A568
#define MAC_ADDRESS77_LOW						0x4000A56C
#define MAC_ADDRESS78_HIGH						0x4000A570
#define MAC_ADDRESS78_LOW						0x4000A574
#define MAC_ADDRESS79_HIGH						0x4000A578
#define MAC_ADDRESS79_LOW						0x4000A57C
#define MAC_ADDRESS80_HIGH						0x4000A580
#define MAC_ADDRESS80_LOW						0x4000A584
#define MAC_ADDRESS81_HIGH						0x4000A588
#define MAC_ADDRESS81_LOW						0x4000A58C
#define MAC_ADDRESS82_HIGH						0x4000A590
#define MAC_ADDRESS82_LOW						0x4000A594
#define MAC_ADDRESS83_HIGH						0x4000A598
#define MAC_ADDRESS83_LOW						0x4000A59C
#define MAC_ADDRESS84_HIGH						0x4000A5A0
#define MAC_ADDRESS84_LOW						0x4000A5A4
#define MAC_ADDRESS85_HIGH						0x4000A5A8
#define MAC_ADDRESS85_LOW						0x4000A5AC
#define MAC_ADDRESS86_HIGH						0x4000A5B0
#define MAC_ADDRESS86_LOW						0x4000A5B4
#define MAC_ADDRESS87_HIGH						0x4000A5B8
#define MAC_ADDRESS87_LOW						0x4000A5BC
#define MAC_ADDRESS88_HIGH						0x4000A5C0
#define MAC_ADDRESS88_LOW						0x4000A5C4
#define MAC_ADDRESS89_HIGH						0x4000A5C8
#define MAC_ADDRESS89_LOW						0x4000A5CC
#define MAC_ADDRESS90_HIGH						0x4000A5D0
#define MAC_ADDRESS90_LOW						0x4000A5D4
#define MAC_ADDRESS91_HIGH						0x4000A5D8
#define MAC_ADDRESS91_LOW						0x4000A5DC
#define MAC_ADDRESS92_HIGH						0x4000A5E0
#define MAC_ADDRESS92_LOW						0x4000A5E4
#define MAC_ADDRESS93_HIGH						0x4000A5E8
#define MAC_ADDRESS93_LOW						0x4000A5EC
#define MAC_ADDRESS94_HIGH						0x4000A5F0
#define MAC_ADDRESS94_LOW						0x4000A5F4
#define MAC_ADDRESS95_HIGH						0x4000A5F8
#define MAC_ADDRESS95_LOW						0x4000A5FC
#define MAC_ADDRESS96_HIGH						0x4000A600
#define MAC_ADDRESS96_LOW						0x4000A604
#define MAC_ADDRESS97_HIGH						0x4000A608
#define MAC_ADDRESS97_LOW						0x4000A60C
#define MAC_ADDRESS98_HIGH						0x4000A610
#define MAC_ADDRESS98_LOW						0x4000A614
#define MAC_ADDRESS99_HIGH						0x4000A618
#define MAC_ADDRESS99_LOW						0x4000A61C
#define MAC_ADDRESS100_HIGH						0x4000A620
#define MAC_ADDRESS100_LOW						0x4000A624
#define MAC_ADDRESS101_HIGH						0x4000A628
#define MAC_ADDRESS101_LOW						0x4000A62C
#define MAC_ADDRESS102_HIGH						0x4000A630
#define MAC_ADDRESS102_LOW						0x4000A634
#define MAC_ADDRESS103_HIGH						0x4000A638
#define MAC_ADDRESS103_LOW						0x4000A63C
#define MAC_ADDRESS104_HIGH						0x4000A640
#define MAC_ADDRESS104_LOW						0x4000A644
#define MAC_ADDRESS105_HIGH						0x4000A648
#define MAC_ADDRESS105_LOW						0x4000A64C
#define MAC_ADDRESS106_HIGH						0x4000A650
#define MAC_ADDRESS106_LOW						0x4000A654
#define MAC_ADDRESS107_HIGH						0x4000A658
#define MAC_ADDRESS107_LOW						0x4000A65C
#define MAC_ADDRESS108_HIGH						0x4000A660
#define MAC_ADDRESS108_LOW						0x4000A664
#define MAC_ADDRESS109_HIGH						0x4000A668
#define MAC_ADDRESS109_LOW						0x4000A66C
#define MAC_ADDRESS110_HIGH						0x4000A670
#define MAC_ADDRESS110_LOW						0x4000A674
#define MAC_ADDRESS111_HIGH						0x4000A678
#define MAC_ADDRESS111_LOW						0x4000A67C
#define MAC_ADDRESS112_HIGH						0x4000A680
#define MAC_ADDRESS112_LOW						0x4000A684
#define MAC_ADDRESS113_HIGH						0x4000A688
#define MAC_ADDRESS113_LOW						0x4000A68C
#define MAC_ADDRESS114_HIGH						0x4000A690
#define MAC_ADDRESS114_LOW						0x4000A694
#define MAC_ADDRESS115_HIGH						0x4000A698
#define MAC_ADDRESS115_LOW						0x4000A69C
#define MAC_ADDRESS116_HIGH						0x4000A6A0
#define MAC_ADDRESS116_LOW						0x4000A6A4
#define MAC_ADDRESS117_HIGH						0x4000A6A8
#define MAC_ADDRESS117_LOW						0x4000A6AC
#define MAC_ADDRESS118_HIGH						0x4000A6B0
#define MAC_ADDRESS118_LOW						0x4000A6B4
#define MAC_ADDRESS119_HIGH						0x4000A6B8
#define MAC_ADDRESS119_LOW						0x4000A6BC
#define MAC_ADDRESS120_HIGH						0x4000A6C0
#define MAC_ADDRESS120_LOW						0x4000A6C4
#define MAC_ADDRESS121_HIGH						0x4000A6C8
#define MAC_ADDRESS121_LOW						0x4000A6CC
#define MAC_ADDRESS122_HIGH						0x4000A6D0
#define MAC_ADDRESS122_LOW						0x4000A6D4
#define MAC_ADDRESS123_HIGH						0x4000A6D8
#define MAC_ADDRESS123_LOW						0x4000A6DC
#define MAC_ADDRESS124_HIGH						0x4000A6E0
#define MAC_ADDRESS124_LOW						0x4000A6E4
#define MAC_ADDRESS125_HIGH						0x4000A6E8
#define MAC_ADDRESS125_LOW						0x4000A6EC
#define MAC_ADDRESS126_HIGH						0x4000A6F0
#define MAC_ADDRESS126_LOW						0x4000A6F4
#define MAC_ADDRESS127_HIGH						0x4000A6F8
#define MAC_ADDRESS127_LOW						0x4000A6FC
#define MMC_CONTROL								0x4000A700
#define MMC_RX_INTERRUPT						0x4000A704
#define MMC_TX_INTERRUPT						0x4000A708
#define MMC_RX_INTERRUPT_MASK					0x4000A70C
#define MMC_TX_INTERRUPT_MASK					0x4000A710
#define TX_OCTET_COUNT_GOOD_BAD					0x4000A714
#define TX_PACKET_COUNT_GOOD_BAD				0x4000A718
#define TX_BROADCAST_PACKETS_GOOD				0x4000A71C
#define TX_MULTICAST_PACKETS_GOOD				0x4000A720
#define TX_64OCTETS_PACKETS_GOOD_BAD			0x4000A724
#define TX_65TO127OCTETS_PACKETS_GOOD_BAD		0x4000A728
#define TX_128TO255OCTETS_PACKETS_GOOD_BAD		0x4000A72C
#define TX_256TO511OCTETS_PACKETS_GOOD_BAD		0x4000A730
#define TX_512TO1023OCTETS_PACKETS_GOOD_BAD		0x4000A734
#define TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD		0x4000A738
#define TX_UNICAST_PACKETS_GOOD_BAD				0x4000A73C
#define TX_MULTICAST_PACKETS_GOOD_BAD			0x4000A740
#define TX_BROADCAST_PACKETS_GOOD_BAD			0x4000A744
#define TX_UNDERFLOW_ERROR_PACKETS				0x4000A748
#define TX_SINGLE_COLLISION_GOOD_PACKETS		0x4000A74C
#define TX_MULTIPLE_COLLISION_GOOD_PACKETS		0x4000A750
#define TX_DEFERRED_PACKETS						0x4000A754
#define TX_LATE_COLLISION_PACKETS				0x4000A758
#define TX_EXCESSIVE_COLLISION_PACKETS			0x4000A75C
#define TX_CARRIER_ERROR_PACKETS				0x4000A760
#define TX_OCTET_COUNT_GOOD						0x4000A764
#define TX_PACKET_COUNT_GOOD					0x4000A768
#define TX_EXCESSIVE_DEFERRAL_ERROR				0x4000A76C
#define TX_PAUSE_PACKETS						0x4000A770
#define TX_VLAN_PACKETS_GOOD					0x4000A774
#define TX_OSIZE_PACKETS_GOOD					0x4000A778
#define RX_PACKETS_COUNT_GOOD_BAD				0x4000A780
#define RX_OCTET_COUNT_GOOD_BAD					0x4000A784
#define RX_OCTET_COUNT_GOOD						0x4000A788
#define RX_BROADCAST_PACKETS_GOOD				0x4000A78C
#define RX_MULTICAST_PACKETS_GOOD				0x4000A790
#define RX_CRC_ERROR_PACKETS					0x4000A794
#define RX_ALIGNMENT_ERROR_PACKETS				0x4000A798
#define RX_RUNT_ERROR_PACKETS					0x4000A79C
#define RX_JABBER_ERROR_PACKETS					0x4000A7A0
#define RX_UNDERSIZE_PACKETS_GOOD				0x4000A7A4
#define RX_OVERSIZE_PACKETS_GOOD				0x4000A7A8
#define RX_64OCTETS_PACKETS_GOOD_BAD			0x4000A7AC
#define RX_65TO127OCTETS_PACKETS_GOOD_BAD		0x4000A7B0
#define RX_128TO255OCTETS_PACKETS_GOOD_BAD		0x4000A7B4
#define RX_256TO511OCTETS_PACKETS_GOOD_BAD		0x4000A7B8
#define RX_512TO1023OCTETS_PACKETS_GOOD_BAD		0x4000A7BC
#define RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD		0x4000A7C0
#define RX_UNICAST_PACKETS_GOOD					0x4000A7C4
#define RX_LENGTH_ERROR_PACKETS					0x4000A7C8
#define RX_OUT_OF_RANGE_TYPE_PACKETS			0x4000A7CC
#define RX_PAUSE_PACKETS						0x4000A7D0
#define RX_FIFO_OVERFLOW_PACKETS				0x4000A7D4
#define RX_VLAN_PACKETS_GOOD_BAD				0x4000A7D8
#define RX_WATCHDOG_ERROR_PACKETS				0x4000A7DC
#define RX_RECEIVE_ERROR_PACKETS				0x4000A7E0
#define RX_CONTROL_PACKETS_GOOD					0x4000A7E4
#define TX_LPI_MICROSECOND_TIMER				0x4000A7EC
#define TX_LPI_TRANSITION_COUNTER				0x4000A7F0
#define RX_LPI_MICROSECOND_TIMER				0x4000A7F4
#define RX_LPI_TRANSITION_COUNTER				0x4000A7F8
#define MMC_IPC_RX_INTERRUPT_MASK				0x4000A800
#define MMC_IPC_RX_INTERRUPT					0x4000A808
#define RXIPV4_GOOD_PACKETS						0x4000A810
#define RXIPV4_HEADER_ERROR_PACKETS				0x4000A814
#define RXIPV4_NO_PAYLOAD_PACKETS				0x4000A818
#define RXIPV4_FRAGMENTED_PACKETS				0x4000A81C
#define RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS	0x4000A820
#define RXIPV6_GOOD_PACKETS						0x4000A824
#define RXIPV6_HEADER_ERROR_PACKETS				0x4000A828
#define RXIPV6_NO_PAYLOAD_PACKETS				0x4000A82C
#define RXUDP_GOOD_PACKETS						0x4000A830
#define RXUDP_ERROR_PACKETS						0x4000A834
#define RXTCP_GOOD_PACKETS						0x4000A838
#define RXTCP_ERROR_PACKETS						0x4000A83C
#define RXICMP_GOOD_PACKETS						0x4000A840
#define RXICMP_ERROR_PACKETS					0x4000A844
#define RXIPV4_GOOD_OCTETS						0x4000A850
#define RXIPV4_HEADER_ERROR_OCTETS				0x4000A854
#define RXIPV4_NO_PAYLOAD_OCTETS				0x4000A858
#define RXIPV4_FRAGMENTED_OCTETS				0x4000A85C
#define RXIPV4_UDP_CHECKSUM_DISABLE_OCTATES		0x4000A860
#define RXIPV6_GOOD_OCTETS						0x4000A864
#define RXIPV6_HEADER_ERROR_OCTETS				0x4000A868
#define RXIPV6_NO_PAYLOAD_OCTETS				0x4000A86C
#define RXUDP_GOOD_OCTETS						0x4000A870
#define RXUDP_ERROR_OCTETS						0x4000A874
#define RXTCP_GOOD_OCTETS						0x4000A878
#define RXTCP_ERROR_OCTETS						0x4000A87C
#define RXICMP_GOOD_OCTETS						0x4000A880
#define RXICMP_ERROR_OCTETS						0x4000A884
#define MAC_L3_L4_CONTROL0						0x4000A900
#define MAC_LAYER4_ADDRESS0						0x4000A904
#define MAC_LAYER3_ADDR0_REG0					0x4000A910
#define MAC_LAYER3_ADDR1_REG0					0x4000A914
#define MAC_LAYER3_ADDR2_REG0					0x4000A918
#define MAC_LAYER3_ADDR3_REG0					0x4000A91C
#define MAC_L3_L4_CONTROL1						0x4000A930
#define MAC_LAYER4_ADDRESS1						0x4000A934
#define MAC_LAYER3_ADDR0_REG1					0x4000A940
#define MAC_LAYER3_ADDR1_REG1					0x4000A944
#define MAC_LAYER3_ADDR2_REG1					0x4000A948
#define MAC_LAYER3_ADDR3_REG1					0x4000A94C
#define MAC_L3_L4_CONTROL2						0x4000A960
#define MAC_LAYER4_ADDRESS2						0x4000A964
#define MAC_LAYER3_ADDR0_REG2					0x4000A970
#define MAC_LAYER3_ADDR1_REG2					0x4000A974
#define MAC_LAYER3_ADDR2_REG2					0x4000A978
#define MAC_LAYER3_ADDR3_REG2					0x4000A97C
#define MAC_L3_L4_CONTROL3						0x4000A990
#define MAC_LAYER4_ADDRESS3						0x4000A994
#define MAC_LAYER3_ADDR0_REG3					0x4000A9A0
#define MAC_LAYER3_ADDR1_REG3					0x4000A9A4
#define MAC_LAYER3_ADDR2_REG3					0x4000A9A8
#define MAC_LAYER3_ADDR3_REG3					0x4000A9AC
#define MAC_L3_L4_CONTROL4						0x4000A9C0
#define MAC_LAYER4_ADDRESS4						0x4000A9C4
#define MAC_LAYER3_ADDR0_REG4					0x4000A9D0
#define MAC_LAYER3_ADDR1_REG4					0x4000A9D4
#define MAC_LAYER3_ADDR2_REG4					0x4000A9D8
#define MAC_LAYER3_ADDR3_REG4					0x4000A9DC
#define MAC_L3_L4_CONTROL5						0x4000A9F0
#define MAC_LAYER4_ADDRESS5						0x4000A9F8
#define MAC_LAYER3_ADDR0_REG5					0x4000AA00
#define MAC_LAYER3_ADDR1_REG5					0x4000AA04
#define MAC_LAYER3_ADDR2_REG5					0x4000AA08
#define MAC_LAYER3_ADDR3_REG5					0x4000AA0C
#define MAC_L3_L4_CONTROL6						0x4000AA20
#define MAC_LAYER4_ADDRESS6						0x4000AA24
#define MAC_LAYER3_ADDR0_REG6					0x4000AA30
#define MAC_LAYER3_ADDR1_REG6					0x4000AA34
#define MAC_LAYER3_ADDR2_REG6					0x4000AA38
#define MAC_LAYER3_ADDR3_REG6					0x4000AA3C
#define MAC_L3_L4_CONTROL7						0x4000AA50
#define MAC_LAYER4_ADDRESS7						0x4000AA54
#define MAC_LAYER3_ADDR0_REG7					0x4000AA60
#define MAC_LAYER3_ADDR1_REG7					0x4000AA64
#define MAC_LAYER3_ADDR2_REG7					0x4000AA68
#define MAC_LAYER3_ADDR3_REG7					0x4000AA6C
#define MAC_TIMESTAMP_CONTROL					0x4000AB00
#define MAC_SUB_SECOND_INCREMENT				0x4000AB04
#define MAC_SYSTEM_TIME_SECONDS					0x4000AB08
#define MAC_SYSTEM_TIME_NANOSECONDS				0x4000AB0C
#define MAC_SYSTEM_TIME_SECONDS_UPDATE			0x4000AB10
#define MAC_SYSTEM_TIME_NANOSECONDS_UPDATE		0x4000AB14
#define MAC_TIMESTAMP_ADDEND					0x4000AB18
#define MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS		0x4000AB1C
#define MAC_TIMESTAMP_STATUS					0x4000AB20
#define MAC_TXTIMESTAMP_STATUS_NANOSECONDS		0x4000AB30
#define MAC_TXTIMESTAMP_STATUS_SECONDS			0x4000AB34
#define MAC_AUXILIARY_CONTROL					0x4000AB40
#define MAC_AUXILIARY_TIMESTAMP_NANOSECONDS		0x4000AB48
#define MAC_AUXILIARY_TIMESTAMP_SECONDS			0x4000AB4C
#define MAC_TIMESTAMP_INGRESS_ASYM_CORR			0x4000AB50
#define MAC_TIMESTAMP_EGRESS_ASYM_CORR			0x4000AB54
#define MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND	0x4000AB58
#define MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND	0x4000AB5C
#define MAC_PPS_CONTROL							0x4000AB70
#define MAC_PPS0_TARGET_TIME_SECONDS			0x4000AB80
#define MAC_PPS0_TARGET_TIME_NANOSECONDS		0x4000AB84
#define MAC_PPS0_INTERVAL						0x4000AB88
#define MAC_PPS0_WIDTH							0x4000AB8C
#define MAC_PPS1_TARGET_TIME_SECONDS			0x4000AB90
#define MAC_PPS1_TARGET_TIME_NANOSECONDS		0x4000AB94
#define MAC_PPS1_INTERVAL						0x4000AB98
#define MAC_PPS1_WIDTH							0x4000AB9C
#define MAC_PPS2_TARGET_TIME_SECONDS			0x4000ABA0
#define MAC_PPS2_TARGET_TIME_NANOSECONDS		0x4000ABA4
#define MAC_PPS2_INTERVAL						0x4000ABA8
#define MAC_PPS2_WIDTH							0x4000ABAC
#define MAC_PPS3_TARGET_TIME_SECONDS			0x4000ABB0
#define MAC_PPS3_TARGET_TIME_NANOSECONDS		0x4000ABB4
#define MAC_PPS3_INTERVAL						0x4000ABB8
#define MAC_PPS3_WIDTH							0x4000ABBC
#define MAC_PTO_CONTROL							0x4000ABC0
#define MAC_SOURCE_PORT_IDENTITY0				0x4000ABC4
#define MAC_SOURCE_PORT_IDENTITY1				0x4000ABC8
#define MAC_SOURCE_PORT_IDENTITY2				0x4000ABCC
#define MAC_LOG_MESSAGE_INTERVAL				0x4000ABD0

//MTL
#define MTL_OPERATION_MODE						0x4000AC00 //THIS REGISTER ESTABLISHES THE OPERATING MODE
#define MTL_DEBUG_CONTROL						0x4000AC08 //THIS REGISTER CONTROLS THE OPERATION MODE OF FIFO DEBUG ACCESS
#define MTL_DEBUG_STATUS						0x4000AC0C //THIS REGISTER CONTAINS STATUS OF FIFO DEBUG ACCESS
#define MTL_FIFO_DEBUG_DATA						0x4000AC10 //DURING DEBUG WRITE OPERATION, THIS REGISTER CONTAINS THE DATA TO BE WRITTEN IN THE TX FIFO, RX FIFO, OR TSO FIFO
#define MTL_INTERRUPT_STATUS					0x4000AC20 //THE SOFTWARE DRIVER (APPLICATION) READS THIS REGISTER DURING INTERRUPT SERVICE ROUTINE OR POLLING TO DETERMINE THE INTERRUPT STATUS OF THE MTL QUEUES AND THE MAC
#define MTL_RXQ_DMA_MAP0						0x4000AC30 
#define MTL_RXQ_DMA_MAP1						0x4000AC34 
#define MTL_TXQ0_OPERATION_MODE					0x4000AD00 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ0_UNDERFLOW						0x4000AD04 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ0_DEBUG							0x4000AD08 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ0_ETS_STATUS						0x4000AD14 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 0
#define MTL_TXQ0_QUANTUM_WEIGHT					0x4000AD18 //THIS REGISTER CONTAINS THE QUANTUM VALUE FOR DEFICIT WEIGHTED ROUND ROBIN (DWRR), WEIGHTS FOR THE WEIGHTED ROUND ROBIN (WRR), AND WEIGHTED FAIR QUEUING (WFQ) FOR QUEUE 0
#define MTL_Q0_INTERRUPT_CONTROL_STATUS			0x4000AD2C //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 0
#define MTL_RXQ0_OPERATION_MODE					0x4000AD30 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMAND
#define MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT		0x4000AD34 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS MISSED BECAUSE OF RECEIVE QUEUE PACKET FLUSH AND PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ0_DEBUG							0x4000AD38 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ0_CONTROL						0x4000AD3C //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ1_OPERATION_MODE					0x4000AD40 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ1_UNDERFLOW						0x4000AD44 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ1_DEBUG							0x4000AD48 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ1_ETS_CONTROL					0x4000AD50 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ1_ETS_STATUS						0x4000AD54 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ1_QUANTUM_WEIGHT					0x4000AD58 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ1_SENDSLOPECREDIT				0x4000AD5C //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ1_HICREDIT						0x4000AD60 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ1_LOCREDIT						0x4000AD64 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q1_INTERRUPT_CONTROL_STATUS			0x4000AD6C //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ1_OPERATION_MODE					0x4000AD70 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT		0x4000AD74 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ1_DEBUG							0x4000AD78 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ1_CONTROL						0x4000AD7C //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ2_OPERATION_MODE					0x4000AD80 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ2_UNDERFLOW						0x4000AD84 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ2_DEBUG							0x4000AD88 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ2_ETS_CONTROL					0x4000AD90 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ2_ETS_STATUS						0x4000AD94 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ2_QUANTUM_WEIGHT					0x4000AD98 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ2_SENDSLOPECREDIT				0x4000AD9C //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ2_HICREDIT						0x4000ADA0 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ2_LOCREDIT						0x4000ADA4 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q2_INTERRUPT_CONTROL_STATUS			0x4000ADAC //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ2_OPERATION_MODE					0x4000ADB0 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT 	0x4000ADB4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ2_DEBUG							0x4000ADB8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ2_CONTROL						0x4000ADBC //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ3_OPERATION_MODE					0x4000ADC0 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ3_UNDERFLOW						0x4000ADC4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ3_DEBUG							0x4000ADC8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ3_ETS_CONTROL					0x4000ADD0 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ3_ETS_STATUS						0x4000ADD4 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ3_QUANTUM_WEIGHT					0x4000ADD8 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ3_SENDSLOPECREDIT				0x4000ADDC //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ3_HICREDIT						0x4000ADE0 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ3_LOCREDIT						0x4000ADE4 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q3_INTERRUPT_CONTROL_STATUS			0x4000ADEC //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ3_OPERATION_MODE					0x4000ADF0 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT 	0x4000ADF4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ3_DEBUG							0x4000ADF8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ3_CONTROL						0x4000ADFC //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ4_OPERATION_MODE					0x4000AE00 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ4_UNDERFLOW						0x4000AE04 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ4_DEBUG							0x4000AE08 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ4_ETS_CONTROL					0x4000AE10 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ4_ETS_STATUS						0x4000AE14 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ4_QUANTUM_WEIGHT					0x4000AE18 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ4_SENDSLOPECREDIT				0x4000AE1C //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ4_HICREDIT						0x4000AE20 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ4_LOCREDIT						0x4000AE24 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q4_INTERRUPT_CONTROL_STATUS			0x4000AE2C //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ4_OPERATION_MODE					0x4000AE30 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT		0x4000AE34 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ4_DEBUG							0x4000AE38 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ4_CONTROL						0x4000AE3C //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ5_OPERATION_MODE					0x4000AE40 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ5_UNDERFLOW						0x4000AE44 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ5_DEBUG							0x4000AE48 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ5_ETS_CONTROL					0x4000AE50 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ5_ETS_STATUS						0x4000AE54 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ5_QUANTUM_WEIGHT					0x4000AE58 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ5_SENDSLOPECREDIT				0x4000AE5C //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ5_HICREDIT						0x4000AE60 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ5_LOCREDIT						0x4000AE64 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q5_INTERRUPT_CONTROL_STATUS			0x4000AE6C //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ5_OPERATION_MODE					0x4000AE70 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT		0x4000AE74 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ5_DEBUG	 						0x4000AE78 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ5_CONTROL 						0x4000AE7C //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ6_OPERATION_MODE		  			0x4000AE80 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ6_UNDERFLOW			  			0x4000AE84 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ6_DEBUG				  			0x4000AE88 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ6_ETS_CONTROL		  			0x4000AE90 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ6_ETS_STATUS			  			0x4000AE94 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ6_QUANTUM_WEIGHT		  			0x4000AE98 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ6_SENDSLOPECREDIT	  			0x4000AE9C //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ6_HICREDIT			  			0x4000AEA0 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ6_LOCREDIT			  			0x4000AEA4 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q6_INTERRUPT_CONTROL_STATUS			0x4000AEAC //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ6_OPERATION_MODE					0x4000AEB0 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT 	0x4000AEB4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ6_DEBUG	 						0x4000AEB8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ6_CONTROL 						0x4000AEBC //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION
#define MTL_TXQ7_OPERATION_MODE		  			0x4000AEC0 //THIS REGISTER ESTABLISHES THE TRANSMIT QUEUE OPERATING MODES AND COMMANDS
#define MTL_TXQ7_UNDERFLOW			  			0x4000AEC4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS ABORTED BECAUSE OF TRANSMIT QUEUE UNDERFLOW
#define MTL_TXQ7_DEBUG				  			0x4000AEC8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE TRANSMIT QUEUE
#define MTL_TXQ7_ETS_CONTROL		  			0x4000AED0 //THIS REGISTER CONTROLS THE ENHANCED TRANSMISSION SELECTION OPERATION
#define MTL_TXQ7_ETS_STATUS			  			0x4000AED4 //THIS REGISTER CONTROLS THE QUEUE 1 CREDIT SHAPING OR ENHANCED TRANSMISSION SELECTION OPERATION IN THE TRANSMIT PATH
#define MTL_TXQ7_QUANTUM_WEIGHT		  			0x4000AED8 //THIS REGISTER PROVIDES THE AVERAGE TRAFFIC TRANSMITTED IN QUEUE 1
#define MTL_TXQ7_SENDSLOPECREDIT	  			0x4000AEDC //THIS REGISTER CONTAINS THE SENDSLOPE CREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ7_HICREDIT			  			0x4000AEE0 //THIS REGISTER CONTAINS THE HICREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_TXQ7_LOCREDIT			  			0x4000AEE4 //THIS REGISTER CONTAINS THE LOCREDIT VALUE REQUIRED FOR THE CREDIT-BASED SHAPER ALGORITHM FOR QUEUE 1
#define MTL_Q7_INTERRUPT_CONTROL_STATUS			0x4000AEEC //THIS REGISTER CONTAINS THE INTERRUPT ENABLES AND INTERRUPT STATUS BITS FOR QUEUE 1
#define MTL_RXQ7_OPERATION_MODE					0x4000AEF0 //THIS REGISTER ESTABLISHES THE RECEIVE QUEUE OPERATING MODES AND COMMANDS
#define MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT		0x4000AEF4 //THIS REGISTER CONTAINS THE COUNTER FOR PACKETS DISCARDED BECAUSE OF RECEIVE QUEUE OVERFLOW
#define MTL_RXQ7_DEBUG	 						0x4000AEF8 //THIS REGISTER GIVES THE DEBUG STATUS OF VARIOUS BLOCKS RELATED TO THE RECEIVE QUEUE
#define MTL_RXQ7_CONTROL 						0x4000AEFC //THIS REGISTER CONTROLS THE RECEIVE ARBITRATION AND PASSING OF RECEIVED PACKETS TO THE APPLICATION

//GDMA
#define DSR			   							0x40009000 //DMA MANAGER STATUS REGISTER
#define DPC			   							0x40009004 //DMA PROGRAM COUNTER REGISTER
#define INTENINTERRUPT 							0x40009020 //ENABLE REGISTER
#define INT_EVENT_RIS  							0x40009024 //EVENT-INTERRUPT RAW STATUS REGISTER
#define INTMIS		   							0x40009028 //INTERRUPT STATUS REGISTER
#define INTCLR		   							0x4000902C //INTERRUPT CLEAR REGISTER
#define FSRD		   							0x40009030 //FAULT STATUS DMA MANAGER REGISTER
#define FSRC		   							0x40009034 //FAULT STATUS DMA CHANNEL REGISTER
#define FTRD		   							0x40009038 //FAULT TYPE DMA MANAGER REGISTER
#define FTR0		   							0x40009040 //FAULT TYPE FOR DMA CHANNEL 0
#define FTR1		   							0x40009044 //FAULT TYPE FOR DMA CHANNEL 1
#define FTR2		   							0x40009048 //FAULT TYPE FOR DMA CHANNEL 2
#define FTR3		   							0x4000904C //FAULT TYPE FOR DMA CHANNEL 3
#define FTR4		   							0x40009050 //FAULT TYPE FOR DMA CHANNEL 4
#define FTR5		   							0x40009054 //FAULT TYPE FOR DMA CHANNEL 5
#define CSR0		   							0x40009100 //CHANNEL STATUS FOR DMA CHANNEL 0
#define CPC0		   							0x40009104 //CHANNEL PC FOR DMA CHANNEL 0
#define CSR1		   							0x40009108 //CHANNEL STATUS FOR DMA CHANNEL 1
#define CPC1		   							0x4000910C //CHANNEL PC FOR DMA CHANNEL 1
#define CSR2		   							0x40009110 //CHANNEL STATUS FOR DMA CHANNEL 2
#define CPC2		   							0x40009114 //CHANNEL PC FOR DMA CHANNEL 2
#define CSR3		   							0x40009118 //CHANNEL STATUS FOR DMA CHANNEL 3
#define CPC3		   							0x4000911C //CHANNEL PC FOR DMA CHANNEL 3
#define CSR4		   							0x40009120 //CHANNEL STATUS FOR DMA CHANNEL 4
#define CPC4		   							0x40009124 //CHANNEL PC FOR DMA CHANNEL 4
#define CSR5		   							0x40009128 //CHANNEL STATUS FOR DMA CHANNEL 5
#define CPC5		   							0x4000912C //CHANNEL PC FOR DMA CHANNEL 5
#define SAR0		   							0x40009400 //SOURCE ADDRESS FOR DMA CHANNEL 0
#define DAR0		   							0x40009404 //DESTINATION ADDRESS FOR DMA CHANNEL 0
#define CCR0CHANNEL	   							0x40009408 //CONTROL FOR DMA CHANNEL 0
#define LC0_0		   							0x4000940C //LOOP COUNTER 0 FOR DMA CHANNEL 0
#define LC1_0		   							0x40009410 //LOOP COUNTER 1 FOR DMA CHANNEL 0
#define SAR1		   							0x40009420 //SOURCE ADDRESS FOR DMA CHANNEL 1
#define DAR1		   							0x40009424 //DESTINATION ADDRESS FOR DMA CHANNEL 1
#define CCR1		   							0x40009428 //CHANNEL CONTROL FOR DMA CHANNEL 1
#define LC0_1		   							0x4000942C //LOOP COUNTER 0 FOR DMA CHANNEL 1
#define LC1_1		   							0x40009430 //LOOP COUNTER 1 FOR DMA CHANNEL 1
#define SAR2		   							0x40009440 //SOURCE ADDRESS FOR DMA CHANNEL 2
#define DAR2		   							0x40009444 //DESTINATION ADDRESS FOR DMA CHANNEL 2
#define CCR2		   							0x40009448 //CHANNEL CONTROL FOR DMA CHANNEL 2
#define LC0_2		   							0x4000944C //LOOP COUNTER 0 FOR DMA CHANNEL 2
#define LC1_2		   							0x40009450 //LOOP COUNTER 1 FOR DMA CHANNEL 2
#define SAR3		   							0x40009460 //SOURCE ADDRESS FOR DMA CHANNEL 3
#define DAR3		   							0x40009464 //DESTINATION ADDRESS FOR DMA CHANNEL 3
#define CCR3		   							0x40009468 //CHANNEL CONTROL FOR DMA CHANNEL 3
#define LC0_3		   							0x4000946C //LOOP COUNTER 0 FOR DMA CHANNEL 3
#define LC1_3		   							0x40009470 //LOOP COUNTER 1 FOR DMA CHANNEL 3
#define SAR4		   							0x40009480 //SOURCE ADDRESS FOR DMA CHANNEL 4
#define DAR4		   							0x40009484 //DESTINATION ADDRESS FOR DMA CHANNEL 4
#define CCR4		   							0x40009488 //CHANNEL CONTROL FOR DMA CHANNEL 4
#define LC0_4		   							0x4000948C //LOOP COUNTER 0 FOR DMA CHANNEL 4
#define LC1_4		   							0x40009490 //LOOP COUNTER 1 FOR DMA CHANNEL 4
#define SAR5		   							0x400094A0 //SOURCE ADDRESS FOR DMA CHANNEL 5
#define DAR5		   							0x400094A4 //DESTINATION ADDRESS FOR DMA CHANNEL 5
#define CCR5		   							0x400094A8 //CHANNEL CONTROL FOR DMA CHANNEL 5
#define LC0_5		   							0x400094AC //LOOP COUNTER 0 FOR DMA CHANNEL 5
#define LC1_5		   							0x400094B0 //LOOP COUNTER 1 FOR DMA CHANNEL 5
#define DBGSTATUS	   							0x40009D00 //DEBUG STATUS REGISTER
#define DBGCMD		   							0x40009D04 //DEBUG COMMAND REGISTER
#define DBGINST0	   							0x40009D08 //DEBUG INSTRUCTION-0
#define DBGINST1	   							0x40009D0C //DEBUG INSTRUCTION-1
#define CR0			   							0x40009E00 //CONFIGURATION REGISTER 0
#define CR1			   							0x40009E04 //CONFIGURATION REGISTER 1
#define CR2			   							0x40009E08 //CONFIGURATION REGISTER 2
#define CR3			   							0x40009E0C //CONFIGURATION REGISTER 3
#define CR4			   							0x40009E10 //CONFIGURATION REGISTER 4
#define CRD			   							0x40009E14 //DMA CONFIGURATION REGISTER
#define WD			   							0x40009E80 //WATCHDOG REGISTER
//	0x40009FE0 - 0x4000_9FEC PERIPH_ID_N CONFIGURATION-DEPENDENT PERIPHERAL IDENTIFICATION REGISTERS
//	0x40009FF0 - 0x4000_9FFC PCELL_ID_N CONFIGURATION-DEPENDENT COMPONENT IDENTIFICATION REGISTERS

//CAN
#define CREL 									0x4000C000 //CORE RELEASE REGISTER
#define ENDN 									0x4000C004 //ENDIAN REGISTER
#define CUST 									0x4000C008 //CUSTOMER REGISTER
#define FBTP 									0x4000C00C //FAST BIT TIMING & PRESCALER REGISTER
#define TEST 									0x4000C010 //TEST REGISTER
#define RWD	 									0x4000C014 //RAM WATCHDOG
#define CCCR 									0x4000C018 //CC CONTROL REGISTER
#define BTP	 									0x4000C01C //BIT TIMING & PRESCALER REGISTER
#define TSCC 									0x4000C020 //TIMESTAMP COUNTER CONFIGURATION
#define TSCV 									0x4000C024 //TIMESTAMP COUNTER VALUE
#define TOCC 									0x4000C028 //TIMEOUT COUNTER CONFIGURATION
#define TOCV 									0x4000C02C //TIMEOUT COUNTER VALUE
#define ECR	 									0x4000C040 //ERROR COUNTER REGISTER
#define PSR	 									0x4000C044 //PROTOCOL STATUS REGISTER
#define IR	 									0x4000C050 //INTERRUPT REGISTER
#define IE	 									0x4000C054 //INTERRUPT ENABLE
#define ILS	 									0x4000C058 //INTERRUPT LINE SELECT
#define ILE	 									0x4000C05C //INTERRUPT LINE ENABLE
#define GFC	 									0x4000C080 //GLOBAL FILTER CONFIGURATION
#define SIDFC									0x4000C084 //STANDARD ID FILTER CONFIGURATION
#define XIDFC									0x4000C088 //EXTENDED ID FILTER CONFIGURATION

//I2C/SPI

//=====================
//*****	  HSIC	******/
//=====================
#define GOTGCTL									0x40010000 //CONTROL AND STATUS REGISTER
#define GOTGINT									0x40010004 //INTERRUPT REGISTER
#define GAHBCFG									0x40010008 //AHB CONFIGURATION REGISTER
#define GUSBCFG									0x4001000C //USB CONFIGURATION REGISTER
#define GRSTCTL									0x40010010 //RESET REGISTER
#define GINTSTS									0x40010014 //INTERRUPT REGISTER
#define GINTMSK									0x40010018 //INTERRUPT MASK REGISTER
#define GRXSTSR									0x4001001C //RECEIVE STATUS DEBUG READ/STATUS READ AND POP REGISTERS
#define GRXSTSP									0x40010020 //RECEIVE STATUS DEBUG READ/STATUS READ AND POP REGISTERS
#define GRXFSIZ									0x40010024 //RECEIVE FIFO SIZE REGISTER
#define GNPTXFSIZ								0x40010028 //NON-PERIODIC TRANSMIT FIFO SIZE REGISTER
#define GNPTXSTS								0x4001002C //NON-PERIODIC TRANSMIT FIFO/QUEUE STATUS REGISTER
#define GI2CCTL									0x40010030 //I2C ACCESS REGISTER
#define GPVNDCTL								0x40010034 //PHY VENDOR CONTROL REGISTER
#define GGPIO									0x40010038 //GENERAL PURPOSE INPUT/OUTPUT REGISTER
#define GUID									0x4001003C //USER ID REGISTER
#define GSNPSID									0x40010040 //SYNOPSYS ID REGISTER
#define GHWCFG1									0x40010044 //USER HW CONFIG1 REGISTER
#define GHWCFG2									0x40010048 //USER HW CONFIG2 REGISTER
#define GHWCFG3									0x4001004C //USER HW CONFIG3 REGISTER
#define GHWCFG4									0x40010050 //USER HW CONFIG4 REGISTER
#define GLPMCFG									0x40010054 //CORE LPM CONFIGURATION REGISTER
#define GPWRDN									0x40010058 //POWER DOWN REGISTER
#define GDFIFOCFG								0x4001005C //DFIFO SOFTWARE CONFIG REGISTER
#define GADPCTL									0x40010060 //ADP TIMER, CONTROL AND STATUS REGISTER
#define HPTXFSIZ								0x40010100 //HOST PERIODIC TRANSMIT FIFO SIZE REGISTER
#define DPTXFSIZ1								0x40010104
#define DPTXFSIZ2								0x40010108
#define DPTXFSIZ3								0x4001010C
#define DPTXFSIZ4								0x40010110
#define DPTXFSIZ5								0x40010114
#define DPTXFSIZ6								0x40010118
#define DPTXFSIZ7								0x4001011C
#define DPTXFSIZ8								0x40010120
#define DPTXFSIZ9								0x40010124
#define DPTXFSIZ10								0x40010128
#define DPTXFSIZ11								0x4001012C
#define DPTXFSIZ12								0x40010130
#define DPTXFSIZ13								0x40010134
#define DPTXFSIZ14								0x40010138
#define DPTXFSIZ15								0x4001013C
#define DIEPTXF1								0x40010104
#define DIEPTXF2								0x40010108
#define DIEPTXF3								0x4001010C
#define DIEPTXF4								0x40010110
#define DIEPTXF5								0x40010114
#define DIEPTXF6								0x40010118
#define DIEPTXF7								0x4001011C
#define DIEPTXF8								0x40010120
#define DIEPTXF9								0x40010124
#define DIEPTXF10								0x40010128
#define DIEPTXF11								0x4001012C
#define DIEPTXF12								0x40010130
#define DIEPTXF13								0x40010134
#define DIEPTXF14								0x40010138
#define DIEPTXF15								0x4001013C

//Host Mode CSR Map
#define HCFG									0x40010400 //HOST CONFIGURATION REGISTER
#define HFIR									0x40010404 //HOST FRAME INTERVAL REGISTER
#define HFNUM									0x40010408 //HOST FRAME NUMBER/FRAME TIME REMAINING REGISTER
#define HPTXSTS									0x40010410 //HOST PERIODIC TRANSMIT FIFO/QUEUE STATUS REGISTER
#define HAINT									0x40010414 //HOST ALL CHANNELS INTERRUPT REGISTER
#define HAINTMSK								0x40010418 //HOST ALL CHANNELS INTERRUPT MASK REGISTER
#define HFLBADDR								0x4001041C //HOST FRAME LIST BASE ADDRESS REGISTER
#define HPRT									0x40010440 //HOST PORT CONTROL AND STATUS REGISTER
#define HCCHAR0									0x40001500
#define HCCHAR1									0x40001520
#define HCCHAR2									0x40001540
#define HCCHAR3									0x40001560
#define HCCHAR4									0x40001580
#define HCCHAR5									0x400015A0
#define HCCHAR6									0x400015C0
#define HCCHAR7									0x400015E0
#define HCCHAR8									0x40001600
#define HCCHAR9									0x40001620
#define HCCHAR10								0x40001640
#define HCCHAR11								0x40001660
#define HCCHAR12								0x40001680
#define HCCHAR13								0x400016A0
#define HCCHAR14								0x400016C0
#define HCCHAR15								0x400016E0
#define HCSPLIT0								0x40001504 
#define HCSPLIT1								0x40001524
#define HCSPLIT2								0x40001544
#define HCSPLIT3								0x40001564
#define HCSPLIT4								0x40001584
#define HCSPLIT5								0x400015A4
#define HCSPLIT6								0x400015C4
#define HCSPLIT7								0x400015E4
#define HCSPLIT8								0x40001604
#define HCSPLIT9								0x40001624
#define HCSPLIT10								0x40001644
#define HCSPLIT11								0x40001664
#define HCSPLIT12								0x40001684
#define HCSPLIT13								0x400016A4
#define HCSPLIT14								0x400016C4
#define HCSPLIT15								0x400016E4
#define HCINTN0									0x40001508 
#define HCINTN1									0x40001528
#define HCINTN2									0x40001548
#define HCINTN3									0x40001568
#define HCINTN4									0x40001588
#define HCINTN5									0x400015A8
#define HCINTN6									0x400015C8
#define HCINTN7									0x400015E8
#define HCINTN8									0x40001608
#define HCINTN9									0x40001628
#define HCINTN10								0x40001648
#define HCINTN11								0x40001668
#define HCINTN12								0x40001688
#define HCINTN13								0x400016A8
#define HCINTN14								0x400016C8
#define HCINTN15								0x400016E8
#define HCINTMSKN0								0x4000150C 
#define HCINTMSKN1								0x4000152C
#define HCINTMSKN2								0x4000154C
#define HCINTMSKN3								0x4000156C
#define HCINTMSKN4								0x4000158C
#define HCINTMSKN5								0x400015AC
#define HCINTMSKN6								0x400015CC
#define HCINTMSKN7								0x400015EC
#define HCINTMSKN8								0x4000160C
#define HCINTMSKN9								0x4000162C
#define HCINTMSKN10								0x4000164C 
#define HCINTMSKN11								0x4000166C
#define HCINTMSKN12								0x4000168C
#define HCINTMSKN13								0x400016AC
#define HCINTMSKN14								0x400016CC
#define HCINTMSKN15								0x400016EC
#define HCTSIZ0									0x40001510 
#define HCTSIZ1									0x40001530
#define HCTSIZ2									0x40001550
#define HCTSIZ3									0x40001570
#define HCTSIZ4									0x40001590
#define HCTSIZ5									0x400015B0
#define HCTSIZ6									0x400015D0
#define HCTSIZ7									0x400015F0
#define HCTSIZ8									0x40001610
#define HCTSIZ9									0x40001630
#define HCTSIZ10								0x40001650 
#define HCTSIZ11								0x40001670
#define HCTSIZ12								0x40001690
#define HCTSIZ13								0x400016B0
#define HCTSIZ14								0x400016D0
#define HCTSIZ15								0x400016F0
#define HCDMA0									0x40001514 
#define HCDMA1									0x40001534
#define HCDMA2									0x40001554
#define HCDMA3									0x40001574
#define HCDMA4									0x40001594
#define HCDMA5									0x400015B4
#define HCDMA6									0x400015D4
#define HCDMA7									0x400015F4
#define HCDMA8									0x40001614
#define HCDMA9									0x40001634
#define HCDMA10									0x40001654 
#define HCDMA11									0x40001674
#define HCDMA12									0x40001694
#define HCDMA13									0x400016B4
#define HCDMA14									0x400016D4
#define HCDMA15									0x400016F4
#define HCDMAB0									0x4000151C 
#define HCDMAB1									0x4000153C
#define HCDMAB2									0x4000155C
#define HCDMAB3									0x4000157C
#define HCDMAB4									0x4000159C
#define HCDMAB5									0x400015BC
#define HCDMAB6									0x400015DC
#define HCDMAB7									0x400015FC
#define HCDMAB8									0x4000161C
#define HCDMAB9									0x4000163C
#define HCDMAB10								0x4000165C 
#define HCDMAB11								0x4000167C
#define HCDMAB12								0x4000169C
#define HCDMAB13								0x400016BC
#define HCDMAB14								0x400016DC
#define HCDMAB15								0x400016FC

//Device Mode CSR Map
#define DCFG									0x40010800 //DEVICE CONFIGURATION REGISTER
#define DCTL									0x40010804 //DEVICE CONTROL REGISTER
#define DSTS									0x40010808 //DEVICE STATUS REGISTER
#define DIEPMSK									0x40010810 //DEVICE IN ENDPOINT COMMON INTERRUPT MASK REGISTER
#define DOEPMSK									0x40010814 //DEVICE OUT ENDPOINT COMMON INTERRUPT MASK REGISTER
#define DAINT									0x40010818 //DEVICE ALL ENDPOINTS INTERRUPT REGISTER
#define DAINTMSK								0x4001081C //DEVICE ALL ENDPOINTS INTERRUPT MASK REGISTER
#define DTKNQR1									0x40010820 //DEVICE IN TOKEN SEQUENCE LEARNING QUEUE READ REGISTER 1
#define DTKNQR2									0x40010824 //DEVICE IN TOKEN SEQUENCE LEARNING QUEUE READ REGISTER 2
#define DTKNQR3									0x40010830 //DEVICE IN TOKEN SEQUENCE LEARNING QUEUE READ REGISTER 3
#define DTKNQR4									0x40010834 //DEVICE IN TOKEN SEQUENCE LEARNING QUEUE READ REGISTER 4
#define DVBUSDIS								0x40010828 //DEVICE VBUS DISCHARGE TIME REGISTER
#define DVBUSPULSE								0x4001082C //DEVICE VBUS PULSING TIME REGISTER
#define DTHRCTL									0x40010830 //DEVICE THRESHOLD CONTROL REGISTER
#define DIEPEMPMSK								0x40010834 //DEVICE IN ENDPOINT FIFO EMPTY INTERRUPT MASK REGISTER
#define DEACHINT								0x40010838 //DEVICE EACH ENDPOINT INTERRUPT REGISTER
#define DEACHINTMSK								0x4001083C //DEVICE EACH ENDPOINT INTERRUPT REGISTER MASK
#define DIEPEACHMSKN							0x40010840 //DEVICE EACH IN ENDPOINT-N INTERRUPT REGISTER
#define DOEPEACHMSKN							0x40010880 //DEVICE EACH OUT ENDPOINT-N INTERRUPT REGISTER
#define DIEPCTL0								0x40010900 //DEVICE CONTROL IN ENDPOINT 0 CONTROL REGISTER
#define DIEPCTL1								0x40010920
#define DIEPCTL2								0x40010940 
#define DIEPCTL3								0x40010960
#define DIEPCTL4								0x40010980
#define DIEPCTL5								0x400109A0
#define DIEPCTL6								0x400109C0
#define DIEPCTL7								0x400109E0
#define DIEPCTL8								0x40010A00
#define DIEPCTL9								0x40010A20
#define DIEPCTL10								0x40010A40
#define DIEPCTL11								0x40010A60
#define DIEPCTL12								0x40010A80
#define DIEPCTL13								0x40010AA0
#define DIEPCTL14								0x40010AC0
#define DIEPCTL15								0x40010AE0
#define DOEPCTL1								0x40010B20	 
#define DOEPCTL2								0x40010B40 
#define DOEPCTL3								0x40010B60
#define DOEPCTL4								0x40010B80
#define DOEPCTL5								0x40010BA0
#define DOEPCTL6								0x40010BC0
#define DOEPCTL7								0x40010BE0
#define DOEPCTL8								0x40010C00
#define DOEPCTL9								0x40010C20
#define DOEPCTL10								0x40010C40
#define DOEPCTL11								0x40010C60
#define DOEPCTL12								0x40010C80
#define DOEPCTL13								0x40010CA0
#define DOEPCTL14								0x40010CC0
#define DOEPCTL15								0x40010CE0

#define DIEPINT0								0x40010908
#define DIEPINT1								0x40010928
#define DIEPINT2								0x40010948
#define DIEPINT3								0x40010968
#define DIEPINT4								0x40010988
#define DIEPINT5								0x400109A8
#define DIEPINT6								0x400109C8
#define DIEPINT7								0x400109E8
#define DIEPINT8								0x40010A08
#define DIEPINT9								0x40010A28
#define DIEPINT10								0x40010A48
#define DIEPINT11								0x40010A68
#define DIEPINT12								0x40010A88
#define DIEPINT13								0x40010AA8
#define DIEPINT14								0x40010AC8
#define DIEPINT15								0x40010AE8
#define DOEPINT0								0x40010B08
#define DOEPINT1								0x40010B28
#define DOEPINT2								0x40010B48 
#define DOEPINT3								0x40010B68
#define DOEPINT4								0x40010B88
#define DOEPINT5								0x40010BA8
#define DOEPINT6								0x40010BC8
#define DOEPINT7								0x40010BE8
#define DOEPINT8								0x40010C08
#define DOEPINT9								0x40010C28
#define DOEPINT10								0x40010C48
#define DOEPINT11								0x40010C68
#define DOEPINT12								0x40010C88
#define DOEPINT13								0x40010CA8
#define DOEPINT14								0x40010CC8
#define DOEPINT15								0x40010CE8

#define DIEPTSIZ0								0x40010910
#define DOEPTSIZ0								0x40010B10
#define DIEPTSIZ1								0x40010930
#define DOEPTSIZ1								0x40010B30
#define DIEPTSIZ2								0x40010950
#define DOEPTSIZ2								0x40010B50
#define DIEPTSIZ3								0x40010970
#define DOEPTSIZ3								0x40010B70
#define DIEPTSIZ4								0x40010990
#define DOEPTSIZ4								0x40010B90
#define DIEPTSIZ5								0x400109B0
#define DOEPTSIZ5								0x40010BB0
#define DIEPTSIZ6								0x400109D0
#define DOEPTSIZ6								0x40010BD0
#define DIEPTSIZ7								0x400109F0
#define DOEPTSIZ7								0x40010BF0
#define DIEPTSIZ8								0x40010A10
#define DOEPTSIZ8								0x40010C10
#define DIEPTSIZ9								0x40010A30
#define DOEPTSIZ9								0x40010C30
#define DIEPTSIZ10								0x40010A50
#define DOEPTSIZ10								0x40010C50
#define DIEPTSIZ11								0x40010A70
#define DOEPTSIZ11								0x40010C70
#define DIEPTSIZ12								0x40010A90
#define DOEPTSIZ12								0x40010C90
#define DIEPTSIZ13								0x40010AB0
#define DOEPTSIZ13								0x40010CB0
#define DIEPTSIZ14								0x40010AD0
#define DOEPTSIZ14								0x40010CD0
#define DIEPTSIZ15								0x40010AF0
#define DOEPTSIZ15								0x40010CF0

#define DIEPDMA0								0x40010914
#define DIEPDMA1								0x40010934
#define DIEPDMA2								0x40010954 
#define DIEPDMA3								0x40010974
#define DIEPDMA4								0x40010994
#define DIEPDMA5								0x400109B4
#define DIEPDMA6								0x400109D4
#define DIEPDMA7								0x400109F4
#define DIEPDMA8								0x40010A14
#define DIEPDMA9								0x40010A34
#define DIEPDMA10								0x40010A54
#define DIEPDMA11								0x40010A74
#define DIEPDMA12								0x40010A94
#define DIEPDMA13								0x40010AB4
#define DIEPDMA14								0x40010AD4
#define DIEPDMA15								0x40010AF4
#define DOEPDMA0								0x40010B14
#define DOEPDMA1								0x40010B34
#define DOEPDMA2								0x40010B54 
#define DOEPDMA3								0x40010B74
#define DOEPDMA4								0x40010B94
#define DOEPDMA5								0x40010BB4
#define DOEPDMA6								0x40010BD4
#define DOEPDMA7								0x40010BF4
#define DOEPDMA8								0x40010C14
#define DOEPDMA9								0x40010C34
#define DOEPDMA10								0x40010C54
#define DOEPDMA11								0x40010C74
#define DOEPDMA12								0x40010C94
#define DOEPDMA13								0x40010CB4
#define DOEPDMA14								0x40010CD4
#define DOEPDMA15								0x40010CF4

#define DTXFSTS0								0x40010918
#define DTXFSTS1								0x40010938
#define DTXFSTS2								0x40010958 
#define DTXFSTS3								0x40010978
#define DTXFSTS4								0x40010998
#define DTXFSTS5								0x400109B8
#define DTXFSTS6								0x400109D8
#define DTXFSTS7								0x400109F8
#define DTXFSTS8								0x40010A18
#define DTXFSTS9								0x40010A38
#define DTXFSTS10								0x40010A58
#define DTXFSTS11								0x40010A78
#define DTXFSTS12								0x40010A98
#define DTXFSTS13								0x40010AB8
#define DTXFSTS14								0x40010AD8
#define DTXFSTS15								0x40010AF8

#define DIEPDMAB0								0x4001091C
#define DIEPDMAB1								0x4001093C
#define DIEPDMAB2								0x4001095C
#define DIEPDMAB3								0x4001097C
#define DIEPDMAB4								0x4001099C
#define DIEPDMAB5								0x400109BC
#define DIEPDMAB6								0x400109DC
#define DIEPDMAB7								0x400109FC
#define DIEPDMAB8								0x40010A1C
#define DIEPDMAB9								0x40010A3C
#define DIEPDMAB10								0x40010A5C
#define DIEPDMAB11								0x40010A7C
#define DIEPDMAB12								0x40010A9C
#define DIEPDMAB13								0x40010ABC
#define DIEPDMAB14								0x40010ADC
#define DIEPDMAB15								0x40010AFC
#define DOEPDMAB0								0x40010B1C
#define DOEPDMAB1								0x40010B3C
#define DOEPDMAB2								0x40010B5C
#define DOEPDMAB3								0x40010B7C
#define DOEPDMAB4								0x40010B9C
#define DOEPDMAB5								0x40010BBC
#define DOEPDMAB6								0x40010BDC
#define DOEPDMAB7								0x40010BFC
#define DOEPDMAB8								0x40010C1C
#define DOEPDMAB9								0x40010C3C
#define DOEPDMAB10								0x40010C5C
#define DOEPDMAB11								0x40010C7C
#define DOEPDMAB12								0x40010C9C
#define DOEPDMAB13								0x40010CBC
#define DOEPDMAB14								0x40010CDC
#define DOEPDMAB15								0x40010CFC

#define DOEPCTL0								0x40010B00
#define PCGCCTL									0x40010E00 //POWER AND CLOCK GATING CONTROL REGISTER

//GDMA Status register defines
#define	 GDMA_START_ADDR						0x40009000
#define	 GDMA_DSR								(`GDMA_START_ADDR + 0x0000)
#define	 GDMA_DPC								(`GDMA_START_ADDR + 0x0004)
#define	 GDMA_INTEN								(`GDMA_START_ADDR + 0x0020)
#define	 GDMA_INT_EVENT_RIS						(`GDMA_START_ADDR + 0x0024)
#define	 GDMA_INTMIS							(`GDMA_START_ADDR + 0x0028)
#define	 GDMA_INTCLR							(`GDMA_START_ADDR + 0x002C)
#define	 GDMA_FSRD								(`GDMA_START_ADDR + 0x0030)
#define	 GDMA_FSRC								(`GDMA_START_ADDR + 0x0034)
#define	 GDMA_FTRD								(`GDMA_START_ADDR + 0x0038)
#define	 GDMA_FTR0								(`GDMA_START_ADDR + 0x0040)
#define	 GDMA_CSR0								(`GDMA_START_ADDR + 0x0100)
#define	 GDMA_CPC0								(`GDMA_START_ADDR + 0x0104)
#define	 GDMA_SAR0								(`GDMA_START_ADDR + 0x0400)
#define	 GDMA_DAR0								(`GDMA_START_ADDR + 0x0404)
#define	 GDMA_CCR0								(`GDMA_START_ADDR + 0x0408)
#define	 GDMA_LC0								(`GDMA_START_ADDR + 0x040C)
#define	 GDMA_LC1								(`GDMA_START_ADDR + 0x0410)
#define	 GDMA_DBGSTATUS							(`GDMA_START_ADDR + 0x0D00)
#define	 GDMA_DBGCMD							(`GDMA_START_ADDR + 0x0D04)
#define	 GDMA_DBGINST0							(`GDMA_START_ADDR + 0x0D08)
#define	 GDMA_DBGINST1							(`GDMA_START_ADDR + 0x0D0C)
#define	 GDMA_CR0								(`GDMA_START_ADDR + 0x0E00)
#define	 GDMA_CR1								(`GDMA_START_ADDR + 0x0E04)
#define	 GDMA_CR2								(`GDMA_START_ADDR + 0x0E08)
#define	 GDMA_CR3								(`GDMA_START_ADDR + 0x0E0C)
#define	 GDMA_CR4								(`GDMA_START_ADDR + 0x0E10)
#define	 GDMA_CRD								(`GDMA_START_ADDR + 0x0E14)
#define	 GDMA_WD								(`GDMA_START_ADDR + 0x0E80)
#define	 GDMA_PERIPH_ID_0						(`GDMA_START_ADDR + 0x0FE0)
#define	 GDMA_PERIPH_ID_1						(`GDMA_START_ADDR + 0x0FE4)
#define	 GDMA_PERIPH_ID_2						(`GDMA_START_ADDR + 0x0FE8)
#define	 GDMA_PERIPH_ID_3						(`GDMA_START_ADDR + 0x0FEC)
#define	 GDMA_PCELL_ID_0						(`GDMA_START_ADDR + 0x0FF0)
#define	 GDMA_PCELL_ID_1						(`GDMA_START_ADDR + 0x0FF4)
#define	 GDMA_PCELL_ID_2						(`GDMA_START_ADDR + 0x0FF8)
#define	 GDMA_PCELL_ID_3						(`GDMA_START_ADDR + 0x0FFC)


#define VendorID_DeviceID						0x40020000
#define Command_Status_Register					0x40020004
#define RevisionID_ClassCode					0x40020008
#define CLS_LTimer_Header_Type_BIST				0x4002000C
#define BAR0									0x40020010
#define BAR1									0x40020014
#define BAR2									0x40020018
#define BAR3									0x4002001C
#define BAR4									0x40020020
#define BAR5									0x40020024
#define CARDBUS_CIS_POINTER						0x40020028
#define SubsystemVendorID_SubsystemID			0x4002002C
#define ExpansionROMBaseAddress					0x40020030
#define CapabilityPointer						0x40020034
#define Int_Line_Int_Pin_Gnt_Lat				0x4002003C
#define Device_Capabilities						0x40020044
#define Device_Control_Device_Status			0x40020048
#define Link_Capabilities						0x4002004C
#define Link_Control_Link_Status				0x40020050
#define Device_Capabilities_2					0x40020064
#define DEV_Ctrl_2_DEV_Sts_2					0x40020068
#define Link_Capabilities_2						0x4002006C
#define Link_Ctrl_2_Link_Sts_2					0x40020070
#define Power_Management_Capabilities			0x40020080
#define Power_Management_Status_Control			0x40020084
#define Message_Control							0x40020090
#define Message_Address							0x40020094
#define Message_Upper_Address					0x40020098
#define Message_Data							0x4002009C
#define Mask_Bits								0x400200A0
#define Pending_Bits							0x400200A4
#define Message_Control_MSIX					0x400200B0
#define Table_Offset_Table_BIR_MSIX				0x400200B4
#define PBA_Offset_PBA_BIR_MSIX					0x400200B8
#define Uncorrectable_Error_Status				0x40020104
#define Uncorrectable_Error_Mask				0x40020108
#define Uncorrectable_Error_Severity			0x4002010C
#define Correctable_Error_Status				0x40020110
#define Correctable_Error_Mask					0x40020114
#define AER_Cap_and_Ctr							0x40020118
#define HeaderLog_Register_1stDW				0x4002011C
#define HeaderLog_Register_2ndDW				0x40020120
#define HeaderLog_Register_3rdDW				0x40020124
#define HeaderLog_Register_4thDW				0x40020128
#define First_TLP_Prefix_Log_Register			0x40020138
#define Second_TLP_Prefix_Log_Register			0x4002013C
#define Third_TLP_Prefix_Log_Register			0x40020140
#define Fourth_TLP_Prefix_Log_Register			0x40020144
#define VC_Enhanced_Cap_Header					0x40020150
#define Port_VC_Capability_Register1			0x40020154
#define Port_VC_Capability_Register2			0x40020158
#define Port_VC_Control_Port_VC_Status			0x4002015C
#define VC_Resource_Capability_0				0x40020160
#define VC_Resource_Control_0					0x40020164
#define VC_Resource_Status_0					0x40020168
#define LTR_Extended_Capability_Header			0x40020260
#define Max_Snoop_Lat_Max_NoSnoop_Lat			0x40020264
#define L1_PM_Substates_Ext_Cap_Header			0x40020400
#define L1_PM_Substates_Capabilities			0x40020404
#define L1_PM_Substates_Control1				0x40020408
#define L1_PM_Substates_Control2				0x4002040C
#define VENDOR_ID								0x40022000
#define REVISION_ID								0x40022008
#define BAR_RANGE_SET							0x4002200C
#define BAR_0_CFG								0x40022010
#define BAR_1_CFG								0x40022014
#define BAR_2_CFG								0x40022018
#define BAR_3_CFG								0x4002201C
#define BAR_4_CFG								0x40022020
#define BAR_5_CFG								0x40022024
#define BAR_RANGE_SET2							0x40022028
#define SUBSYSTEM_ID							0x4002202C
#define EXROM_BAR_SET							0x40022030
#define COMPATI_CAPA_POINT						0x40022034
#define MAX_LATENCY								0x4002203C
#define DEV_CAPA								0x40022044
#define DEV_CONT								0x40022048
#define LINK_CAPA								0x4002204C
#define LINK_CONT								0x40022050
#define LINK_CAPA2								0x40022064
#define LNK_CAP2								0x4002206C
#define LINK_CONT2								0x40022070
#define PM_CAPA_NXT_POINT						0x40022080
#define PM_ST_CNTRL								0x40022084
#define MSI_CAPA_NXT_POINT						0x40022090
#define MSI_SEND_TRIGGER						0x4002209C
#define MSI_PEND_BIT							0x400220A4
//#define Message_Control_MSIX					0x400220B0
//#define Table_Offset_Table_BIR_MSIX			0x400220B4
//#define PBA_Offset_PBA_BIR_MSIX				0x400220B8
#define CURERR_ST								0x40022110
#define CURERR_ST								0x40022110
#define AER_CAP_CNTRL							0x40022118
#define VC_Enhanced_Cap_Hdr						0x40022150
#define PRT_VC_CAP_REG1							0x40022154
#define PWBDT_Extended_Capability_Header		0x40022200
#define PWBDT_Data_Select_Register				0x40022204
#define PWBDT_Data_Register						0x40022208
#define PWBDT_Capability_Register				0x4002220C
#define DATA_SEL_REG							0x40022250
#define LTR_EXTND_CAPHD							0x40022260
#define TPH_REQ_EXTND_CAPHD						0x40022270
//#define L1_PM_Substates_Ext_Cap_Header		0x40022400
//#define L1_PM_Substates_Capabilities			0x40022404
#define FUNC_READY								0x40022FC0
#define RC_VBAR_RANGE_SET						0x4002300C
#define RC_VBAR_0								0x40023010
#define RC_VBAR_1								0x40023014
#define RC_VBAR_2								0x40023018
#define RC_VBAR_3								0x4002301C
#define RC_VBAR_4								0x40023020
#define RC_VBAR_5								0x40023024
#define RC_BS_VBAR_0							0x40023030
#define RC_BS_VBAR_1							0x40023034
#define RC_BS_VBAR_2							0x40023038
#define RC_BS_VBAR_3							0x4002303C
#define RC_BS_VBAR_4							0x40023040
#define RC_BS_VBAR_5							0x40023044
#define RC_BS_SLOTMSG_EN						0x40023050
#define RC_BS_SLOTMSG_DW						0x40023054
#define FreeMsg_Issue							0x40023400
#define FreeMsg_Header_0DW						0x40023410
#define FreeMsg_Header_1DW						0x40023414
#define FreeMsg_Header_2DW						0x40023418
#define FreeMsg_Header_3DW						0x4002341C
#define FreeMsg_Data_0DW						0x40023420
#define FreeMsg_Data_1DW						0x40023424
#define FreeMsg_Data_2DW						0x40023428
#define FreeMsg_Data_3DW						0x4002342C
#define FreeMsg_Data_4DW						0x40023430
#define FreeMsg_Data_5DW						0x40023434
#define FreeMsg_Data_6DW						0x40023438
#define FreeMsg_Data_7DW						0x4002343C
#define FreeMsg_Data_8DW						0x40023440
#define FreeMsg_Data_9DW						0x40023444
#define FreeMsg_Data_10DW						0x40023448
#define FreeMsg_Data_11DW						0x4002344C
#define FreeMsg_Data_12DW						0x40023450
#define FreeMsg_Data_13DW						0x40023454
#define FreeMsg_Data_14DW						0x40023458
#define FreeMsg_Data_15DW						0x4002345C
#define FreeMsg_Data_16DW						0x40023460
#define FreeMsg_Data_17DW						0x40023464
#define FreeMsg_Data_18DW						0x40023468
#define FreeMsg_Data_19DW						0x4002346C
#define FreeMsg_Data_20DW						0x40023470
#define FreeMsg_Data_21DW						0x40023474
#define FreeMsg_Data_22DW						0x40023478
#define FreeMsg_Data_23DW						0x4002347C
#define FreeMsg_Data_24DW						0x40023480
#define FreeMsg_Data_25DW						0x40023484
#define FreeMsg_Data_26DW						0x40023488
#define FreeMsg_Data_27DW						0x4002348C
#define FreeMsg_Data_28DW						0x40023490
#define FreeMsg_Data_29DW						0x40023494
#define FreeMsg_Data_30DW						0x40023498
#define FreeMsg_Data_31DW						0x4002349C
#define ReceivedMsg_Header_0DW					0x40023510
#define ReceivedMsg_Header_1DW					0x40023514
#define ReceivedMsg_Header_2DW					0x40023518
#define ReceivedMsg_Header_3DW					0x4002351C
#define ReceivedMsg_Data_0DW					0x40023520
#define ReceivedMsg_Data_1DW					0x40023524
#define ReceivedMsg_Data_2DW					0x40023528
#define ReceivedMsg_Data_3DW					0x4002352C
#define ReceivedMsg_Data_4DW					0x40023530
#define ReceivedMsg_Data_5DW					0x40023534
#define ReceivedMsg_Data_6DW					0x40023538
#define ReceivedMsg_Data_7DW					0x4002353C
#define ReceivedMsg_Data_8DW					0x40023540
#define ReceivedMsg_Data_9DW					0x40023544
#define ReceivedMsg_Data_10DW					0x40023548
#define ReceivedMsg_Data_11DW					0x4002354C
#define ReceivedMsg_Data_12DW					0x40023550
#define ReceivedMsg_Data_13DW					0x40023554
#define ReceivedMsg_Data_14DW					0x40023558
#define ReceivedMsg_Data_15DW					0x4002355C
#define ReceivedMsg_Data_16DW					0x40023560
#define ReceivedMsg_Data_17DW					0x40023564
#define ReceivedMsg_Data_18DW					0x40023568
#define ReceivedMsg_Data_19DW					0x4002356C
#define ReceivedMsg_Data_20DW					0x40023570
#define ReceivedMsg_Data_21DW					0x40023574
#define ReceivedMsg_Data_22DW					0x40023578
#define ReceivedMsg_Data_23DW					0x4002357C
#define ReceivedMsg_Data_24DW					0x40023580
#define ReceivedMsg_Data_25DW					0x40023584
#define ReceivedMsg_Data_26DW					0x40023588
#define ReceivedMsg_Data_27DW					0x4002358C
#define ReceivedMsg_Data_28DW					0x40023590
#define ReceivedMsg_Data_29DW					0x40023594
#define ReceivedMsg_Data_30DW					0x40023598
#define ReceivedMsg_Data_31DW					0x4002359C
#define LTR_Msg_Issue							0x40023700
#define LTR_Msg_Snoop							0x4002371C
#define LTR_Msg_Lat_Snoop						0x4002372C
#define PCLK_SYNC_RST							0x40025000
#define LINK_WID_CHG_CTRL						0x40025220
#define PIPE_RESET_SH							0x40026000
#define IP_MODE									0x40026004
#define APB_BRIDGE_SET							0x40026008
#define GPOUT0									0x4002600C
#define GPOUT1									0x40026010
#define RC_INTXMSI_CONT							0x40026014
#define SYS_FREQ								0x40026018
#define PHY_CFGOUT								0x40026020
#define RANGE00_UP_OFFSET						0x40026200
#define RANGE00_EN								0x40026204
#define RANGE00_UP_RPLC							0x40026208
#define RANGE00_WIDTH							0x4002620C
#define RANGE01_UP_OFFSET						0x40026210
#define RANGE01_EN								0x40026214
#define RANGE01_UP_RPLC							0x40026218
#define RANGE01_WIDTH							0x4002621C
#define RANGE02_UP_OFFSET						0x40026220
#define RANGE02_EN								0x40026224
#define RANGE02_UP_RPLC							0x40026228
#define RANGE02_WIDTH							0x4002622C
#define RANGE03_UP_OFFSET						0x40026230
#define RANGE03_EN								0x40026234
#define RANGE03_UP_RPLC							0x40026238
#define RANGE03_WIDTH							0x4002623C
#define PM_CTRL1								0x40027100
#define PM_CTRL2								0x40027104
#define PM_TIMER_CTRL2							0x4002710C
#define PM_TIMER_CTRL3							0x40027110
#define PM_TIMER_CTRL4							0x40027114
#define PM_TIMER_CTRL5							0x40027118
#define PM_CLKCONT_CTRL							0x40027120
#define DLLP_200US_TIMER_DIS					0x40028020
#define DLLP_STATUS								0x40028024
#define DL_UPDTFC_INTVL_VLUE					0x40028028
#define RPLY_TIMEOUT_G1_128_1					0x40028100
#define RPLY_TIMEOUT_G1_128_2					0x40028104
#define RPLY_TIMEOUT_G2_128_1					0x40028108
#define RPLY_TIMEOUT_G2_128_2					0x4002810C
#define ACKLAT_TIMEOUT_G1_128_1					0x40028180
#define ACKLAT_TIMEOUT_G1_128_2					0x40028184
#define ACKLAT_TIMEOUT_G2_128_1					0x40028188
#define ACKLAT_TIMEOUT_G2_128_2					0x4002818C
#define UP_FC_INTERVAL_G1_G2_128				0x40028200
#define NFTS_SREF_CTRL							0x40029004
#define NFTS_CREF_CTRL							0x40029008
#define L1EXITLTCY_CTRL							0x4002900C
#define TXCOMMON_TO_CTRL						0x40029080
#define PHYPIPE_INFO							0x40029100
#define PINT0_INT								0x4002A000
#define PINT0_INT_MSK							0x4002A004
#define PORT_INT1								0x4002A010
#define PORT_INT1_MSK							0x4002A014
#define PORT_INT2								0x4002A020
#define PORT_INT2_MSK							0x4002A024
#define VC_VALID_INT							0x4002A100
#define VC_VALID_INT_MSK						0x4002A104
#define MAC_INFORM_INT							0x4002A108
#define MAC_INFORM_INT_MSK						0x4002A10C
#define RECEIVE_MSG								0x4002A110
#define RECEIVE_MSG_MSK							0x4002A114
#define RC_INTERNAL_INT							0x4002A120
#define RC_INTERNAL_INT_MSK						0x4002A124
#define POWER_INFORM_INT						0x4002A128
#define POWER_INFORM_INT_MSK					0x4002A12C
#define VC0_MAXI_ERR							0x4002A280
#define VC0_AXIW_ERR							0x4002A300
#define VC0_AXIW_ERR_MSK						0x4002A308
#define VC0_AXIR_ERR							0x4002A310
#define VC0_AXIR_ERR_MSK						0x4002A318
#define FLR										0x4002A400
#define FLR_MSK									0x4002A404
#define FUNCTION_READY							0x4002A40C
#define PMCSR_CHANGE							0x4002A410
#define PMCSR_CHANGE_MSK						0x4002A414
#define PMCSR_COPY_VAL0003						0x4002A420
#define PMCSR_COPY_VAL0407						0x4002A424
#define PMCSR_COPY_VAL080B						0x4002A428
#define PMCSR_COPY_VAL0C0F						0x4002A42C
#define PMCSR_COPY_VAL1013						0x4002A430
#define PMCSR_COPY_VAL1417						0x4002A434
#define PMCSR_COPY_VAL181B						0x4002A438
#define PMCSR_COPY_VAL1C1F						0x4002A43C
#define TRANSFER_PEND_BIT_COPY					0x4002A500
#define TR_PEND_CHG_DET							0x4002A504
#define TR_PEND_CHG_DET_MSK						0x4002A508
#define CFG_ACC_KICK							0x4002B000
#define CFG_ACC_BUSY							0x4002B004
#define CFG_ACC_RDATA							0x4002B008
#define CFG_TLP_HED0							0x4002B010
#define CFG_TLP_HED1							0x4002B014
#define CFG_TLP_HED2							0x4002B018
#define CFG_TLP_DAT								0x4002B01C


#define GMII									(0x88); // GMII
#define RGMII									(0x89); // RGMII
#define RGMII_10M								(0x53); // RGMII_10M
#define RGMII_100M								(0x33); // RGMII_100M

#ifdef CANFD
// CANFD0 Registers 
#define CANFD0_MESSAGE_RAM_000					0x40030000
#define RESERVE_40034400						0x40034400
#define RESERVE_40034404						0x40034404
#define RESERVE_40034408						0x40034408
#define RESERVE_4003440C						0x4003440C
#define RESERVE_40034FF0						0x40034FF0
#define RESERVE_40034FF4						0x40034FF4
#define RESERVE_40034FF8						0x40034FF8
#define RESERVE_40034FFC						0x40034FFC
#define CREL0									0x40035000
#define ENDN0									0x40035004
#define CUST0									0x40035008
#define FBTP0									0x4003500C // Rev3.0.2
#define DBTP0									0x4003500C // Rev3.2.0
#define TEST0									0x40035010
#define RWD0									0x40035014
#define CCCR0									0x40035018
#define BTP0									0x4003501C // Rev3.0.2
#define NBTP0									0x4003501C // Rev3.2.0
#define TSCC0									0x40035020
#define TSCV0									0x40035024
#define TOCC0									0x40035028
#define TOCV0									0x4003502C
#define RESERVE_40035030						0x40035030
#define RESERVE_40035034						0x40035034
#define RESERVE_40035038						0x40035038
#define RESERVE_4003503C						0x4003503C
#define ECR0									0x40035040
#define PSR0									0x40035044
//#define RESERVE_40035048						0x40035048 // Rev3.0.2
#define TDCR0									0x40035048 // Rev3.2.0
#define RESERVE_4003504C						0x4003504C
#define IR0										0x40035050
#define IE0										0x40035054
#define ILS0									0x40035058
#define ILE0									0x4003505C
#define RESERVE_40035060						0x40035060
#define RESERVE_40035064						0x40035064
#define RESERVE_40035068						0x40035068
#define RESERVE_4003506C						0x4003506C
#define RESERVE_40035070						0x40035070
#define RESERVE_40035074						0x40035074
#define RESERVE_40035078						0x40035078
#define RESERVE_4003507C						0x4003507C
#define GFC0									0x40035080
#define SIDFC0									0x40035084
#define XIDFC0									0x40035088
#define RESERVE_4003508C						0x4003508C
#define XIDAM0									0x40035090
#define HPMS0									0x40035094
#define NDAT10									0x40035098
#define NDAT20									0x4003509C
#define RXF0C0									0x400350A0
#define RXF0S0									0x400350A4
#define RXF0A0									0x400350A8
#define RXBC0									0x400350AC
#define RXF1C0									0x400350B0
#define RXF1S0									0x400350B4
#define RXF1ARx0								0x400350B8 // Rev3.0.2
#define RXF1A0									0x400350B8
#define RXESC0									0x400350BC
#define TXBC0									0x400350C0
#define TXFQS0									0x400350C4
#define TXESC0									0x400350C8
#define TXBRP0									0x400350CC
#define TXBAR0									0x400350D0
#define TXBCR0									0x400350D4
#define TXBTO0									0x400350D8
#define TXBCF0									0x400350DC
#define TXBTIE0									0x400350E0
#define TXBCIE0									0x400350E4
#define RESERVE_400350E8						0x400350E8
#define RESERVE_400350EC						0x400350EC
#define TXEFC0									0x400350F0
#define TXEFS0									0x400350F4
#define TXEFA0									0x400350F8
#define RESERVE_400350FC						0x400350FC
#define RESERVE_40035100						0x40035100
#define RESERVE_40035104						0x40035104
#define RESERVE_40035108						0x40035108
#define RESERVE_4003510C						0x4003510C
#define RESERVE_400351F0						0x400351F0
#define RESERVE_400351F4						0x400351F4
#define RESERVE_400351F8						0x400351F8
#define RESERVE_400351FC						0x400351FC
#define RESERVE_40035200						0x40035200
#define RESERVE_40035204						0x40035204
#define RESERVE_40035208						0x40035208
#define RESERVE_4003520C						0x4003520C
#define RESERVE_40035210						0x40035210
#define RESERVE_40035214						0x40035214
#define RESERVE_40035218						0x40035218
#define RESERVE_4003521C						0x4003521C
#define RESERVE_400353F0						0x400353F0
#define RESERVE_400353F4						0x400353F4
#define RESERVE_400353F8						0x400353F8
#define RESERVE_400353FC						0x400353FC
#define RESERVE_40035400						0x40035400
#define RESERVE_40035404						0x40035404
#define RESERVE_40035408						0x40035408
#define RESERVE_4003540C						0x4003540C
#define RESERVE_40038000						0x40038000
#define RESERVE_4003FFF0						0x4003FFF0
#define RESERVE_4003FFF4						0x4003FFF4
#define RESERVE_4003FFF8						0x4003FFF8
#define RESERVE_4003FFFC						0x4003FFFC

// CANFD1 Registers
#define CANFD1_MESSAGE_RAM_001					0x40040000
#define RESERVE_40044400						0x40044400
#define RESERVE_40044404						0x40044404
#define RESERVE_40044408						0x40044408
#define RESERVE_4004440C						0x4004440C
#define RESERVE_40044FF0						0x40044FF0
#define RESERVE_40044FF4						0x40044FF4
#define RESERVE_40044FF8						0x40044FF8
#define RESERVE_40044FFC						0x40044FFC
#define CREL1									0x40045000
#define ENDN1									0x40045004
#define CUST1									0x40045008
#define FBTP1									0x4004500C // Rev3.0.2
#define DBTP1									0x4004500C // Rev3.2.0
#define TEST1									0x40045010
#define RWD1									0x40045014
#define CCCR1									0x40045018
#define BTP1									0x4004501C // Rev3.0.2
#define NBTP1									0x4004501C // Rev3.2.0
#define TSCC1									0x40045020
#define TSCV1									0x40045024
#define TOCC1									0x40045028
#define TOCV1									0x4004502C
#define RESERVE_40045030						0x40045030
#define RESERVE_40045034						0x40045034
#define RESERVE_40045038						0x40045038
#define RESERVE_4004503C						0x4004503C
#define ECR1									0x40045040
#define PSR1									0x40045044
//#define RESERVE_40045048						0x40045048 // Rev3.0.2
#define TDCR1									0x40045048 // Rev3.2.0
#define RESERVE_4004504C						0x4004504C
#define IR1										0x40045050
#define IE1										0x40045054
#define ILS1									0x40045058
#define ILE1									0x4004505C
#define RESERVE_40045060						0x40045060
#define RESERVE_40045064						0x40045064
#define RESERVE_40045068						0x40045068
#define RESERVE_4004506C						0x4004506C
#define RESERVE_40045070						0x40045070
#define RESERVE_40045074						0x40045074
#define RESERVE_40045078						0x40045078
#define RESERVE_4004507C						0x4004507C
#define GFC1									0x40045080
#define SIDFC1									0x40045084
#define XIDFC1									0x40045088
#define RESERVE_4004508C						0x4004508C
#define XIDAM1									0x40045090
#define HPMS1									0x40045094
#define NDAT11									0x40045098
#define NDAT21									0x4004509C
#define RXF0C1									0x400450A0
#define RXF0S1									0x400450A4
#define RXF0A1									0x400450A8
#define RXBC1									0x400450AC
#define RXF1C1									0x400450B0
#define RXF1S1									0x400450B4
#define RXF1ARx1								0x400450B8 // Rev3.0.2
#define RXF1A1									0x400450B8
#define RXESC1									0x400450BC
#define TXBC1									0x400450C0
#define TXFQS1									0x400450C4
#define TXESC1									0x400450C8
#define TXBRP1									0x400450CC
#define TXBAR1									0x400450D0
#define TXBCR1									0x400450D4
#define TXBTO1									0x400450D8
#define TXBCF1									0x400450DC
#define TXBTIE1									0x400450E0
#define TXBCIE1									0x400450E4
#define RESERVE_400450E8						0x400450E8
#define RESERVE_400450EC						0x400450EC
#define TXEFC1									0x400450F0
#define TXEFS1									0x400450F4
#define TXEFA1									0x400450F8
#define RESERVE_400450FC						0x400450FC
#define RESERVE_40045100						0x40045100
#define RESERVE_40045104						0x40045104
#define RESERVE_40045108						0x40045108
#define RESERVE_4004510C						0x4004510C
#define RESERVE_400451F0						0x400451F0
#define RESERVE_400451F4						0x400451F4
#define RESERVE_400451F8						0x400451F8
#define RESERVE_400451FC						0x400451FC
#define RESERVE_40045200						0x40045200
#define RESERVE_40045204						0x40045204
#define RESERVE_40045208						0x40045208
#define RESERVE_4004520C						0x4004520C
#define RESERVE_40045210						0x40045210
#define RESERVE_40045214						0x40045214
#define RESERVE_40045218						0x40045218
#define RESERVE_4004521C						0x4004521C
#define RESERVE_400453F0						0x400453F0
#define RESERVE_400453F4						0x400453F4
#define RESERVE_400453F8						0x400453F8
#define RESERVE_400453FC						0x400453FC
#define RESERVE_40045400						0x40045400
#define RESERVE_40045404						0x40045404
#define RESERVE_40045408						0x40045408
#define RESERVE_4004540C						0x4004540C
#define RESERVE_40048000						0x40048000
#define RESERVE_4004FFF0						0x4004FFF0
#define RESERVE_4004FFF4						0x4004FFF4
#define RESERVE_4004FFF8						0x4004FFF8
#define RESERVE_4004FFFC						0x4004FFFC

//USB Register Mask value

#endif // CANFD


//USB Register defines
#define USB_CNTR_STS_REG						0x40010000U
#define USB_OUT_INTR_REG						0x40010004U
#define USB_RESET_REG							0x40010010U
#define USB_INTR_STS_REG						0x40010014U
#define USB_INT_MASK_REG						0x40010018U
#define USB_STS_DEB_REG							0x4001001CU
#define USB_REC_FIFO_SIZE						0x40010024U
#define USB_DEV_CONF_REG						0x40010800U
#define USB_DEV_CNTR_REG						0x40010804U
#define USB_DEV_STS_REG							0x40010808U
#define USB_DEV_ALL_EP_INT_REG					0x40010818
#define USB_DEV_ALL_EP_INT_MASK_REG				0x4001081C
#define USB_DEV_EP0_TRANS_SIZE_REG				0x40010910
#define NVIC_ISER0								0xE000E100U
#define NVIC_ISER1								0xE000E104U

#endif
