
*** Running vivado
    with args -log signal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source signal.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source signal.tcl -notrace
Command: synth_design -top signal -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 64196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.504 ; gain = 100.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'signal' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'frq_div125' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div125.v:1]
INFO: [Synth 8-256] done synthesizing module 'frq_div125' (1#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div125.v:1]
INFO: [Synth 8-638] synthesizing module 'frq_div1000' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div1000.v:1]
INFO: [Synth 8-256] done synthesizing module 'frq_div1000' (2#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div1000.v:1]
INFO: [Synth 8-638] synthesizing module 'frq_div4' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div4.v:1]
INFO: [Synth 8-256] done synthesizing module 'frq_div4' (3#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div4.v:1]
INFO: [Synth 8-638] synthesizing module 'sig_counter' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'sig_counter' (4#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'sig_led' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v:1]
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v:13]
WARNING: [Synth 8-567] referenced signal 'ones' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v:13]
INFO: [Synth 8-256] done synthesizing module 'sig_led' (5#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v:1]
INFO: [Synth 8-638] synthesizing module 'fnd_decoder' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v:1]
WARNING: [Synth 8-567] referenced signal 'ones' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v:13]
INFO: [Synth 8-256] done synthesizing module 'fnd_decoder' (6#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'motor_counter' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'motor_counter' (7#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'motor_control' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v:1]
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v:27]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v:27]
WARNING: [Synth 8-567] referenced signal 'mcount' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v:27]
INFO: [Synth 8-256] done synthesizing module 'motor_control' (8#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v:1]
INFO: [Synth 8-638] synthesizing module 'motor_state_led' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v:13]
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v:9]
INFO: [Synth 8-256] done synthesizing module 'motor_state_led' (9#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v:1]
INFO: [Synth 8-256] done synthesizing module 'signal' (10#1) [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design sig_led has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 397.934 ; gain = 152.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 397.934 ; gain = 152.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc]
WARNING: [Vivado 12-507] No nets matched 'en_IBUF'. [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/constrs_1/new/traffic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/signal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/signal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 724.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 724.250 ; gain = 478.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 724.250 ; gain = 478.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 724.250 ; gain = 478.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ones_reg was removed.  [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'gfnd_reg' [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 724.250 ; gain = 478.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frq_div125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module frq_div1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module frq_div4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sig_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sig_led 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
Module motor_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module motor_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
Module motor_state_led 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "DIV_1000_1/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_1000_2/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element SIG_COUNTER/ones_reg was removed.  [C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v:16]
INFO: [Synth 8-3886] merging instance 'SIG_LED/led_reg[1]' (LD) to 'SIG_LED/led_reg[4]'
WARNING: [Synth 8-3332] Sequential element (SIG_LED/led_reg[4]) is unused and will be removed from module signal.
WARNING: [Synth 8-3332] Sequential element (SIG_LED/led_reg[3]) is unused and will be removed from module signal.
WARNING: [Synth 8-3332] Sequential element (SIG_LED/led_reg[2]) is unused and will be removed from module signal.
WARNING: [Synth 8-3332] Sequential element (SIG_LED/led_reg[0]) is unused and will be removed from module signal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 724.250 ; gain = 478.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 733.785 ; gain = 487.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 733.859 ; gain = 487.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |     9|
|4     |LUT3 |     4|
|5     |LUT4 |    26|
|6     |LUT5 |    15|
|7     |LUT6 |    20|
|8     |FDCE |    40|
|9     |LDC  |     7|
|10    |IBUF |     3|
|11    |OBUF |    26|
+------+-----+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   157|
|2     |  DIV_1000_1    |frq_div1000   |    25|
|3     |  DIV_1000_2    |frq_div1000_0 |    26|
|4     |  DIV_125       |frq_div125    |    21|
|5     |  DIV_4         |frq_div4      |     4|
|6     |  FND_DECODER   |fnd_decoder   |     7|
|7     |  MOTER_CONTROL |motor_control |     4|
|8     |  MOTER_COUNTER |motor_counter |    18|
|9     |  SIG_COUNTER   |sig_counter   |    22|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 753.949 ; gain = 181.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.949 ; gain = 508.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 754.801 ; gain = 520.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab419_oh/Desktop/traffic/traffic.runs/synth_1/signal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file signal_utilization_synth.rpt -pb signal_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 754.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 17:55:04 2022...
