
out/c_estilo_snap.elf:     file format elf32-littlearm
out/c_estilo_snap.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000c95

Program Header:
0x70000001 off    0x00011868 vaddr 0x1a001868 paddr 0x1a001868 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000020 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001870 memsz 0x00001870 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001870 align 2**16
         filesz 0x00000044 memsz 0x00000044 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001868  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000044  10000000  1a001870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020044  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020044  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020044  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
  6 .bss          00000020  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020044  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020044  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020044  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001868  1a001868  00011868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020044  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020044  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020044  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020044  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020044  2**2
                  CONTENTS
 17 .noinit       00000000  10000068  10000068  00020044  2**2
                  CONTENTS
 18 .debug_info   000114b6  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002abf  00000000  00000000  000314fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_aranges 000005c8  00000000  00000000  00033fb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_ranges 00000560  00000000  00000000  00034581  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  00009186  00000000  00000000  00034ae1  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   00007f21  00000000  00000000  0003dc67  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    0001c7e3  00000000  00000000  00045b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      0000007f  00000000  00000000  0006236b  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000039  00000000  00000000  000623ea  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00000d40  00000000  00000000  00062424  2**2
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00004240  00000000  00000000  00063164  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001868 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000068 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 snap_es.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000350 l     F .text	0000002c Chip_UART_GetIndex
1a0015e0 l     O .text	00000008 UART_BClock
1a0015e8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0004cc l     F .text	000000a0 pll_calc_divs
1a00056c l     F .text	00000100 pll_get_frac
1a00066c l     F .text	0000004c Chip_Clock_FindBaseClock
1a0008e0 l     F .text	00000022 Chip_Clock_GetDivRate
10000048 l     O .bss	00000008 audio_usb_pll_freq
1a0015fc l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001668 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 board.c
1a000bec l     F .text	00000044 Board_LED_Init
1a0016b8 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0016c4 l     O .text	0000000c InitClkStates
1a0016d0 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000e70 l     F .text	00000002 errorOcurred
1a000e72 l     F .text	00000002 doNothing
10000004 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00106c l     F .text	00000034 gpioObtainPinConfig
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a000300 l       .text	00000000 __CRP_WORD_END__
1a0002fc l       .text	00000000 __CRP_WORD_START__
1a000704 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000ef4 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a000a6e g     F .text	00000024 Chip_GPIO_SetDir
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000e4c g     F .text	00000024 SysTick_Handler
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001870 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
53ff6bfa g       *ABS*	00000000 __valid_user_code_checksum
1a001870 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a000f38 g     F .text	00000044 TIMER3_IRQHandler
1a000982 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a0012c0 g     F .text	00000000 .hidden __aeabi_uldivmod
10000068 g       .noinit	00000000 _noinit
10000050 g     O .bss	00000004 SystemCoreClock
1a00037c g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a0009cc g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
10000058 g     O .bss	00000008 tickCounter
1a000d54 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0012f0 g     F .text	000002dc .hidden __udivmoddi4
1a0016b0 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a00018a  w    F .text	00000002 GPIO1_IRQHandler
1a000dd4 g     F .text	00000078 tickConfig
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a0010a0 g     F .text	00000174 gpioConfig
1a001868 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a000c6c g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
10000068 g       .bss	00000000 _ebss
1a000e74 g     F .text	00000040 TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a0006b8 g     F .text	0000004c Chip_Clock_EnableCrystal
1a000f7c g     F .text	000000ee boardConfig
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a000eb4 g     F .text	00000040 TIMER1_IRQHandler
1a000dcc g     F .text	00000002 UART2_IRQHandler
1a000874 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a000dd0 g     F .text	00000004 sAPI_NullFuncPtr
1a00018a  w    F .text	00000002 GPIO2_IRQHandler
1a00095c g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a000a6c g     F .text	00000002 Chip_GPIO_Init
1a0016b4 g     O .text	00000004 OscRateIn
10000068 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0015cc  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00018a  w    F .text	00000002 USB0_IRQHandler
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a000720 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0015d0 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000050 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a000990 g     F .text	0000003c Chip_Clock_EnableOpts
1a001730 g     O .text	00000136 gpioPinsConfig
1a00073c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000a18 g     F .text	00000054 fpuInit
1a0007f4 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000d10 g     F .text	0000000c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001214 g     F .text	00000056 gpioWrite
1a000d1c g     F .text	00000038 Board_SetupMuxing
1a0003d0 g     F .text	000000e8 Chip_UART_SetBaudFDR
10000060 g     O .bss	00000008 tickRateMS
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000000 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000068 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a000c44 g     F .text	00000028 Board_Debug_Init
10000044 g       .data	00000000 _edata
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
1a000a94 g     F .text	00000158 Chip_SetupCoreClock
1a00018a  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a000c94 g     F .text	0000007c ResetISR
1a0004b8 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0015cc  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a000dce g     F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a00126a g     F .text	00000054 gpioRead
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a000c30 g     F .text	00000014 Board_UART_Init
1a000904 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
1a000dc0 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 95 0c 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a fa 6b ff 53     }............k.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	4d 0e 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     M...............
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a 75 0e 00 1a b5 0e 00 1a f5 0e 00 1a     ....u...........
1a00007c:	39 0f 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     9...............
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a bd 01 00 1a 8b 01 00 1a cd 0d 00 1a     ................
1a0000ac:	cf 0d 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a001870 	.word	0x1a001870
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000044 	.word	0x00000044
1a000120:	1a001870 	.word	0x1a001870
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001870 	.word	0x1a001870
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001870 	.word	0x1a001870
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001870 	.word	0x1a001870
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000020 	.word	0x00000020
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	6804      	ldr	r4, [r0, #0]
1a000196:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000198:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a00019a:	3004      	adds	r0, #4
1a00019c:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	e003      	b.n	1a0001b6 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b2:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b4:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	428b      	cmp	r3, r1
1a0001b8:	d3f9      	bcc.n	1a0001ae <bss_init+0x4>
}
1a0001ba:	4770      	bx	lr

1a0001bc <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a0001bc:	4770      	bx	lr
1a0001be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
#include "snap_es.h"

/*==================[programa principal]=====================================*/

programa()
{
1a000300:	b508      	push	{r3, lr}
   // ---------- CONFIGURACIONES ------------------------------
   // Inicializar y configurar la plataforma
   configurarPlataforma();   
1a000302:	f000 fe3b 	bl	1a000f7c <boardConfig>
   
   // ---------- REPETIR POR SIEMPRE --------------------------
   porSiempre()
   {      
      // Si se presiona TEC1, enciende el LEDB
      fijarPinDigitalEn( LEDB, no(lecturaDigital(TEC1)) );
1a000306:	2024      	movs	r0, #36	; 0x24
1a000308:	f000 ffaf 	bl	1a00126a <gpioRead>
1a00030c:	fab0 f180 	clz	r1, r0
1a000310:	0949      	lsrs	r1, r1, #5
1a000312:	202d      	movs	r0, #45	; 0x2d
1a000314:	f000 ff7e 	bl	1a001214 <gpioWrite>
      
      // Si se presiona TEC2, enciende el LED1
      fijarPinDigitalEn( LED1, no(lecturaDigital(TEC2)) );
1a000318:	2025      	movs	r0, #37	; 0x25
1a00031a:	f000 ffa6 	bl	1a00126a <gpioRead>
1a00031e:	fab0 f180 	clz	r1, r0
1a000322:	0949      	lsrs	r1, r1, #5
1a000324:	2028      	movs	r0, #40	; 0x28
1a000326:	f000 ff75 	bl	1a001214 <gpioWrite>
      
      // Si se presiona TEC3, enciende el LED2
      fijarPinDigitalEn( LED2, no(lecturaDigital(TEC3)) );
1a00032a:	2026      	movs	r0, #38	; 0x26
1a00032c:	f000 ff9d 	bl	1a00126a <gpioRead>
1a000330:	fab0 f180 	clz	r1, r0
1a000334:	0949      	lsrs	r1, r1, #5
1a000336:	2029      	movs	r0, #41	; 0x29
1a000338:	f000 ff6c 	bl	1a001214 <gpioWrite>
      
      // Si se presiona TEC4, enciende el LED3
      fijarPinDigitalEn( LED3, no(lecturaDigital(TEC4)) );      
1a00033c:	2027      	movs	r0, #39	; 0x27
1a00033e:	f000 ff94 	bl	1a00126a <gpioRead>
1a000342:	fab0 f180 	clz	r1, r0
1a000346:	0949      	lsrs	r1, r1, #5
1a000348:	202a      	movs	r0, #42	; 0x2a
1a00034a:	f000 ff63 	bl	1a001214 <gpioWrite>
1a00034e:	e7da      	b.n	1a000306 <main+0x6>

1a000350 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a000350:	4b09      	ldr	r3, [pc, #36]	; (1a000378 <Chip_UART_GetIndex+0x28>)
1a000352:	4298      	cmp	r0, r3
1a000354:	d009      	beq.n	1a00036a <Chip_UART_GetIndex+0x1a>
1a000356:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00035a:	4298      	cmp	r0, r3
1a00035c:	d007      	beq.n	1a00036e <Chip_UART_GetIndex+0x1e>
1a00035e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000362:	4298      	cmp	r0, r3
1a000364:	d005      	beq.n	1a000372 <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a000366:	2000      	movs	r0, #0
1a000368:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a00036a:	2002      	movs	r0, #2
1a00036c:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a00036e:	2003      	movs	r0, #3
1a000370:	4770      	bx	lr
           return 1;
1a000372:	2001      	movs	r0, #1
       default:
           return 0; /* Should never come here */
   }
}
1a000374:	4770      	bx	lr
1a000376:	bf00      	nop
1a000378:	400c1000 	.word	0x400c1000

1a00037c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00037c:	b530      	push	{r4, r5, lr}
1a00037e:	b083      	sub	sp, #12
1a000380:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a000382:	f7ff ffe5 	bl	1a000350 <Chip_UART_GetIndex>
1a000386:	2301      	movs	r3, #1
1a000388:	461a      	mov	r2, r3
1a00038a:	4619      	mov	r1, r3
1a00038c:	4d0e      	ldr	r5, [pc, #56]	; (1a0003c8 <Chip_UART_Init+0x4c>)
1a00038e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a000392:	f000 fafd 	bl	1a000990 <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a000396:	2307      	movs	r3, #7
1a000398:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00039a:	2300      	movs	r3, #0
1a00039c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a00039e:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a0003a0:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a0003a2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a0003a4:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a0003a6:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a0003a8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0003aa:	4b08      	ldr	r3, [pc, #32]	; (1a0003cc <Chip_UART_Init+0x50>)
1a0003ac:	429c      	cmp	r4, r3
1a0003ae:	d005      	beq.n	1a0003bc <Chip_UART_Init+0x40>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a0003b0:	2303      	movs	r3, #3
1a0003b2:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a0003b4:	2310      	movs	r3, #16
1a0003b6:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a0003b8:	b003      	add	sp, #12
1a0003ba:	bd30      	pop	{r4, r5, pc}
       pUART->MCR = 0;
1a0003bc:	2300      	movs	r3, #0
1a0003be:	6123      	str	r3, [r4, #16]
       tmp = pUART->MSR;
1a0003c0:	69a3      	ldr	r3, [r4, #24]
1a0003c2:	9301      	str	r3, [sp, #4]
1a0003c4:	e7f4      	b.n	1a0003b0 <Chip_UART_Init+0x34>
1a0003c6:	bf00      	nop
1a0003c8:	1a0015e8 	.word	0x1a0015e8
1a0003cc:	40082000 	.word	0x40082000

1a0003d0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0003d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0003d4:	b083      	sub	sp, #12
1a0003d6:	4683      	mov	fp, r0
1a0003d8:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0003da:	f7ff ffb9 	bl	1a000350 <Chip_UART_GetIndex>
1a0003de:	4b35      	ldr	r3, [pc, #212]	; (1a0004b4 <Chip_UART_SetBaudFDR+0xe4>)
1a0003e0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0003e4:	f000 faf2 	bl	1a0009cc <Chip_Clock_GetRate>
1a0003e8:	4606      	mov	r6, r0
   uint32_t odiff = -1UL; /* old best diff */
1a0003ea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a0003ee:	2401      	movs	r4, #1
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a0003f0:	2300      	movs	r3, #0
1a0003f2:	9301      	str	r3, [sp, #4]
1a0003f4:	46a2      	mov	sl, r4
1a0003f6:	4699      	mov	r9, r3
   for (m = 1; odiff && m < 16; m++) {
1a0003f8:	e02a      	b.n	1a000450 <Chip_UART_SetBaudFDR+0x80>
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);

           /* Closer to next div */
           if ((int)diff < 0) {
               diff = -diff;
1a0003fa:	4243      	negs	r3, r0
               div ++;
1a0003fc:	1c4a      	adds	r2, r1, #1
1a0003fe:	e017      	b.n	1a000430 <Chip_UART_SetBaudFDR+0x60>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a000400:	b30b      	cbz	r3, 1a000446 <Chip_UART_SetBaudFDR+0x76>
           odiff = diff;
1a000402:	461f      	mov	r7, r3
           sd = d;
1a000404:	9501      	str	r5, [sp, #4]
           sm = m;
1a000406:	46a2      	mov	sl, r4
           sdiv = div;
1a000408:	4691      	mov	r9, r2
       for (d = 0; d < m; d++) {
1a00040a:	3501      	adds	r5, #1
1a00040c:	42ac      	cmp	r4, r5
1a00040e:	d91e      	bls.n	1a00044e <Chip_UART_SetBaudFDR+0x7e>
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000410:	0933      	lsrs	r3, r6, #4
1a000412:	0730      	lsls	r0, r6, #28
1a000414:	fba4 0100 	umull	r0, r1, r4, r0
1a000418:	fb04 1103 	mla	r1, r4, r3, r1
1a00041c:	1962      	adds	r2, r4, r5
1a00041e:	fb08 f202 	mul.w	r2, r8, r2
1a000422:	2300      	movs	r3, #0
1a000424:	f000 ff4c 	bl	1a0012c0 <__aeabi_uldivmod>
           diff = (uint32_t) dval;
1a000428:	4603      	mov	r3, r0
           div = (uint32_t) (dval >> 32);
1a00042a:	460a      	mov	r2, r1
           if ((int)diff < 0) {
1a00042c:	2800      	cmp	r0, #0
1a00042e:	dbe4      	blt.n	1a0003fa <Chip_UART_SetBaudFDR+0x2a>
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000430:	429f      	cmp	r7, r3
1a000432:	d3ea      	bcc.n	1a00040a <Chip_UART_SetBaudFDR+0x3a>
1a000434:	2a00      	cmp	r2, #0
1a000436:	d0e8      	beq.n	1a00040a <Chip_UART_SetBaudFDR+0x3a>
1a000438:	0c11      	lsrs	r1, r2, #16
1a00043a:	d1e6      	bne.n	1a00040a <Chip_UART_SetBaudFDR+0x3a>
1a00043c:	2a02      	cmp	r2, #2
1a00043e:	d8df      	bhi.n	1a000400 <Chip_UART_SetBaudFDR+0x30>
1a000440:	2d00      	cmp	r5, #0
1a000442:	d1e2      	bne.n	1a00040a <Chip_UART_SetBaudFDR+0x3a>
1a000444:	e7dc      	b.n	1a000400 <Chip_UART_SetBaudFDR+0x30>
           odiff = diff;
1a000446:	461f      	mov	r7, r3
           sd = d;
1a000448:	9501      	str	r5, [sp, #4]
           sm = m;
1a00044a:	46a2      	mov	sl, r4
           sdiv = div;
1a00044c:	4691      	mov	r9, r2
   for (m = 1; odiff && m < 16; m++) {
1a00044e:	3401      	adds	r4, #1
1a000450:	b11f      	cbz	r7, 1a00045a <Chip_UART_SetBaudFDR+0x8a>
1a000452:	2c0f      	cmp	r4, #15
1a000454:	d801      	bhi.n	1a00045a <Chip_UART_SetBaudFDR+0x8a>
1a000456:	2500      	movs	r5, #0
1a000458:	e7d8      	b.n	1a00040c <Chip_UART_SetBaudFDR+0x3c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a00045a:	f1b9 0f00 	cmp.w	r9, #0
1a00045e:	d024      	beq.n	1a0004aa <Chip_UART_SetBaudFDR+0xda>
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a000460:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000468:	f8cb 300c 	str.w	r3, [fp, #12]
1a00046c:	fa5f f389 	uxtb.w	r3, r9
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a000470:	f8cb 3000 	str.w	r3, [fp]
1a000474:	f3c9 2307 	ubfx	r3, r9, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a000478:	f8cb 3004 	str.w	r3, [fp, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00047c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000480:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000484:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a000488:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00048c:	b2db      	uxtb	r3, r3
1a00048e:	9901      	ldr	r1, [sp, #4]
1a000490:	f001 020f 	and.w	r2, r1, #15
1a000494:	4313      	orrs	r3, r2
1a000496:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00049a:	0933      	lsrs	r3, r6, #4
1a00049c:	fb03 f30a 	mul.w	r3, r3, sl
1a0004a0:	448a      	add	sl, r1
1a0004a2:	fb0a f909 	mul.w	r9, sl, r9
1a0004a6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0004aa:	4648      	mov	r0, r9
1a0004ac:	b003      	add	sp, #12
1a0004ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0004b2:	bf00      	nop
1a0004b4:	1a0015e0 	.word	0x1a0015e0

1a0004b8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0004b8:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0004ba:	2069      	movs	r0, #105	; 0x69
1a0004bc:	f000 fa86 	bl	1a0009cc <Chip_Clock_GetRate>
1a0004c0:	4b01      	ldr	r3, [pc, #4]	; (1a0004c8 <SystemCoreClockUpdate+0x10>)
1a0004c2:	6018      	str	r0, [r3, #0]
1a0004c4:	bd08      	pop	{r3, pc}
1a0004c6:	bf00      	nop
1a0004c8:	10000050 	.word	0x10000050

1a0004cc <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0004cc:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a0004ce:	680b      	ldr	r3, [r1, #0]
1a0004d0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0004d4:	d002      	beq.n	1a0004dc <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a0004d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0004da:	600b      	str	r3, [r1, #0]
1a0004dc:	4607      	mov	r7, r0
1a0004de:	2501      	movs	r5, #1
1a0004e0:	e03b      	b.n	1a00055a <pll_calc_divs+0x8e>
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
               } else {
                   fcco = (m * ppll->fin) / n;
1a0004e2:	694b      	ldr	r3, [r1, #20]
1a0004e4:	fb03 f302 	mul.w	r3, r3, r2
1a0004e8:	fbb3 f3f5 	udiv	r3, r3, r5
1a0004ec:	e014      	b.n	1a000518 <pll_calc_divs+0x4c>
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a0004ee:	461c      	mov	r4, r3
1a0004f0:	e020      	b.n	1a000534 <pll_calc_divs+0x68>
       return -val;
1a0004f2:	f1ce 0e00 	rsb	lr, lr, #0
1a0004f6:	e020      	b.n	1a00053a <pll_calc_divs+0x6e>
           for (m = 1; m <= 256; m++) {
1a0004f8:	3201      	adds	r2, #1
1a0004fa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0004fe:	dc26      	bgt.n	1a00054e <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 6)) {
1a000500:	680c      	ldr	r4, [r1, #0]
1a000502:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000506:	d0ec      	beq.n	1a0004e2 <pll_calc_divs+0x16>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000508:	1c73      	adds	r3, r6, #1
1a00050a:	fa02 fe03 	lsl.w	lr, r2, r3
1a00050e:	694b      	ldr	r3, [r1, #20]
1a000510:	fb03 f30e 	mul.w	r3, r3, lr
1a000514:	fbb3 f3f5 	udiv	r3, r3, r5
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000518:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a000564 <pll_calc_divs+0x98>
1a00051c:	4573      	cmp	r3, lr
1a00051e:	d9eb      	bls.n	1a0004f8 <pll_calc_divs+0x2c>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a000520:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a000568 <pll_calc_divs+0x9c>
1a000524:	4573      	cmp	r3, lr
1a000526:	d812      	bhi.n	1a00054e <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 7)) {
1a000528:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00052c:	d1df      	bne.n	1a0004ee <pll_calc_divs+0x22>
               } else {
                   fout = fcco >> (p + 1);
1a00052e:	1c74      	adds	r4, r6, #1
1a000530:	fa23 f404 	lsr.w	r4, r3, r4
   if (val < 0)
1a000534:	ebb0 0e04 	subs.w	lr, r0, r4
1a000538:	d4db      	bmi.n	1a0004f2 <pll_calc_divs+0x26>
               }

               if (ABS(freq - fout) < prev) {
1a00053a:	4577      	cmp	r7, lr
1a00053c:	d9dc      	bls.n	1a0004f8 <pll_calc_divs+0x2c>
                   ppll->nsel = n;
1a00053e:	608d      	str	r5, [r1, #8]
                   ppll->psel = p + 1;
1a000540:	1c77      	adds	r7, r6, #1
1a000542:	60cf      	str	r7, [r1, #12]
                   ppll->msel = m;
1a000544:	610a      	str	r2, [r1, #16]
                   ppll->fout = fout;
1a000546:	618c      	str	r4, [r1, #24]
                   ppll->fcco = fcco;
1a000548:	61cb      	str	r3, [r1, #28]
                   prev = ABS(freq - fout);
1a00054a:	4677      	mov	r7, lr
1a00054c:	e7d4      	b.n	1a0004f8 <pll_calc_divs+0x2c>
       for (p = 0; p < 4; p ++) {
1a00054e:	3601      	adds	r6, #1
1a000550:	2e03      	cmp	r6, #3
1a000552:	dc01      	bgt.n	1a000558 <pll_calc_divs+0x8c>
1a000554:	2201      	movs	r2, #1
1a000556:	e7d0      	b.n	1a0004fa <pll_calc_divs+0x2e>
   for (n = 1; n <= 4; n++) {
1a000558:	3501      	adds	r5, #1
1a00055a:	2d04      	cmp	r5, #4
1a00055c:	dc01      	bgt.n	1a000562 <pll_calc_divs+0x96>
1a00055e:	2600      	movs	r6, #0
1a000560:	e7f6      	b.n	1a000550 <pll_calc_divs+0x84>
               }
           }
       }
   }
}
1a000562:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000564:	094c5eff 	.word	0x094c5eff
1a000568:	1312d000 	.word	0x1312d000

1a00056c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00056c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00056e:	b099      	sub	sp, #100	; 0x64
1a000570:	4605      	mov	r5, r0
1a000572:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000574:	2260      	movs	r2, #96	; 0x60
1a000576:	2100      	movs	r1, #0
1a000578:	4668      	mov	r0, sp
1a00057a:	f001 f829 	bl	1a0015d0 <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a00057e:	2380      	movs	r3, #128	; 0x80
1a000580:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a000582:	6963      	ldr	r3, [r4, #20]
1a000584:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a000586:	7923      	ldrb	r3, [r4, #4]
1a000588:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a00058c:	4669      	mov	r1, sp
1a00058e:	4628      	mov	r0, r5
1a000590:	f7ff ff9c 	bl	1a0004cc <pll_calc_divs>
   if (pll[0].fout == freq) {
1a000594:	9b06      	ldr	r3, [sp, #24]
1a000596:	429d      	cmp	r5, r3
1a000598:	d02f      	beq.n	1a0005fa <pll_get_frac+0x8e>
   if (val < 0)
1a00059a:	1aeb      	subs	r3, r5, r3
1a00059c:	d436      	bmi.n	1a00060c <pll_get_frac+0xa0>
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a00059e:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a0005a0:	2340      	movs	r3, #64	; 0x40
1a0005a2:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a0005a4:	6963      	ldr	r3, [r4, #20]
1a0005a6:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a0005a8:	7923      	ldrb	r3, [r4, #4]
1a0005aa:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a0005ae:	a910      	add	r1, sp, #64	; 0x40
1a0005b0:	4628      	mov	r0, r5
1a0005b2:	f7ff ff8b 	bl	1a0004cc <pll_calc_divs>
   if (pll[2].fout == freq) {
1a0005b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0005b8:	429d      	cmp	r5, r3
1a0005ba:	d029      	beq.n	1a000610 <pll_get_frac+0xa4>
   if (val < 0)
1a0005bc:	1aeb      	subs	r3, r5, r3
1a0005be:	d42f      	bmi.n	1a000620 <pll_get_frac+0xb4>
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a0005c0:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a0005c2:	2340      	movs	r3, #64	; 0x40
1a0005c4:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a0005c6:	6963      	ldr	r3, [r4, #20]
1a0005c8:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a0005ca:	7923      	ldrb	r3, [r4, #4]
1a0005cc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a0005d0:	a908      	add	r1, sp, #32
1a0005d2:	4628      	mov	r0, r5
1a0005d4:	f7ff ff7a 	bl	1a0004cc <pll_calc_divs>
   if (pll[1].fout == freq) {
1a0005d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0005da:	429d      	cmp	r5, r3
1a0005dc:	d022      	beq.n	1a000624 <pll_get_frac+0xb8>
   if (val < 0)
1a0005de:	1aed      	subs	r5, r5, r3
1a0005e0:	d428      	bmi.n	1a000634 <pll_get_frac+0xc8>
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a0005e2:	42ae      	cmp	r6, r5
1a0005e4:	dc30      	bgt.n	1a000648 <pll_get_frac+0xdc>
       if (diff[0] <= diff[2]) {
1a0005e6:	42be      	cmp	r6, r7
1a0005e8:	dc26      	bgt.n	1a000638 <pll_get_frac+0xcc>
           *ppll = pll[0];
1a0005ea:	466d      	mov	r5, sp
1a0005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0005f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0005f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0005f8:	e006      	b.n	1a000608 <pll_get_frac+0x9c>
       *ppll = pll[0];
1a0005fa:	466d      	mov	r5, sp
1a0005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000600:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000604:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
           *ppll = pll[1];
       } else {
           *ppll = pll[2];
       }
   }
}
1a000608:	b019      	add	sp, #100	; 0x64
1a00060a:	bdf0      	pop	{r4, r5, r6, r7, pc}
       return -val;
1a00060c:	425b      	negs	r3, r3
1a00060e:	e7c6      	b.n	1a00059e <pll_get_frac+0x32>
       *ppll = pll[2];
1a000610:	ad10      	add	r5, sp, #64	; 0x40
1a000612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000616:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00061a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a00061e:	e7f3      	b.n	1a000608 <pll_get_frac+0x9c>
       return -val;
1a000620:	425b      	negs	r3, r3
1a000622:	e7cd      	b.n	1a0005c0 <pll_get_frac+0x54>
       *ppll = pll[1];
1a000624:	ad08      	add	r5, sp, #32
1a000626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00062a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00062e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a000632:	e7e9      	b.n	1a000608 <pll_get_frac+0x9c>
       return -val;
1a000634:	426d      	negs	r5, r5
1a000636:	e7d4      	b.n	1a0005e2 <pll_get_frac+0x76>
           *ppll = pll[2];
1a000638:	ad10      	add	r5, sp, #64	; 0x40
1a00063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00063e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000642:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000646:	e7df      	b.n	1a000608 <pll_get_frac+0x9c>
       if (diff[1] <= diff[2]) {
1a000648:	42af      	cmp	r7, r5
1a00064a:	db07      	blt.n	1a00065c <pll_get_frac+0xf0>
           *ppll = pll[1];
1a00064c:	ad08      	add	r5, sp, #32
1a00064e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000652:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000656:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00065a:	e7d5      	b.n	1a000608 <pll_get_frac+0x9c>
           *ppll = pll[2];
1a00065c:	ad10      	add	r5, sp, #64	; 0x40
1a00065e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000662:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000666:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00066a:	e7cd      	b.n	1a000608 <pll_get_frac+0x9c>

1a00066c <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a00066c:	b430      	push	{r4, r5}
1a00066e:	4605      	mov	r5, r0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a000670:	2300      	movs	r3, #0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000672:	201c      	movs	r0, #28

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000674:	e000      	b.n	1a000678 <Chip_Clock_FindBaseClock+0xc>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a000676:	3301      	adds	r3, #1
   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000678:	281c      	cmp	r0, #28
1a00067a:	d118      	bne.n	1a0006ae <Chip_Clock_FindBaseClock+0x42>
1a00067c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000680:	0051      	lsls	r1, r2, #1
1a000682:	4a0c      	ldr	r2, [pc, #48]	; (1a0006b4 <Chip_Clock_FindBaseClock+0x48>)
1a000684:	440a      	add	r2, r1
1a000686:	7914      	ldrb	r4, [r2, #4]
1a000688:	42a0      	cmp	r0, r4
1a00068a:	d010      	beq.n	1a0006ae <Chip_Clock_FindBaseClock+0x42>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00068c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000690:	004a      	lsls	r2, r1, #1
1a000692:	4908      	ldr	r1, [pc, #32]	; (1a0006b4 <Chip_Clock_FindBaseClock+0x48>)
1a000694:	5a8a      	ldrh	r2, [r1, r2]
1a000696:	42aa      	cmp	r2, r5
1a000698:	d8ed      	bhi.n	1a000676 <Chip_Clock_FindBaseClock+0xa>
1a00069a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00069e:	0051      	lsls	r1, r2, #1
1a0006a0:	4a04      	ldr	r2, [pc, #16]	; (1a0006b4 <Chip_Clock_FindBaseClock+0x48>)
1a0006a2:	440a      	add	r2, r1
1a0006a4:	8852      	ldrh	r2, [r2, #2]
1a0006a6:	4295      	cmp	r5, r2
1a0006a8:	d8e5      	bhi.n	1a000676 <Chip_Clock_FindBaseClock+0xa>
           baseclk = periph_to_base[i].clkbase;
1a0006aa:	4620      	mov	r0, r4
1a0006ac:	e7e4      	b.n	1a000678 <Chip_Clock_FindBaseClock+0xc>
       }
   }

   return baseclk;
}
1a0006ae:	bc30      	pop	{r4, r5}
1a0006b0:	4770      	bx	lr
1a0006b2:	bf00      	nop
1a0006b4:	1a0015fc 	.word	0x1a0015fc

1a0006b8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0006b8:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a0006ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0006be:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0006c0:	4a0d      	ldr	r2, [pc, #52]	; (1a0006f8 <Chip_Clock_EnableCrystal+0x40>)
1a0006c2:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a0006c4:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0006c8:	6992      	ldr	r2, [r2, #24]
1a0006ca:	4291      	cmp	r1, r2
1a0006cc:	d001      	beq.n	1a0006d2 <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0006ce:	4a0a      	ldr	r2, [pc, #40]	; (1a0006f8 <Chip_Clock_EnableCrystal+0x40>)
1a0006d0:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a0006d2:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a0006d6:	4a09      	ldr	r2, [pc, #36]	; (1a0006fc <Chip_Clock_EnableCrystal+0x44>)
1a0006d8:	6811      	ldr	r1, [r2, #0]
1a0006da:	4a09      	ldr	r2, [pc, #36]	; (1a000700 <Chip_Clock_EnableCrystal+0x48>)
1a0006dc:	4291      	cmp	r1, r2
1a0006de:	d901      	bls.n	1a0006e4 <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a0006e0:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0006e4:	4a04      	ldr	r2, [pc, #16]	; (1a0006f8 <Chip_Clock_EnableCrystal+0x40>)
1a0006e6:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a0006e8:	9b01      	ldr	r3, [sp, #4]
1a0006ea:	1e5a      	subs	r2, r3, #1
1a0006ec:	9201      	str	r2, [sp, #4]
1a0006ee:	2b00      	cmp	r3, #0
1a0006f0:	d1fa      	bne.n	1a0006e8 <Chip_Clock_EnableCrystal+0x30>
}
1a0006f2:	b002      	add	sp, #8
1a0006f4:	4770      	bx	lr
1a0006f6:	bf00      	nop
1a0006f8:	40050000 	.word	0x40050000
1a0006fc:	1a0016b4 	.word	0x1a0016b4
1a000700:	01312cff 	.word	0x01312cff

1a000704 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000704:	3012      	adds	r0, #18
1a000706:	4b05      	ldr	r3, [pc, #20]	; (1a00071c <Chip_Clock_GetDividerSource+0x18>)
1a000708:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a00070c:	f010 0f01 	tst.w	r0, #1
1a000710:	d001      	beq.n	1a000716 <Chip_Clock_GetDividerSource+0x12>
       return CLKINPUT_PD;
1a000712:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000714:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000716:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00071a:	4770      	bx	lr
1a00071c:	40050000 	.word	0x40050000

1a000720 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000720:	f100 0212 	add.w	r2, r0, #18
1a000724:	4b03      	ldr	r3, [pc, #12]	; (1a000734 <Chip_Clock_GetDividerDivisor+0x14>)
1a000726:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00072a:	4b03      	ldr	r3, [pc, #12]	; (1a000738 <Chip_Clock_GetDividerDivisor+0x18>)
1a00072c:	5c18      	ldrb	r0, [r3, r0]
}
1a00072e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000732:	4770      	bx	lr
1a000734:	40050000 	.word	0x40050000
1a000738:	1a0015f4 	.word	0x1a0015f4

1a00073c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a00073c:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a00073e:	2810      	cmp	r0, #16
1a000740:	d80a      	bhi.n	1a000758 <Chip_Clock_GetClockInputHz+0x1c>
1a000742:	e8df f000 	tbb	[pc, r0]
1a000746:	0b44      	.short	0x0b44
1a000748:	0921180d 	.word	0x0921180d
1a00074c:	2d2a2724 	.word	0x2d2a2724
1a000750:	34300909 	.word	0x34300909
1a000754:	3c38      	.short	0x3c38
1a000756:	40          	.byte	0x40
1a000757:	00          	.byte	0x00
   uint32_t rate = 0;
1a000758:	2000      	movs	r0, #0
1a00075a:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a00075c:	481e      	ldr	r0, [pc, #120]	; (1a0007d8 <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a00075e:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000760:	4b1e      	ldr	r3, [pc, #120]	; (1a0007dc <Chip_Clock_GetClockInputHz+0xa0>)
1a000762:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000766:	f003 0307 	and.w	r3, r3, #7
1a00076a:	2b04      	cmp	r3, #4
1a00076c:	d001      	beq.n	1a000772 <Chip_Clock_GetClockInputHz+0x36>
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a00076e:	481c      	ldr	r0, [pc, #112]	; (1a0007e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a000770:	bd08      	pop	{r3, pc}
   uint32_t rate = 0;
1a000772:	2000      	movs	r0, #0
1a000774:	bd08      	pop	{r3, pc}
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000776:	4b19      	ldr	r3, [pc, #100]	; (1a0007dc <Chip_Clock_GetClockInputHz+0xa0>)
1a000778:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00077c:	f003 0307 	and.w	r3, r3, #7
1a000780:	2b04      	cmp	r3, #4
1a000782:	d027      	beq.n	1a0007d4 <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a000784:	4816      	ldr	r0, [pc, #88]	; (1a0007e0 <Chip_Clock_GetClockInputHz+0xa4>)
1a000786:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a000788:	4b16      	ldr	r3, [pc, #88]	; (1a0007e4 <Chip_Clock_GetClockInputHz+0xa8>)
1a00078a:	6818      	ldr	r0, [r3, #0]
       break;
1a00078c:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a00078e:	4b16      	ldr	r3, [pc, #88]	; (1a0007e8 <Chip_Clock_GetClockInputHz+0xac>)
1a000790:	6818      	ldr	r0, [r3, #0]
       break;
1a000792:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000794:	4b15      	ldr	r3, [pc, #84]	; (1a0007ec <Chip_Clock_GetClockInputHz+0xb0>)
1a000796:	6818      	ldr	r0, [r3, #0]
       break;
1a000798:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00079a:	4b14      	ldr	r3, [pc, #80]	; (1a0007ec <Chip_Clock_GetClockInputHz+0xb0>)
1a00079c:	6858      	ldr	r0, [r3, #4]
       break;
1a00079e:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a0007a0:	f000 f868 	bl	1a000874 <Chip_Clock_GetMainPLLHz>
       break;
1a0007a4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0007a6:	2100      	movs	r1, #0
1a0007a8:	f000 f89a 	bl	1a0008e0 <Chip_Clock_GetDivRate>
       break;
1a0007ac:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0007ae:	2101      	movs	r1, #1
1a0007b0:	f000 f896 	bl	1a0008e0 <Chip_Clock_GetDivRate>
       break;
1a0007b4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0007b6:	2102      	movs	r1, #2
1a0007b8:	f000 f892 	bl	1a0008e0 <Chip_Clock_GetDivRate>
       break;
1a0007bc:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0007be:	2103      	movs	r1, #3
1a0007c0:	f000 f88e 	bl	1a0008e0 <Chip_Clock_GetDivRate>
       break;
1a0007c4:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0007c6:	2104      	movs	r1, #4
1a0007c8:	f000 f88a 	bl	1a0008e0 <Chip_Clock_GetDivRate>
       break;
1a0007cc:	bd08      	pop	{r3, pc}
       rate = CRYSTAL_32K_FREQ_IN;
1a0007ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0007d2:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
1a0007d4:	4806      	ldr	r0, [pc, #24]	; (1a0007f0 <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a0007d6:	bd08      	pop	{r3, pc}
1a0007d8:	00b71b00 	.word	0x00b71b00
1a0007dc:	40043000 	.word	0x40043000
1a0007e0:	017d7840 	.word	0x017d7840
1a0007e4:	1a0016b0 	.word	0x1a0016b0
1a0007e8:	1a0016b4 	.word	0x1a0016b4
1a0007ec:	10000048 	.word	0x10000048
1a0007f0:	02faf080 	.word	0x02faf080

1a0007f4 <Chip_Clock_CalcMainPLLValue>:
{
1a0007f4:	b538      	push	{r3, r4, r5, lr}
1a0007f6:	4605      	mov	r5, r0
1a0007f8:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0007fa:	7908      	ldrb	r0, [r1, #4]
1a0007fc:	f7ff ff9e 	bl	1a00073c <Chip_Clock_GetClockInputHz>
1a000800:	6160      	str	r0, [r4, #20]
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000802:	4b19      	ldr	r3, [pc, #100]	; (1a000868 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000804:	442b      	add	r3, r5
1a000806:	4a19      	ldr	r2, [pc, #100]	; (1a00086c <Chip_Clock_CalcMainPLLValue+0x78>)
1a000808:	4293      	cmp	r3, r2
1a00080a:	d821      	bhi.n	1a000850 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00080c:	b318      	cbz	r0, 1a000856 <Chip_Clock_CalcMainPLLValue+0x62>
   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00080e:	2380      	movs	r3, #128	; 0x80
1a000810:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a000812:	2300      	movs	r3, #0
1a000814:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a000816:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a000818:	fbb5 f3f0 	udiv	r3, r5, r0
1a00081c:	6123      	str	r3, [r4, #16]
   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00081e:	4a14      	ldr	r2, [pc, #80]	; (1a000870 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000820:	4295      	cmp	r5, r2
1a000822:	d903      	bls.n	1a00082c <Chip_Clock_CalcMainPLLValue+0x38>
1a000824:	fb03 f000 	mul.w	r0, r3, r0
1a000828:	4285      	cmp	r5, r0
1a00082a:	d007      	beq.n	1a00083c <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a00082c:	4621      	mov	r1, r4
1a00082e:	4628      	mov	r0, r5
1a000830:	f7ff fe9c 	bl	1a00056c <pll_get_frac>
       if (!ppll->nsel) {
1a000834:	68a3      	ldr	r3, [r4, #8]
1a000836:	b18b      	cbz	r3, 1a00085c <Chip_Clock_CalcMainPLLValue+0x68>
       ppll->nsel --;
1a000838:	3b01      	subs	r3, #1
1a00083a:	60a3      	str	r3, [r4, #8]
   if (ppll->msel == 0) {
1a00083c:	6923      	ldr	r3, [r4, #16]
1a00083e:	b183      	cbz	r3, 1a000862 <Chip_Clock_CalcMainPLLValue+0x6e>
   if (ppll->psel) {
1a000840:	68e2      	ldr	r2, [r4, #12]
1a000842:	b10a      	cbz	r2, 1a000848 <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a000844:	3a01      	subs	r2, #1
1a000846:	60e2      	str	r2, [r4, #12]
   ppll->msel --;
1a000848:	3b01      	subs	r3, #1
1a00084a:	6123      	str	r3, [r4, #16]
   return 0;
1a00084c:	2000      	movs	r0, #0
1a00084e:	bd38      	pop	{r3, r4, r5, pc}
       return -1;
1a000850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000854:	bd38      	pop	{r3, r4, r5, pc}
1a000856:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00085a:	bd38      	pop	{r3, r4, r5, pc}
           return -1;
1a00085c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000860:	bd38      	pop	{r3, r4, r5, pc}
       return - 1;
1a000862:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000866:	bd38      	pop	{r3, r4, r5, pc}
1a000868:	ff6b3a10 	.word	0xff6b3a10
1a00086c:	0b940510 	.word	0x0b940510
1a000870:	094c5eff 	.word	0x094c5eff

1a000874 <Chip_Clock_GetMainPLLHz>:
{
1a000874:	b530      	push	{r4, r5, lr}
1a000876:	b083      	sub	sp, #12
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000878:	4d17      	ldr	r5, [pc, #92]	; (1a0008d8 <Chip_Clock_GetMainPLLHz+0x64>)
1a00087a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a00087c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000880:	f7ff ff5c 	bl	1a00073c <Chip_Clock_GetClockInputHz>
   const uint8_t ptab[] = {1, 2, 4, 8};
1a000884:	4b15      	ldr	r3, [pc, #84]	; (1a0008dc <Chip_Clock_GetMainPLLHz+0x68>)
1a000886:	681b      	ldr	r3, [r3, #0]
1a000888:	9301      	str	r3, [sp, #4]
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00088a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a00088c:	f013 0f01 	tst.w	r3, #1
1a000890:	d01f      	beq.n	1a0008d2 <Chip_Clock_GetMainPLLHz+0x5e>
   msel = (PLLReg >> 16) & 0xFF;
1a000892:	f3c4 4207 	ubfx	r2, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a000896:	f3c4 3301 	ubfx	r3, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a00089a:	f3c4 2101 	ubfx	r1, r4, #8, #2
   fbsel = (PLLReg >> 6) & 0x1;
1a00089e:	f3c4 1580 	ubfx	r5, r4, #6, #1
   m = msel + 1;
1a0008a2:	3201      	adds	r2, #1
   n = nsel + 1;
1a0008a4:	3301      	adds	r3, #1
   p = ptab[psel];
1a0008a6:	f10d 0e08 	add.w	lr, sp, #8
1a0008aa:	4471      	add	r1, lr
1a0008ac:	f811 1c04 	ldrb.w	r1, [r1, #-4]
   if (direct || fbsel) {
1a0008b0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0008b4:	d108      	bne.n	1a0008c8 <Chip_Clock_GetMainPLLHz+0x54>
1a0008b6:	b93d      	cbnz	r5, 1a0008c8 <Chip_Clock_GetMainPLLHz+0x54>
   return (m / (2 * p)) * (freq / n);
1a0008b8:	0049      	lsls	r1, r1, #1
1a0008ba:	fbb2 f2f1 	udiv	r2, r2, r1
1a0008be:	fbb0 f0f3 	udiv	r0, r0, r3
1a0008c2:	fb00 f002 	mul.w	r0, r0, r2
1a0008c6:	e005      	b.n	1a0008d4 <Chip_Clock_GetMainPLLHz+0x60>
       return m * (freq / n);
1a0008c8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0008cc:	fb00 f002 	mul.w	r0, r0, r2
1a0008d0:	e000      	b.n	1a0008d4 <Chip_Clock_GetMainPLLHz+0x60>
       return 0;
1a0008d2:	2000      	movs	r0, #0
}
1a0008d4:	b003      	add	sp, #12
1a0008d6:	bd30      	pop	{r4, r5, pc}
1a0008d8:	40050000 	.word	0x40050000
1a0008dc:	1a0015f0 	.word	0x1a0015f0

1a0008e0 <Chip_Clock_GetDivRate>:
{
1a0008e0:	b538      	push	{r3, r4, r5, lr}
1a0008e2:	460c      	mov	r4, r1
   input = Chip_Clock_GetDividerSource(divider);
1a0008e4:	4608      	mov	r0, r1
1a0008e6:	f7ff ff0d 	bl	1a000704 <Chip_Clock_GetDividerSource>
1a0008ea:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a0008ec:	4620      	mov	r0, r4
1a0008ee:	f7ff ff17 	bl	1a000720 <Chip_Clock_GetDividerDivisor>
1a0008f2:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0008f4:	4628      	mov	r0, r5
1a0008f6:	f7ff ff21 	bl	1a00073c <Chip_Clock_GetClockInputHz>
1a0008fa:	3401      	adds	r4, #1
}
1a0008fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a000900:	bd38      	pop	{r3, r4, r5, pc}
1a000902:	Address 0x000000001a000902 is out of bounds.


1a000904 <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000904:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000906:	f100 0416 	add.w	r4, r0, #22
1a00090a:	00a4      	lsls	r4, r4, #2
1a00090c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000910:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000914:	6865      	ldr	r5, [r4, #4]

   if (BaseClock < CLK_BASE_NONE) {
1a000916:	281b      	cmp	r0, #27
1a000918:	d813      	bhi.n	1a000942 <Chip_Clock_SetBaseClock+0x3e>
       if (Input != CLKINPUT_PD) {
1a00091a:	2911      	cmp	r1, #17
1a00091c:	d01a      	beq.n	1a000954 <Chip_Clock_SetBaseClock+0x50>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00091e:	4c0e      	ldr	r4, [pc, #56]	; (1a000958 <Chip_Clock_SetBaseClock+0x54>)
1a000920:	402c      	ands	r4, r5

           if (autoblocken) {
1a000922:	b10a      	cbz	r2, 1a000928 <Chip_Clock_SetBaseClock+0x24>
               reg |= (1 << 11);
1a000924:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a000928:	b10b      	cbz	r3, 1a00092e <Chip_Clock_SetBaseClock+0x2a>
               reg |= (1 << 0);
1a00092a:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a00092e:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000932:	3016      	adds	r0, #22
1a000934:	0080      	lsls	r0, r0, #2
1a000936:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00093a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00093e:	6044      	str	r4, [r0, #4]
1a000940:	e008      	b.n	1a000954 <Chip_Clock_SetBaseClock+0x50>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a000942:	f045 0501 	orr.w	r5, r5, #1
1a000946:	3016      	adds	r0, #22
1a000948:	0080      	lsls	r0, r0, #2
1a00094a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00094e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000952:	6045      	str	r5, [r0, #4]
   }
}
1a000954:	bc30      	pop	{r4, r5}
1a000956:	4770      	bx	lr
1a000958:	e0fff7fe 	.word	0xe0fff7fe

1a00095c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a00095c:	281b      	cmp	r0, #27
1a00095e:	d901      	bls.n	1a000964 <Chip_Clock_GetBaseClock+0x8>
       return CLKINPUT_PD;
1a000960:	2011      	movs	r0, #17
1a000962:	4770      	bx	lr
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a000964:	3016      	adds	r0, #22
1a000966:	0080      	lsls	r0, r0, #2
1a000968:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00096c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000970:	6840      	ldr	r0, [r0, #4]

   /* base clock is powered down? */
   if (reg & 1) {
1a000972:	f010 0f01 	tst.w	r0, #1
1a000976:	d001      	beq.n	1a00097c <Chip_Clock_GetBaseClock+0x20>
       return CLKINPUT_PD;
1a000978:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a00097a:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00097c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000980:	4770      	bx	lr

1a000982 <Chip_Clock_GetBaseClocktHz>:
{
1a000982:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000984:	f7ff ffea 	bl	1a00095c <Chip_Clock_GetBaseClock>
1a000988:	f7ff fed8 	bl	1a00073c <Chip_Clock_GetClockInputHz>
}
1a00098c:	bd08      	pop	{r3, pc}
1a00098e:	Address 0x000000001a00098e is out of bounds.


1a000990 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a000990:	b969      	cbnz	r1, 1a0009ae <Chip_Clock_EnableOpts+0x1e>
   uint32_t reg = 1;
1a000992:	2101      	movs	r1, #1
       reg |= (1 << 1);
   }
   if (wakeupen) {
1a000994:	b10a      	cbz	r2, 1a00099a <Chip_Clock_EnableOpts+0xa>
       reg |= (1 << 2);
1a000996:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a00099a:	2b02      	cmp	r3, #2
1a00099c:	d009      	beq.n	1a0009b2 <Chip_Clock_EnableOpts+0x22>
       reg |= (1 << 5);
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a00099e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0009a2:	d209      	bcs.n	1a0009b8 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0009a4:	3020      	adds	r0, #32
1a0009a6:	4b07      	ldr	r3, [pc, #28]	; (1a0009c4 <Chip_Clock_EnableOpts+0x34>)
1a0009a8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0009ac:	4770      	bx	lr
       reg |= (1 << 1);
1a0009ae:	2103      	movs	r1, #3
1a0009b0:	e7f0      	b.n	1a000994 <Chip_Clock_EnableOpts+0x4>
       reg |= (1 << 5);
1a0009b2:	f041 0120 	orr.w	r1, r1, #32
1a0009b6:	e7f2      	b.n	1a00099e <Chip_Clock_EnableOpts+0xe>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0009b8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0009bc:	4b02      	ldr	r3, [pc, #8]	; (1a0009c8 <Chip_Clock_EnableOpts+0x38>)
1a0009be:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0009c2:	4770      	bx	lr
1a0009c4:	40051000 	.word	0x40051000
1a0009c8:	40052000 	.word	0x40052000

1a0009cc <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0009cc:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a0009ce:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0009d2:	d309      	bcc.n	1a0009e8 <Chip_Clock_GetRate+0x1c>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0009d4:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0009d8:	4a0d      	ldr	r2, [pc, #52]	; (1a000a10 <Chip_Clock_GetRate+0x44>)
1a0009da:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a0009de:	f014 0f01 	tst.w	r4, #1
1a0009e2:	d107      	bne.n	1a0009f4 <Chip_Clock_GetRate+0x28>

       }
       rate = rate / div;
   }
   else {
       rate = 0;
1a0009e4:	2000      	movs	r0, #0
   }

   return rate;
}
1a0009e6:	bd10      	pop	{r4, pc}
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0009e8:	f100 0320 	add.w	r3, r0, #32
1a0009ec:	4a09      	ldr	r2, [pc, #36]	; (1a000a14 <Chip_Clock_GetRate+0x48>)
1a0009ee:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0009f2:	e7f4      	b.n	1a0009de <Chip_Clock_GetRate+0x12>
       baseclk = Chip_Clock_FindBaseClock(clk);
1a0009f4:	f7ff fe3a 	bl	1a00066c <Chip_Clock_FindBaseClock>
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0009f8:	f7ff ffc3 	bl	1a000982 <Chip_Clock_GetBaseClocktHz>
       if (((reg >> 5) & 0x7) == 0) {
1a0009fc:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000a00:	d103      	bne.n	1a000a0a <Chip_Clock_GetRate+0x3e>
           div = 1;
1a000a02:	2301      	movs	r3, #1
       rate = rate / div;
1a000a04:	fbb0 f0f3 	udiv	r0, r0, r3
1a000a08:	bd10      	pop	{r4, pc}
           div = 2;/* No other dividers supported */
1a000a0a:	2302      	movs	r3, #2
1a000a0c:	e7fa      	b.n	1a000a04 <Chip_Clock_GetRate+0x38>
1a000a0e:	bf00      	nop
1a000a10:	40052000 	.word	0x40052000
1a000a14:	40051000 	.word	0x40051000

1a000a18 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a000a18:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a000a1a:	4b0f      	ldr	r3, [pc, #60]	; (1a000a58 <fpuInit+0x40>)
1a000a1c:	681b      	ldr	r3, [r3, #0]
1a000a1e:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a000a20:	4b0e      	ldr	r3, [pc, #56]	; (1a000a5c <fpuInit+0x44>)
1a000a22:	681b      	ldr	r3, [r3, #0]
1a000a24:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a000a26:	9a02      	ldr	r2, [sp, #8]
1a000a28:	4b0d      	ldr	r3, [pc, #52]	; (1a000a60 <fpuInit+0x48>)
1a000a2a:	429a      	cmp	r2, r3
1a000a2c:	d00c      	beq.n	1a000a48 <fpuInit+0x30>
1a000a2e:	2300      	movs	r3, #0

   if (vfpPresent) {
1a000a30:	b143      	cbz	r3, 1a000a44 <fpuInit+0x2c>
       Cpacr = *regCpacr;
1a000a32:	4a0c      	ldr	r2, [pc, #48]	; (1a000a64 <fpuInit+0x4c>)
1a000a34:	6813      	ldr	r3, [r2, #0]
1a000a36:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a000a38:	9b03      	ldr	r3, [sp, #12]
1a000a3a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000a3e:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a000a40:	9b03      	ldr	r3, [sp, #12]
1a000a42:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a000a44:	b004      	add	sp, #16
1a000a46:	4770      	bx	lr
   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a000a48:	9a01      	ldr	r2, [sp, #4]
1a000a4a:	4b07      	ldr	r3, [pc, #28]	; (1a000a68 <fpuInit+0x50>)
1a000a4c:	429a      	cmp	r2, r3
1a000a4e:	d001      	beq.n	1a000a54 <fpuInit+0x3c>
1a000a50:	2300      	movs	r3, #0
1a000a52:	e7ed      	b.n	1a000a30 <fpuInit+0x18>
1a000a54:	2301      	movs	r3, #1
1a000a56:	e7eb      	b.n	1a000a30 <fpuInit+0x18>
1a000a58:	e000ef40 	.word	0xe000ef40
1a000a5c:	e000ef44 	.word	0xe000ef44
1a000a60:	10110021 	.word	0x10110021
1a000a64:	e000ed88 	.word	0xe000ed88
1a000a68:	11000011 	.word	0x11000011

1a000a6c <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a000a6c:	4770      	bx	lr

1a000a6e <Chip_GPIO_SetDir>:
}

/* Set Direction for a GPIO port */
void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
   if (out) {
1a000a6e:	b943      	cbnz	r3, 1a000a82 <Chip_GPIO_SetDir+0x14>
       pGPIO->DIR[portNum] |= bitValue;
   }
   else {
       pGPIO->DIR[portNum] &= ~bitValue;
1a000a70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000a74:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000a78:	ea23 0202 	bic.w	r2, r3, r2
1a000a7c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000a80:	4770      	bx	lr
       pGPIO->DIR[portNum] |= bitValue;
1a000a82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000a86:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000a8a:	431a      	orrs	r2, r3
1a000a8c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000a90:	4770      	bx	lr
1a000a92:	Address 0x000000001a000a92 is out of bounds.


1a000a94 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000a94:	b570      	push	{r4, r5, r6, lr}
1a000a96:	b092      	sub	sp, #72	; 0x48
1a000a98:	4605      	mov	r5, r0
1a000a9a:	460e      	mov	r6, r1
1a000a9c:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a000a9e:	f241 537c 	movw	r3, #5500	; 0x157c
1a000aa2:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a000aa4:	2806      	cmp	r0, #6
1a000aa6:	d044      	beq.n	1a000b32 <Chip_SetupCoreClock+0x9e>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000aa8:	2300      	movs	r3, #0
1a000aaa:	2201      	movs	r2, #1
1a000aac:	4629      	mov	r1, r5
1a000aae:	2004      	movs	r0, #4
1a000ab0:	f7ff ff28 	bl	1a000904 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a000ab4:	4a4a      	ldr	r2, [pc, #296]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000ab6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000ab8:	f043 0301 	orr.w	r3, r3, #1
1a000abc:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a000abe:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000ac2:	a909      	add	r1, sp, #36	; 0x24
1a000ac4:	4630      	mov	r0, r6
1a000ac6:	f7ff fe95 	bl	1a0007f4 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a000aca:	4b46      	ldr	r3, [pc, #280]	; (1a000be4 <Chip_SetupCoreClock+0x150>)
1a000acc:	429e      	cmp	r6, r3
1a000ace:	d938      	bls.n	1a000b42 <Chip_SetupCoreClock+0xae>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000ad2:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000ad6:	d001      	beq.n	1a000adc <Chip_SetupCoreClock+0x48>
1a000ad8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000ada:	b36a      	cbz	r2, 1a000b38 <Chip_SetupCoreClock+0xa4>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a000adc:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a000ae0:	a901      	add	r1, sp, #4
1a000ae2:	4840      	ldr	r0, [pc, #256]	; (1a000be4 <Chip_SetupCoreClock+0x150>)
1a000ae4:	f7ff fe86 	bl	1a0007f4 <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000ae8:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000aec:	9b01      	ldr	r3, [sp, #4]
1a000aee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000af2:	9a05      	ldr	r2, [sp, #20]
1a000af4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000af8:	9a03      	ldr	r2, [sp, #12]
1a000afa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000afe:	9a04      	ldr	r2, [sp, #16]
1a000b00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000b04:	4a36      	ldr	r2, [pc, #216]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000b06:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000b08:	4b35      	ldr	r3, [pc, #212]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a000b0c:	f013 0f01 	tst.w	r3, #1
1a000b10:	d0fa      	beq.n	1a000b08 <Chip_SetupCoreClock+0x74>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000b12:	2300      	movs	r3, #0
1a000b14:	2201      	movs	r2, #1
1a000b16:	2109      	movs	r1, #9
1a000b18:	2004      	movs	r0, #4
1a000b1a:	f7ff fef3 	bl	1a000904 <Chip_Clock_SetBaseClock>
           while(delay --){}
1a000b1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000b20:	1e5a      	subs	r2, r3, #1
1a000b22:	9211      	str	r2, [sp, #68]	; 0x44
1a000b24:	2b00      	cmp	r3, #0
1a000b26:	d1fa      	bne.n	1a000b1e <Chip_SetupCoreClock+0x8a>
           delay = 5500;
1a000b28:	f241 537c 	movw	r3, #5500	; 0x157c
1a000b2c:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
1a000b2e:	2500      	movs	r5, #0
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000b30:	e008      	b.n	1a000b44 <Chip_SetupCoreClock+0xb0>
       Chip_Clock_EnableCrystal();
1a000b32:	f7ff fdc1 	bl	1a0006b8 <Chip_Clock_EnableCrystal>
1a000b36:	e7b7      	b.n	1a000aa8 <Chip_SetupCoreClock+0x14>
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a000b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000b3c:	9309      	str	r3, [sp, #36]	; 0x24
           direct = 1;
1a000b3e:	2501      	movs	r5, #1
1a000b40:	e000      	b.n	1a000b44 <Chip_SetupCoreClock+0xb0>
   uint32_t direct = 0;
1a000b42:	2500      	movs	r5, #0
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000b44:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a000b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000b4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000b4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a000b50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000b54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000b56:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000b5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000b5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000b60:	4a1f      	ldr	r2, [pc, #124]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000b62:	6453      	str	r3, [r2, #68]	; 0x44
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000b64:	4b1e      	ldr	r3, [pc, #120]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a000b68:	f013 0f01 	tst.w	r3, #1
1a000b6c:	d0fa      	beq.n	1a000b64 <Chip_SetupCoreClock+0xd0>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000b6e:	2300      	movs	r3, #0
1a000b70:	2201      	movs	r2, #1
1a000b72:	2109      	movs	r1, #9
1a000b74:	2004      	movs	r0, #4
1a000b76:	f7ff fec5 	bl	1a000904 <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a000b7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000b7c:	1e5a      	subs	r2, r3, #1
1a000b7e:	9211      	str	r2, [sp, #68]	; 0x44
1a000b80:	2b00      	cmp	r3, #0
1a000b82:	d1fa      	bne.n	1a000b7a <Chip_SetupCoreClock+0xe6>
   if (direct) {
1a000b84:	b1d5      	cbz	r5, 1a000bbc <Chip_SetupCoreClock+0x128>
       delay = 5500;
1a000b86:	f241 537c 	movw	r3, #5500	; 0x157c
1a000b8a:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a000b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000b92:	9309      	str	r3, [sp, #36]	; 0x24
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000b94:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a000b98:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000b9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000ba2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000ba4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000ba8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000baa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000bae:	4a0c      	ldr	r2, [pc, #48]	; (1a000be0 <Chip_SetupCoreClock+0x14c>)
1a000bb0:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a000bb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000bb4:	1e5a      	subs	r2, r3, #1
1a000bb6:	9211      	str	r2, [sp, #68]	; 0x44
1a000bb8:	2b00      	cmp	r3, #0
1a000bba:	d1fa      	bne.n	1a000bb2 <Chip_SetupCoreClock+0x11e>
   }

   if (setbase) {
1a000bbc:	b174      	cbz	r4, 1a000bdc <Chip_SetupCoreClock+0x148>
1a000bbe:	2400      	movs	r4, #0
1a000bc0:	e00a      	b.n	1a000bd8 <Chip_SetupCoreClock+0x144>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000bc2:	4809      	ldr	r0, [pc, #36]	; (1a000be8 <Chip_SetupCoreClock+0x154>)
1a000bc4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000bc8:	78cb      	ldrb	r3, [r1, #3]
1a000bca:	788a      	ldrb	r2, [r1, #2]
1a000bcc:	7849      	ldrb	r1, [r1, #1]
1a000bce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000bd2:	f7ff fe97 	bl	1a000904 <Chip_Clock_SetBaseClock>
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000bd6:	3401      	adds	r4, #1
1a000bd8:	2c11      	cmp	r4, #17
1a000bda:	d9f2      	bls.n	1a000bc2 <Chip_SetupCoreClock+0x12e>
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a000bdc:	b012      	add	sp, #72	; 0x48
1a000bde:	bd70      	pop	{r4, r5, r6, pc}
1a000be0:	40050000 	.word	0x40050000
1a000be4:	068e7780 	.word	0x068e7780
1a000be8:	1a001668 	.word	0x1a001668

1a000bec <Board_LED_Init>:

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000bec:	2200      	movs	r2, #0
1a000bee:	2a05      	cmp	r2, #5
1a000bf0:	d819      	bhi.n	1a000c26 <Board_LED_Init+0x3a>
{
1a000bf2:	b470      	push	{r4, r5, r6}
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a000bf4:	490c      	ldr	r1, [pc, #48]	; (1a000c28 <Board_LED_Init+0x3c>)
1a000bf6:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000bfa:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000bfe:	784c      	ldrb	r4, [r1, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a000c00:	4b0a      	ldr	r3, [pc, #40]	; (1a000c2c <Board_LED_Init+0x40>)
1a000c02:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000c06:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000c0a:	2001      	movs	r0, #1
1a000c0c:	40a0      	lsls	r0, r4
1a000c0e:	4301      	orrs	r1, r0
1a000c10:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
   pGPIO->B[port][pin] = setting;
1a000c14:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000c18:	2100      	movs	r1, #0
1a000c1a:	5519      	strb	r1, [r3, r4]
   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000c1c:	3201      	adds	r2, #1
1a000c1e:	2a05      	cmp	r2, #5
1a000c20:	d9e8      	bls.n	1a000bf4 <Board_LED_Init+0x8>
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a000c22:	bc70      	pop	{r4, r5, r6}
1a000c24:	4770      	bx	lr
1a000c26:	4770      	bx	lr
1a000c28:	1a0016b8 	.word	0x1a0016b8
1a000c2c:	400f4000 	.word	0x400f4000

1a000c30 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000c30:	4b03      	ldr	r3, [pc, #12]	; (1a000c40 <Board_UART_Init+0x10>)
1a000c32:	2212      	movs	r2, #18
1a000c34:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a000c38:	22d1      	movs	r2, #209	; 0xd1
1a000c3a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a000c3e:	4770      	bx	lr
1a000c40:	40086000 	.word	0x40086000

1a000c44 <Board_Debug_Init>:
{
1a000c44:	b510      	push	{r4, lr}
   Board_UART_Init(DEBUG_UART);
1a000c46:	4c08      	ldr	r4, [pc, #32]	; (1a000c68 <Board_Debug_Init+0x24>)
1a000c48:	4620      	mov	r0, r4
1a000c4a:	f7ff fff1 	bl	1a000c30 <Board_UART_Init>
   Chip_UART_Init(DEBUG_UART);
1a000c4e:	4620      	mov	r0, r4
1a000c50:	f7ff fb94 	bl	1a00037c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a000c54:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000c58:	4620      	mov	r0, r4
1a000c5a:	f7ff fbb9 	bl	1a0003d0 <Chip_UART_SetBaudFDR>
   pUART->LCR = config;
1a000c5e:	2303      	movs	r3, #3
1a000c60:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000c62:	2301      	movs	r3, #1
1a000c64:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000c66:	bd10      	pop	{r4, pc}
1a000c68:	400c1000 	.word	0x400c1000

1a000c6c <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a000c6c:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a000c6e:	f7ff ffe9 	bl	1a000c44 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a000c72:	4806      	ldr	r0, [pc, #24]	; (1a000c8c <Board_Init+0x20>)
1a000c74:	f7ff fefa 	bl	1a000a6c <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a000c78:	f7ff ffb8 	bl	1a000bec <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a000c7c:	4a04      	ldr	r2, [pc, #16]	; (1a000c90 <Board_Init+0x24>)
1a000c7e:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000c82:	f043 0304 	orr.w	r3, r3, #4
1a000c86:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000c8a:	bd08      	pop	{r3, pc}
1a000c8c:	400f4000 	.word	0x400f4000
1a000c90:	40043000 	.word	0x40043000

1a000c94 <ResetISR>:
void ResetISR(void) {
1a000c94:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a000c96:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000c98:	4a16      	ldr	r2, [pc, #88]	; (1a000cf4 <ResetISR+0x60>)
1a000c9a:	4b17      	ldr	r3, [pc, #92]	; (1a000cf8 <ResetISR+0x64>)
1a000c9c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000c9e:	4a17      	ldr	r2, [pc, #92]	; (1a000cfc <ResetISR+0x68>)
1a000ca0:	3304      	adds	r3, #4
1a000ca2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000ca4:	2300      	movs	r3, #0
1a000ca6:	e005      	b.n	1a000cb4 <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000ca8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000cac:	4a14      	ldr	r2, [pc, #80]	; (1a000d00 <ResetISR+0x6c>)
1a000cae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000cb2:	3301      	adds	r3, #1
1a000cb4:	2b07      	cmp	r3, #7
1a000cb6:	d9f7      	bls.n	1a000ca8 <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a000cb8:	b662      	cpsie	i
    SystemInit();
1a000cba:	f000 f829 	bl	1a000d10 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a000cbe:	4b11      	ldr	r3, [pc, #68]	; (1a000d04 <ResetISR+0x70>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000cc0:	e007      	b.n	1a000cd2 <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a000cc2:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000cc6:	689a      	ldr	r2, [r3, #8]
1a000cc8:	6859      	ldr	r1, [r3, #4]
1a000cca:	6818      	ldr	r0, [r3, #0]
1a000ccc:	f7ff fa5e 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a000cd0:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000cd2:	4a0d      	ldr	r2, [pc, #52]	; (1a000d08 <ResetISR+0x74>)
1a000cd4:	4293      	cmp	r3, r2
1a000cd6:	d3f4      	bcc.n	1a000cc2 <ResetISR+0x2e>
1a000cd8:	e006      	b.n	1a000ce8 <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a000cda:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000cdc:	6859      	ldr	r1, [r3, #4]
1a000cde:	f854 0b08 	ldr.w	r0, [r4], #8
1a000ce2:	f7ff fa62 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a000ce6:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000ce8:	4a08      	ldr	r2, [pc, #32]	; (1a000d0c <ResetISR+0x78>)
1a000cea:	4293      	cmp	r3, r2
1a000cec:	d3f5      	bcc.n	1a000cda <ResetISR+0x46>
    main();
1a000cee:	f7ff fb07 	bl	1a000300 <main>
1a000cf2:	e7fe      	b.n	1a000cf2 <ResetISR+0x5e>
1a000cf4:	10df1000 	.word	0x10df1000
1a000cf8:	40053100 	.word	0x40053100
1a000cfc:	01dff7ff 	.word	0x01dff7ff
1a000d00:	e000e280 	.word	0xe000e280
1a000d04:	1a000114 	.word	0x1a000114
1a000d08:	1a000150 	.word	0x1a000150
1a000d0c:	1a000178 	.word	0x1a000178

1a000d10 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000d10:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000d12:	f7ff fe81 	bl	1a000a18 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a000d16:	f000 f853 	bl	1a000dc0 <Board_SystemInit>
1a000d1a:	bd08      	pop	{r3, pc}

1a000d1c <Board_SetupMuxing>:
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000d1c:	2300      	movs	r3, #0
1a000d1e:	2b17      	cmp	r3, #23
1a000d20:	d812      	bhi.n	1a000d48 <Board_SetupMuxing+0x2c>
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a000d22:	b410      	push	{r4}
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000d24:	4a09      	ldr	r2, [pc, #36]	; (1a000d4c <Board_SetupMuxing+0x30>)
1a000d26:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000d2a:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000d2e:	784a      	ldrb	r2, [r1, #1]
1a000d30:	8848      	ldrh	r0, [r1, #2]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000d32:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000d36:	4906      	ldr	r1, [pc, #24]	; (1a000d50 <Board_SetupMuxing+0x34>)
1a000d38:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000d3c:	3301      	adds	r3, #1
1a000d3e:	2b17      	cmp	r3, #23
1a000d40:	d9f0      	bls.n	1a000d24 <Board_SetupMuxing+0x8>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000d42:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000d46:	4770      	bx	lr
1a000d48:	4770      	bx	lr
1a000d4a:	bf00      	nop
1a000d4c:	1a0016d0 	.word	0x1a0016d0
1a000d50:	40086000 	.word	0x40086000

1a000d54 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a000d54:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000d56:	4a17      	ldr	r2, [pc, #92]	; (1a000db4 <Board_SetupClocking+0x60>)
1a000d58:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000d5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d60:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d64:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000d68:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000d6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d70:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d74:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000d78:	2201      	movs	r2, #1
1a000d7a:	490f      	ldr	r1, [pc, #60]	; (1a000db8 <Board_SetupClocking+0x64>)
1a000d7c:	2006      	movs	r0, #6
1a000d7e:	f7ff fe89 	bl	1a000a94 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000d82:	2400      	movs	r4, #0
1a000d84:	e00a      	b.n	1a000d9c <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000d86:	480d      	ldr	r0, [pc, #52]	; (1a000dbc <Board_SetupClocking+0x68>)
1a000d88:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000d8c:	78cb      	ldrb	r3, [r1, #3]
1a000d8e:	788a      	ldrb	r2, [r1, #2]
1a000d90:	7849      	ldrb	r1, [r1, #1]
1a000d92:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000d96:	f7ff fdb5 	bl	1a000904 <Chip_Clock_SetBaseClock>
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000d9a:	3401      	adds	r4, #1
1a000d9c:	2c02      	cmp	r4, #2
1a000d9e:	d9f2      	bls.n	1a000d86 <Board_SetupClocking+0x32>
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000da0:	4b04      	ldr	r3, [pc, #16]	; (1a000db4 <Board_SetupClocking+0x60>)
1a000da2:	685a      	ldr	r2, [r3, #4]
1a000da4:	f022 020c 	bic.w	r2, r2, #12
1a000da8:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000daa:	685a      	ldr	r2, [r3, #4]
1a000dac:	f042 0203 	orr.w	r2, r2, #3
1a000db0:	605a      	str	r2, [r3, #4]
1a000db2:	bd10      	pop	{r4, pc}
1a000db4:	40043000 	.word	0x40043000
1a000db8:	0c28cb00 	.word	0x0c28cb00
1a000dbc:	1a0016c4 	.word	0x1a0016c4

1a000dc0 <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000dc0:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a000dc2:	f7ff ffab 	bl	1a000d1c <Board_SetupMuxing>
   Board_SetupClocking();
1a000dc6:	f7ff ffc5 	bl	1a000d54 <Board_SetupClocking>
1a000dca:	bd08      	pop	{r3, pc}

1a000dcc <UART2_IRQHandler>:
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a000dcc:	4770      	bx	lr

1a000dce <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a000dce:	4770      	bx	lr

1a000dd0 <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a000dd0:	2001      	movs	r0, #1
1a000dd2:	4770      	bx	lr

1a000dd4 <tickConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {
1a000dd4:	b508      	push	{r3, lr}

   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ){
1a000dd6:	b112      	cbz	r2, 1a000dde <tickConfig+0xa>
1a000dd8:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a000dda:	4a17      	ldr	r2, [pc, #92]	; (1a000e38 <tickConfig+0x64>)
1a000ddc:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ){
1a000dde:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a000de2:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a000de6:	2b00      	cmp	r3, #0
1a000de8:	bf08      	it	eq
1a000dea:	2a32      	cmpeq	r2, #50	; 0x32
1a000dec:	d220      	bcs.n	1a000e30 <tickConfig+0x5c>
1a000dee:	4602      	mov	r2, r0
1a000df0:	460b      	mov	r3, r1

		tickRateMS = tickRateMSvalue;
1a000df2:	4912      	ldr	r1, [pc, #72]	; (1a000e3c <tickConfig+0x68>)
1a000df4:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a000df8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000dfc:	2100      	movs	r1, #0
1a000dfe:	f000 fa5f 	bl	1a0012c0 <__aeabi_uldivmod>

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a000e02:	4602      	mov	r2, r0
1a000e04:	460b      	mov	r3, r1
1a000e06:	490e      	ldr	r1, [pc, #56]	; (1a000e40 <tickConfig+0x6c>)
1a000e08:	6808      	ldr	r0, [r1, #0]
1a000e0a:	2100      	movs	r1, #0
1a000e0c:	f000 fa58 	bl	1a0012c0 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a000e10:	3801      	subs	r0, #1
1a000e12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a000e16:	d20d      	bcs.n	1a000e34 <tickConfig+0x60>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a000e18:	4b0a      	ldr	r3, [pc, #40]	; (1a000e44 <tickConfig+0x70>)
1a000e1a:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000e1c:	21e0      	movs	r1, #224	; 0xe0
1a000e1e:	4a0a      	ldr	r2, [pc, #40]	; (1a000e48 <tickConfig+0x74>)
1a000e20:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a000e24:	2200      	movs	r2, #0
1a000e26:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000e28:	2207      	movs	r2, #7
1a000e2a:	601a      	str	r2, [r3, #0]
   bool_t ret_val = 1;
1a000e2c:	2001      	movs	r0, #1
1a000e2e:	bd08      	pop	{r3, pc}
   }
   else{
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a000e30:	2000      	movs	r0, #0
1a000e32:	bd08      	pop	{r3, pc}
   bool_t ret_val = 1;
1a000e34:	2001      	movs	r0, #1
   }

   return ret_val;
}
1a000e36:	bd08      	pop	{r3, pc}
1a000e38:	10000000 	.word	0x10000000
1a000e3c:	10000060 	.word	0x10000060
1a000e40:	10000050 	.word	0x10000050
1a000e44:	e000e010 	.word	0xe000e010
1a000e48:	e000ed00 	.word	0xe000ed00

1a000e4c <SysTick_Handler>:
/*==================[ISR external functions definition]======================*/

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void SysTick_Handler(void) {
1a000e4c:	b508      	push	{r3, lr}
   tickCounter++;
1a000e4e:	4906      	ldr	r1, [pc, #24]	; (1a000e68 <SysTick_Handler+0x1c>)
1a000e50:	e9d1 2300 	ldrd	r2, r3, [r1]
1a000e54:	3201      	adds	r2, #1
1a000e56:	f143 0300 	adc.w	r3, r3, #0
1a000e5a:	e9c1 2300 	strd	r2, r3, [r1]

	/* Execute Tick Hook function */
	(* tickHookFunction )( 0 );
1a000e5e:	4b03      	ldr	r3, [pc, #12]	; (1a000e6c <SysTick_Handler+0x20>)
1a000e60:	681b      	ldr	r3, [r3, #0]
1a000e62:	2000      	movs	r0, #0
1a000e64:	4798      	blx	r3
1a000e66:	bd08      	pop	{r3, pc}
1a000e68:	10000058 	.word	0x10000058
1a000e6c:	10000000 	.word	0x10000000

1a000e70 <errorOcurred>:
/*==================[internal functions definition]==========================*/

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
1a000e70:	e7fe      	b.n	1a000e70 <errorOcurred>

1a000e72 <doNothing>:
   while(1);
}

static void doNothing(void){
1a000e72:	4770      	bx	lr

1a000e74 <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a000e74:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000e76:	2400      	movs	r4, #0
1a000e78:	e001      	b.n	1a000e7e <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000e7a:	3401      	adds	r4, #1
1a000e7c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000e7e:	2c03      	cmp	r4, #3
1a000e80:	d812      	bhi.n	1a000ea8 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a000e82:	b265      	sxtb	r5, r4
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000e84:	4b09      	ldr	r3, [pc, #36]	; (1a000eac <TIMER0_IRQHandler+0x38>)
1a000e86:	681a      	ldr	r2, [r3, #0]
1a000e88:	f004 010f 	and.w	r1, r4, #15
1a000e8c:	2301      	movs	r3, #1
1a000e8e:	408b      	lsls	r3, r1
1a000e90:	421a      	tst	r2, r3
1a000e92:	d0f2      	beq.n	1a000e7a <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000e94:	4b06      	ldr	r3, [pc, #24]	; (1a000eb0 <TIMER0_IRQHandler+0x3c>)
1a000e96:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000e9a:	4798      	blx	r3
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a000e9c:	2301      	movs	r3, #1
1a000e9e:	fa03 f505 	lsl.w	r5, r3, r5
1a000ea2:	4b02      	ldr	r3, [pc, #8]	; (1a000eac <TIMER0_IRQHandler+0x38>)
1a000ea4:	601d      	str	r5, [r3, #0]
1a000ea6:	e7e8      	b.n	1a000e7a <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a000ea8:	bd38      	pop	{r3, r4, r5, pc}
1a000eaa:	bf00      	nop
1a000eac:	40084000 	.word	0x40084000
1a000eb0:	10000004 	.word	0x10000004

1a000eb4 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a000eb4:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000eb6:	2400      	movs	r4, #0
1a000eb8:	e001      	b.n	1a000ebe <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000eba:	3401      	adds	r4, #1
1a000ebc:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000ebe:	2c03      	cmp	r4, #3
1a000ec0:	d813      	bhi.n	1a000eea <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a000ec2:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000ec4:	4b09      	ldr	r3, [pc, #36]	; (1a000eec <TIMER1_IRQHandler+0x38>)
1a000ec6:	681a      	ldr	r2, [r3, #0]
1a000ec8:	f004 010f 	and.w	r1, r4, #15
1a000ecc:	2301      	movs	r3, #1
1a000ece:	408b      	lsls	r3, r1
1a000ed0:	421a      	tst	r2, r3
1a000ed2:	d0f2      	beq.n	1a000eba <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000ed4:	1d23      	adds	r3, r4, #4
1a000ed6:	4a06      	ldr	r2, [pc, #24]	; (1a000ef0 <TIMER1_IRQHandler+0x3c>)
1a000ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000edc:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a000ede:	2301      	movs	r3, #1
1a000ee0:	fa03 f505 	lsl.w	r5, r3, r5
1a000ee4:	4b01      	ldr	r3, [pc, #4]	; (1a000eec <TIMER1_IRQHandler+0x38>)
1a000ee6:	601d      	str	r5, [r3, #0]
1a000ee8:	e7e7      	b.n	1a000eba <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a000eea:	bd38      	pop	{r3, r4, r5, pc}
1a000eec:	40085000 	.word	0x40085000
1a000ef0:	10000004 	.word	0x10000004

1a000ef4 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a000ef4:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000ef6:	2400      	movs	r4, #0
1a000ef8:	e001      	b.n	1a000efe <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000efa:	3401      	adds	r4, #1
1a000efc:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000efe:	2c03      	cmp	r4, #3
1a000f00:	d814      	bhi.n	1a000f2c <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a000f02:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000f04:	4b0a      	ldr	r3, [pc, #40]	; (1a000f30 <TIMER2_IRQHandler+0x3c>)
1a000f06:	681a      	ldr	r2, [r3, #0]
1a000f08:	f004 010f 	and.w	r1, r4, #15
1a000f0c:	2301      	movs	r3, #1
1a000f0e:	408b      	lsls	r3, r1
1a000f10:	421a      	tst	r2, r3
1a000f12:	d0f2      	beq.n	1a000efa <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000f14:	f104 0308 	add.w	r3, r4, #8
1a000f18:	4a06      	ldr	r2, [pc, #24]	; (1a000f34 <TIMER2_IRQHandler+0x40>)
1a000f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000f1e:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a000f20:	2301      	movs	r3, #1
1a000f22:	fa03 f505 	lsl.w	r5, r3, r5
1a000f26:	4b02      	ldr	r3, [pc, #8]	; (1a000f30 <TIMER2_IRQHandler+0x3c>)
1a000f28:	601d      	str	r5, [r3, #0]
1a000f2a:	e7e6      	b.n	1a000efa <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a000f2c:	bd38      	pop	{r3, r4, r5, pc}
1a000f2e:	bf00      	nop
1a000f30:	400c3000 	.word	0x400c3000
1a000f34:	10000004 	.word	0x10000004

1a000f38 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a000f38:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000f3a:	2400      	movs	r4, #0
1a000f3c:	e001      	b.n	1a000f42 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000f3e:	3401      	adds	r4, #1
1a000f40:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000f42:	2c03      	cmp	r4, #3
1a000f44:	d814      	bhi.n	1a000f70 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a000f46:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000f48:	4b0a      	ldr	r3, [pc, #40]	; (1a000f74 <TIMER3_IRQHandler+0x3c>)
1a000f4a:	681a      	ldr	r2, [r3, #0]
1a000f4c:	f004 010f 	and.w	r1, r4, #15
1a000f50:	2301      	movs	r3, #1
1a000f52:	408b      	lsls	r3, r1
1a000f54:	421a      	tst	r2, r3
1a000f56:	d0f2      	beq.n	1a000f3e <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000f58:	f104 030c 	add.w	r3, r4, #12
1a000f5c:	4a06      	ldr	r2, [pc, #24]	; (1a000f78 <TIMER3_IRQHandler+0x40>)
1a000f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000f62:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a000f64:	2301      	movs	r3, #1
1a000f66:	fa03 f505 	lsl.w	r5, r3, r5
1a000f6a:	4b02      	ldr	r3, [pc, #8]	; (1a000f74 <TIMER3_IRQHandler+0x3c>)
1a000f6c:	601d      	str	r5, [r3, #0]
1a000f6e:	e7e6      	b.n	1a000f3e <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a000f70:	bd38      	pop	{r3, r4, r5, pc}
1a000f72:	bf00      	nop
1a000f74:	400c4000 	.word	0x400c4000
1a000f78:	10000004 	.word	0x10000004

1a000f7c <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a000f7c:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a000f7e:	f7ff fa9b 	bl	1a0004b8 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a000f82:	f7ff fe73 	bl	1a000c6c <Board_Init>

   /* Inicializar el conteo de Ticks con resolucin de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a000f86:	2200      	movs	r2, #0
1a000f88:	2001      	movs	r0, #1
1a000f8a:	2100      	movs	r1, #0
1a000f8c:	f7ff ff22 	bl	1a000dd4 <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a000f90:	2105      	movs	r1, #5
1a000f92:	2000      	movs	r0, #0
1a000f94:	f000 f884 	bl	1a0010a0 <gpioConfig>

   /* Configuracin de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a000f98:	2100      	movs	r1, #0
1a000f9a:	2024      	movs	r0, #36	; 0x24
1a000f9c:	f000 f880 	bl	1a0010a0 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a000fa0:	2100      	movs	r1, #0
1a000fa2:	2025      	movs	r0, #37	; 0x25
1a000fa4:	f000 f87c 	bl	1a0010a0 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a000fa8:	2100      	movs	r1, #0
1a000faa:	2026      	movs	r0, #38	; 0x26
1a000fac:	f000 f878 	bl	1a0010a0 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a000fb0:	2100      	movs	r1, #0
1a000fb2:	2027      	movs	r0, #39	; 0x27
1a000fb4:	f000 f874 	bl	1a0010a0 <gpioConfig>

   /* Configuracin de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a000fb8:	2101      	movs	r1, #1
1a000fba:	202b      	movs	r0, #43	; 0x2b
1a000fbc:	f000 f870 	bl	1a0010a0 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a000fc0:	2101      	movs	r1, #1
1a000fc2:	202c      	movs	r0, #44	; 0x2c
1a000fc4:	f000 f86c 	bl	1a0010a0 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a000fc8:	2101      	movs	r1, #1
1a000fca:	202d      	movs	r0, #45	; 0x2d
1a000fcc:	f000 f868 	bl	1a0010a0 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a000fd0:	2101      	movs	r1, #1
1a000fd2:	2028      	movs	r0, #40	; 0x28
1a000fd4:	f000 f864 	bl	1a0010a0 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a000fd8:	2101      	movs	r1, #1
1a000fda:	2029      	movs	r0, #41	; 0x29
1a000fdc:	f000 f860 	bl	1a0010a0 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a000fe0:	2101      	movs	r1, #1
1a000fe2:	202a      	movs	r0, #42	; 0x2a
1a000fe4:	f000 f85c 	bl	1a0010a0 <gpioConfig>


   /* Configuracin de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a000fe8:	2100      	movs	r1, #0
1a000fea:	202e      	movs	r0, #46	; 0x2e
1a000fec:	f000 f858 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a000ff0:	2100      	movs	r1, #0
1a000ff2:	202f      	movs	r0, #47	; 0x2f
1a000ff4:	f000 f854 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a000ff8:	2100      	movs	r1, #0
1a000ffa:	2030      	movs	r0, #48	; 0x30
1a000ffc:	f000 f850 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a001000:	2100      	movs	r1, #0
1a001002:	2031      	movs	r0, #49	; 0x31
1a001004:	f000 f84c 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a001008:	2100      	movs	r1, #0
1a00100a:	2032      	movs	r0, #50	; 0x32
1a00100c:	f000 f848 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a001010:	2100      	movs	r1, #0
1a001012:	2033      	movs	r0, #51	; 0x33
1a001014:	f000 f844 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a001018:	2100      	movs	r1, #0
1a00101a:	2034      	movs	r0, #52	; 0x34
1a00101c:	f000 f840 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a001020:	2100      	movs	r1, #0
1a001022:	2035      	movs	r0, #53	; 0x35
1a001024:	f000 f83c 	bl	1a0010a0 <gpioConfig>

   /* Configuracin de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a001028:	2101      	movs	r1, #1
1a00102a:	2036      	movs	r0, #54	; 0x36
1a00102c:	f000 f838 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a001030:	2101      	movs	r1, #1
1a001032:	2037      	movs	r0, #55	; 0x37
1a001034:	f000 f834 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a001038:	2101      	movs	r1, #1
1a00103a:	2038      	movs	r0, #56	; 0x38
1a00103c:	f000 f830 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a001040:	2101      	movs	r1, #1
1a001042:	2039      	movs	r0, #57	; 0x39
1a001044:	f000 f82c 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a001048:	2101      	movs	r1, #1
1a00104a:	203a      	movs	r0, #58	; 0x3a
1a00104c:	f000 f828 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a001050:	2101      	movs	r1, #1
1a001052:	203b      	movs	r0, #59	; 0x3b
1a001054:	f000 f824 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a001058:	2101      	movs	r1, #1
1a00105a:	203c      	movs	r0, #60	; 0x3c
1a00105c:	f000 f820 	bl	1a0010a0 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a001060:	2101      	movs	r1, #1
1a001062:	203d      	movs	r0, #61	; 0x3d
1a001064:	f000 f81c 	bl	1a0010a0 <gpioConfig>
1a001068:	bd08      	pop	{r3, pc}
1a00106a:	Address 0x000000001a00106a is out of bounds.


1a00106c <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a00106c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a00106e:	4d0b      	ldr	r5, [pc, #44]	; (1a00109c <gpioObtainPinConfig+0x30>)
1a001070:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001074:	182c      	adds	r4, r5, r0
1a001076:	5628      	ldrsb	r0, [r5, r0]
1a001078:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a00107a:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00107e:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a001080:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001084:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a001086:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00108a:	9b02      	ldr	r3, [sp, #8]
1a00108c:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a00108e:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001092:	9b03      	ldr	r3, [sp, #12]
1a001094:	701a      	strb	r2, [r3, #0]
}
1a001096:	bc30      	pop	{r4, r5}
1a001098:	4770      	bx	lr
1a00109a:	bf00      	nop
1a00109c:	1a001730 	.word	0x1a001730

1a0010a0 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a0010a0:	b530      	push	{r4, r5, lr}
1a0010a2:	b085      	sub	sp, #20
1a0010a4:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0010a6:	2300      	movs	r3, #0
1a0010a8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0010ac:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0010b0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0010b4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0010b8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a0010bc:	f10d 030b 	add.w	r3, sp, #11
1a0010c0:	9301      	str	r3, [sp, #4]
1a0010c2:	ab03      	add	r3, sp, #12
1a0010c4:	9300      	str	r3, [sp, #0]
1a0010c6:	f10d 030d 	add.w	r3, sp, #13
1a0010ca:	f10d 020e 	add.w	r2, sp, #14
1a0010ce:	f10d 010f 	add.w	r1, sp, #15
1a0010d2:	f7ff ffcb 	bl	1a00106c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a0010d6:	2c05      	cmp	r4, #5
1a0010d8:	f200 8096 	bhi.w	1a001208 <gpioConfig+0x168>
1a0010dc:	e8df f004 	tbb	[pc, r4]
1a0010e0:	3d237109 	.word	0x3d237109
1a0010e4:	0357      	.short	0x0357

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a0010e6:	4849      	ldr	r0, [pc, #292]	; (1a00120c <gpioConfig+0x16c>)
1a0010e8:	f7ff fcc0 	bl	1a000a6c <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0010ec:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0010ee:	b005      	add	sp, #20
1a0010f0:	bd30      	pop	{r4, r5, pc}
         Chip_SCU_PinMux(
1a0010f2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0010f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0010fa:	f89d 200d 	ldrb.w	r2, [sp, #13]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a0010fe:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001102:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001106:	4942      	ldr	r1, [pc, #264]	; (1a001210 <gpioConfig+0x170>)
1a001108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00110c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001110:	2401      	movs	r4, #1
1a001112:	2300      	movs	r3, #0
1a001114:	fa04 f202 	lsl.w	r2, r4, r2
1a001118:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a00111c:	483b      	ldr	r0, [pc, #236]	; (1a00120c <gpioConfig+0x16c>)
1a00111e:	f7ff fca6 	bl	1a000a6e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001122:	4620      	mov	r0, r4
      break;
1a001124:	e7e3      	b.n	1a0010ee <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001126:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00112a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00112e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001132:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001136:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00113a:	4935      	ldr	r1, [pc, #212]	; (1a001210 <gpioConfig+0x170>)
1a00113c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001140:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001144:	2401      	movs	r4, #1
1a001146:	2300      	movs	r3, #0
1a001148:	fa04 f202 	lsl.w	r2, r4, r2
1a00114c:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001150:	482e      	ldr	r0, [pc, #184]	; (1a00120c <gpioConfig+0x16c>)
1a001152:	f7ff fc8c 	bl	1a000a6e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001156:	4620      	mov	r0, r4
      break;
1a001158:	e7c9      	b.n	1a0010ee <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a00115a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00115e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001162:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001166:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00116a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00116e:	4928      	ldr	r1, [pc, #160]	; (1a001210 <gpioConfig+0x170>)
1a001170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001174:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001178:	2401      	movs	r4, #1
1a00117a:	2300      	movs	r3, #0
1a00117c:	fa04 f202 	lsl.w	r2, r4, r2
1a001180:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001184:	4821      	ldr	r0, [pc, #132]	; (1a00120c <gpioConfig+0x16c>)
1a001186:	f7ff fc72 	bl	1a000a6e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a00118a:	4620      	mov	r0, r4
      break;
1a00118c:	e7af      	b.n	1a0010ee <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a00118e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001192:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001196:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00119a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00119e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0011a2:	491b      	ldr	r1, [pc, #108]	; (1a001210 <gpioConfig+0x170>)
1a0011a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0011a8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0011ac:	2401      	movs	r4, #1
1a0011ae:	2300      	movs	r3, #0
1a0011b0:	fa04 f202 	lsl.w	r2, r4, r2
1a0011b4:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0011b8:	4814      	ldr	r0, [pc, #80]	; (1a00120c <gpioConfig+0x16c>)
1a0011ba:	f7ff fc58 	bl	1a000a6e <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a0011be:	4620      	mov	r0, r4
      break;
1a0011c0:	e795      	b.n	1a0010ee <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a0011c2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0011c6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0011ca:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0011ce:	f042 0290 	orr.w	r2, r2, #144	; 0x90
1a0011d2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0011d6:	490e      	ldr	r1, [pc, #56]	; (1a001210 <gpioConfig+0x170>)
1a0011d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0011dc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0011e0:	2401      	movs	r4, #1
1a0011e2:	4d0a      	ldr	r5, [pc, #40]	; (1a00120c <gpioConfig+0x16c>)
1a0011e4:	4623      	mov	r3, r4
1a0011e6:	fa04 f202 	lsl.w	r2, r4, r2
1a0011ea:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0011ee:	4628      	mov	r0, r5
1a0011f0:	f7ff fc3d 	bl	1a000a6e <Chip_GPIO_SetDir>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0011f4:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a0011f8:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0011fc:	eb05 1542 	add.w	r5, r5, r2, lsl #5
1a001200:	2200      	movs	r2, #0
1a001202:	54ea      	strb	r2, [r5, r3]
   bool_t ret_val     = 1;
1a001204:	4620      	mov	r0, r4
1a001206:	e772      	b.n	1a0010ee <gpioConfig+0x4e>
         ret_val = 0;
1a001208:	2000      	movs	r0, #0
1a00120a:	e770      	b.n	1a0010ee <gpioConfig+0x4e>
1a00120c:	400f4000 	.word	0x400f4000
1a001210:	40086000 	.word	0x40086000

1a001214 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value ){
1a001214:	b510      	push	{r4, lr}
1a001216:	b084      	sub	sp, #16
1a001218:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00121a:	2300      	movs	r3, #0
1a00121c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001220:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001224:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001228:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00122c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001230:	f10d 030b 	add.w	r3, sp, #11
1a001234:	9301      	str	r3, [sp, #4]
1a001236:	ab03      	add	r3, sp, #12
1a001238:	9300      	str	r3, [sp, #0]
1a00123a:	f10d 030d 	add.w	r3, sp, #13
1a00123e:	f10d 020e 	add.w	r2, sp, #14
1a001242:	f10d 010f 	add.w	r1, sp, #15
1a001246:	f7ff ff11 	bl	1a00106c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00124a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00124e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001252:	3400      	adds	r4, #0
1a001254:	bf18      	it	ne
1a001256:	2401      	movne	r4, #1
1a001258:	015b      	lsls	r3, r3, #5
1a00125a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00125e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001262:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a001264:	2001      	movs	r0, #1
1a001266:	b004      	add	sp, #16
1a001268:	bd10      	pop	{r4, pc}

1a00126a <gpioRead>:


bool_t gpioRead( gpioMap_t pin ){
1a00126a:	b500      	push	{lr}
1a00126c:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a00126e:	2300      	movs	r3, #0
1a001270:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001274:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001278:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00127c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001280:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001284:	f10d 030b 	add.w	r3, sp, #11
1a001288:	9301      	str	r3, [sp, #4]
1a00128a:	ab03      	add	r3, sp, #12
1a00128c:	9300      	str	r3, [sp, #0]
1a00128e:	f10d 030d 	add.w	r3, sp, #13
1a001292:	f10d 020e 	add.w	r2, sp, #14
1a001296:	f10d 010f 	add.w	r1, sp, #15
1a00129a:	f7ff fee7 	bl	1a00106c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a00129e:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0012a2:	f89d 200b 	ldrb.w	r2, [sp, #11]
   return (bool) pGPIO->B[port][pin];
1a0012a6:	015b      	lsls	r3, r3, #5
1a0012a8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0012ac:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0012b0:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a0012b2:	3000      	adds	r0, #0
1a0012b4:	bf18      	it	ne
1a0012b6:	2001      	movne	r0, #1
1a0012b8:	b005      	add	sp, #20
1a0012ba:	f85d fb04 	ldr.w	pc, [sp], #4
1a0012be:	Address 0x000000001a0012be is out of bounds.


1a0012c0 <__aeabi_uldivmod>:
1a0012c0:	b953      	cbnz	r3, 1a0012d8 <__aeabi_uldivmod+0x18>
1a0012c2:	b94a      	cbnz	r2, 1a0012d8 <__aeabi_uldivmod+0x18>
1a0012c4:	2900      	cmp	r1, #0
1a0012c6:	bf08      	it	eq
1a0012c8:	2800      	cmpeq	r0, #0
1a0012ca:	bf1c      	itt	ne
1a0012cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0012d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0012d4:	f000 b97a 	b.w	1a0015cc <__aeabi_idiv0>
1a0012d8:	f1ad 0c08 	sub.w	ip, sp, #8
1a0012dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0012e0:	f000 f806 	bl	1a0012f0 <__udivmoddi4>
1a0012e4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0012e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0012ec:	b004      	add	sp, #16
1a0012ee:	4770      	bx	lr

1a0012f0 <__udivmoddi4>:
1a0012f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0012f4:	468c      	mov	ip, r1
1a0012f6:	460d      	mov	r5, r1
1a0012f8:	4604      	mov	r4, r0
1a0012fa:	9e08      	ldr	r6, [sp, #32]
1a0012fc:	2b00      	cmp	r3, #0
1a0012fe:	d151      	bne.n	1a0013a4 <__udivmoddi4+0xb4>
1a001300:	428a      	cmp	r2, r1
1a001302:	4617      	mov	r7, r2
1a001304:	d96d      	bls.n	1a0013e2 <__udivmoddi4+0xf2>
1a001306:	fab2 fe82 	clz	lr, r2
1a00130a:	f1be 0f00 	cmp.w	lr, #0
1a00130e:	d00b      	beq.n	1a001328 <__udivmoddi4+0x38>
1a001310:	f1ce 0c20 	rsb	ip, lr, #32
1a001314:	fa01 f50e 	lsl.w	r5, r1, lr
1a001318:	fa20 fc0c 	lsr.w	ip, r0, ip
1a00131c:	fa02 f70e 	lsl.w	r7, r2, lr
1a001320:	ea4c 0c05 	orr.w	ip, ip, r5
1a001324:	fa00 f40e 	lsl.w	r4, r0, lr
1a001328:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a00132c:	0c25      	lsrs	r5, r4, #16
1a00132e:	fbbc f8fa 	udiv	r8, ip, sl
1a001332:	fa1f f987 	uxth.w	r9, r7
1a001336:	fb0a cc18 	mls	ip, sl, r8, ip
1a00133a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00133e:	fb08 f309 	mul.w	r3, r8, r9
1a001342:	42ab      	cmp	r3, r5
1a001344:	d90a      	bls.n	1a00135c <__udivmoddi4+0x6c>
1a001346:	19ed      	adds	r5, r5, r7
1a001348:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
1a00134c:	f080 8123 	bcs.w	1a001596 <__udivmoddi4+0x2a6>
1a001350:	42ab      	cmp	r3, r5
1a001352:	f240 8120 	bls.w	1a001596 <__udivmoddi4+0x2a6>
1a001356:	f1a8 0802 	sub.w	r8, r8, #2
1a00135a:	443d      	add	r5, r7
1a00135c:	1aed      	subs	r5, r5, r3
1a00135e:	b2a4      	uxth	r4, r4
1a001360:	fbb5 f0fa 	udiv	r0, r5, sl
1a001364:	fb0a 5510 	mls	r5, sl, r0, r5
1a001368:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a00136c:	fb00 f909 	mul.w	r9, r0, r9
1a001370:	45a1      	cmp	r9, r4
1a001372:	d909      	bls.n	1a001388 <__udivmoddi4+0x98>
1a001374:	19e4      	adds	r4, r4, r7
1a001376:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00137a:	f080 810a 	bcs.w	1a001592 <__udivmoddi4+0x2a2>
1a00137e:	45a1      	cmp	r9, r4
1a001380:	f240 8107 	bls.w	1a001592 <__udivmoddi4+0x2a2>
1a001384:	3802      	subs	r0, #2
1a001386:	443c      	add	r4, r7
1a001388:	eba4 0409 	sub.w	r4, r4, r9
1a00138c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a001390:	2100      	movs	r1, #0
1a001392:	2e00      	cmp	r6, #0
1a001394:	d061      	beq.n	1a00145a <__udivmoddi4+0x16a>
1a001396:	fa24 f40e 	lsr.w	r4, r4, lr
1a00139a:	2300      	movs	r3, #0
1a00139c:	6034      	str	r4, [r6, #0]
1a00139e:	6073      	str	r3, [r6, #4]
1a0013a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0013a4:	428b      	cmp	r3, r1
1a0013a6:	d907      	bls.n	1a0013b8 <__udivmoddi4+0xc8>
1a0013a8:	2e00      	cmp	r6, #0
1a0013aa:	d054      	beq.n	1a001456 <__udivmoddi4+0x166>
1a0013ac:	2100      	movs	r1, #0
1a0013ae:	e886 0021 	stmia.w	r6, {r0, r5}
1a0013b2:	4608      	mov	r0, r1
1a0013b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0013b8:	fab3 f183 	clz	r1, r3
1a0013bc:	2900      	cmp	r1, #0
1a0013be:	f040 808e 	bne.w	1a0014de <__udivmoddi4+0x1ee>
1a0013c2:	42ab      	cmp	r3, r5
1a0013c4:	d302      	bcc.n	1a0013cc <__udivmoddi4+0xdc>
1a0013c6:	4282      	cmp	r2, r0
1a0013c8:	f200 80fa 	bhi.w	1a0015c0 <__udivmoddi4+0x2d0>
1a0013cc:	1a84      	subs	r4, r0, r2
1a0013ce:	eb65 0503 	sbc.w	r5, r5, r3
1a0013d2:	2001      	movs	r0, #1
1a0013d4:	46ac      	mov	ip, r5
1a0013d6:	2e00      	cmp	r6, #0
1a0013d8:	d03f      	beq.n	1a00145a <__udivmoddi4+0x16a>
1a0013da:	e886 1010 	stmia.w	r6, {r4, ip}
1a0013de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0013e2:	b912      	cbnz	r2, 1a0013ea <__udivmoddi4+0xfa>
1a0013e4:	2701      	movs	r7, #1
1a0013e6:	fbb7 f7f2 	udiv	r7, r7, r2
1a0013ea:	fab7 fe87 	clz	lr, r7
1a0013ee:	f1be 0f00 	cmp.w	lr, #0
1a0013f2:	d134      	bne.n	1a00145e <__udivmoddi4+0x16e>
1a0013f4:	1beb      	subs	r3, r5, r7
1a0013f6:	0c3a      	lsrs	r2, r7, #16
1a0013f8:	fa1f fc87 	uxth.w	ip, r7
1a0013fc:	2101      	movs	r1, #1
1a0013fe:	fbb3 f8f2 	udiv	r8, r3, r2
1a001402:	0c25      	lsrs	r5, r4, #16
1a001404:	fb02 3318 	mls	r3, r2, r8, r3
1a001408:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a00140c:	fb0c f308 	mul.w	r3, ip, r8
1a001410:	42ab      	cmp	r3, r5
1a001412:	d907      	bls.n	1a001424 <__udivmoddi4+0x134>
1a001414:	19ed      	adds	r5, r5, r7
1a001416:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
1a00141a:	d202      	bcs.n	1a001422 <__udivmoddi4+0x132>
1a00141c:	42ab      	cmp	r3, r5
1a00141e:	f200 80d1 	bhi.w	1a0015c4 <__udivmoddi4+0x2d4>
1a001422:	4680      	mov	r8, r0
1a001424:	1aed      	subs	r5, r5, r3
1a001426:	b2a3      	uxth	r3, r4
1a001428:	fbb5 f0f2 	udiv	r0, r5, r2
1a00142c:	fb02 5510 	mls	r5, r2, r0, r5
1a001430:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a001434:	fb0c fc00 	mul.w	ip, ip, r0
1a001438:	45a4      	cmp	ip, r4
1a00143a:	d907      	bls.n	1a00144c <__udivmoddi4+0x15c>
1a00143c:	19e4      	adds	r4, r4, r7
1a00143e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001442:	d202      	bcs.n	1a00144a <__udivmoddi4+0x15a>
1a001444:	45a4      	cmp	ip, r4
1a001446:	f200 80b8 	bhi.w	1a0015ba <__udivmoddi4+0x2ca>
1a00144a:	4618      	mov	r0, r3
1a00144c:	eba4 040c 	sub.w	r4, r4, ip
1a001450:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a001454:	e79d      	b.n	1a001392 <__udivmoddi4+0xa2>
1a001456:	4631      	mov	r1, r6
1a001458:	4630      	mov	r0, r6
1a00145a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00145e:	f1ce 0420 	rsb	r4, lr, #32
1a001462:	fa05 f30e 	lsl.w	r3, r5, lr
1a001466:	fa07 f70e 	lsl.w	r7, r7, lr
1a00146a:	fa20 f804 	lsr.w	r8, r0, r4
1a00146e:	0c3a      	lsrs	r2, r7, #16
1a001470:	fa25 f404 	lsr.w	r4, r5, r4
1a001474:	ea48 0803 	orr.w	r8, r8, r3
1a001478:	fbb4 f1f2 	udiv	r1, r4, r2
1a00147c:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a001480:	fb02 4411 	mls	r4, r2, r1, r4
1a001484:	fa1f fc87 	uxth.w	ip, r7
1a001488:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a00148c:	fb01 f30c 	mul.w	r3, r1, ip
1a001490:	42ab      	cmp	r3, r5
1a001492:	fa00 f40e 	lsl.w	r4, r0, lr
1a001496:	d909      	bls.n	1a0014ac <__udivmoddi4+0x1bc>
1a001498:	19ed      	adds	r5, r5, r7
1a00149a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
1a00149e:	f080 808a 	bcs.w	1a0015b6 <__udivmoddi4+0x2c6>
1a0014a2:	42ab      	cmp	r3, r5
1a0014a4:	f240 8087 	bls.w	1a0015b6 <__udivmoddi4+0x2c6>
1a0014a8:	3902      	subs	r1, #2
1a0014aa:	443d      	add	r5, r7
1a0014ac:	1aeb      	subs	r3, r5, r3
1a0014ae:	fa1f f588 	uxth.w	r5, r8
1a0014b2:	fbb3 f0f2 	udiv	r0, r3, r2
1a0014b6:	fb02 3310 	mls	r3, r2, r0, r3
1a0014ba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0014be:	fb00 f30c 	mul.w	r3, r0, ip
1a0014c2:	42ab      	cmp	r3, r5
1a0014c4:	d907      	bls.n	1a0014d6 <__udivmoddi4+0x1e6>
1a0014c6:	19ed      	adds	r5, r5, r7
1a0014c8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
1a0014cc:	d26f      	bcs.n	1a0015ae <__udivmoddi4+0x2be>
1a0014ce:	42ab      	cmp	r3, r5
1a0014d0:	d96d      	bls.n	1a0015ae <__udivmoddi4+0x2be>
1a0014d2:	3802      	subs	r0, #2
1a0014d4:	443d      	add	r5, r7
1a0014d6:	1aeb      	subs	r3, r5, r3
1a0014d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0014dc:	e78f      	b.n	1a0013fe <__udivmoddi4+0x10e>
1a0014de:	f1c1 0720 	rsb	r7, r1, #32
1a0014e2:	fa22 f807 	lsr.w	r8, r2, r7
1a0014e6:	408b      	lsls	r3, r1
1a0014e8:	fa05 f401 	lsl.w	r4, r5, r1
1a0014ec:	ea48 0303 	orr.w	r3, r8, r3
1a0014f0:	fa20 fe07 	lsr.w	lr, r0, r7
1a0014f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a0014f8:	40fd      	lsrs	r5, r7
1a0014fa:	ea4e 0e04 	orr.w	lr, lr, r4
1a0014fe:	fbb5 f9fc 	udiv	r9, r5, ip
1a001502:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a001506:	fb0c 5519 	mls	r5, ip, r9, r5
1a00150a:	fa1f f883 	uxth.w	r8, r3
1a00150e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a001512:	fb09 f408 	mul.w	r4, r9, r8
1a001516:	42ac      	cmp	r4, r5
1a001518:	fa02 f201 	lsl.w	r2, r2, r1
1a00151c:	fa00 fa01 	lsl.w	sl, r0, r1
1a001520:	d908      	bls.n	1a001534 <__udivmoddi4+0x244>
1a001522:	18ed      	adds	r5, r5, r3
1a001524:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001528:	d243      	bcs.n	1a0015b2 <__udivmoddi4+0x2c2>
1a00152a:	42ac      	cmp	r4, r5
1a00152c:	d941      	bls.n	1a0015b2 <__udivmoddi4+0x2c2>
1a00152e:	f1a9 0902 	sub.w	r9, r9, #2
1a001532:	441d      	add	r5, r3
1a001534:	1b2d      	subs	r5, r5, r4
1a001536:	fa1f fe8e 	uxth.w	lr, lr
1a00153a:	fbb5 f0fc 	udiv	r0, r5, ip
1a00153e:	fb0c 5510 	mls	r5, ip, r0, r5
1a001542:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a001546:	fb00 f808 	mul.w	r8, r0, r8
1a00154a:	45a0      	cmp	r8, r4
1a00154c:	d907      	bls.n	1a00155e <__udivmoddi4+0x26e>
1a00154e:	18e4      	adds	r4, r4, r3
1a001550:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
1a001554:	d229      	bcs.n	1a0015aa <__udivmoddi4+0x2ba>
1a001556:	45a0      	cmp	r8, r4
1a001558:	d927      	bls.n	1a0015aa <__udivmoddi4+0x2ba>
1a00155a:	3802      	subs	r0, #2
1a00155c:	441c      	add	r4, r3
1a00155e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001562:	eba4 0408 	sub.w	r4, r4, r8
1a001566:	fba0 8902 	umull	r8, r9, r0, r2
1a00156a:	454c      	cmp	r4, r9
1a00156c:	46c6      	mov	lr, r8
1a00156e:	464d      	mov	r5, r9
1a001570:	d315      	bcc.n	1a00159e <__udivmoddi4+0x2ae>
1a001572:	d012      	beq.n	1a00159a <__udivmoddi4+0x2aa>
1a001574:	b156      	cbz	r6, 1a00158c <__udivmoddi4+0x29c>
1a001576:	ebba 030e 	subs.w	r3, sl, lr
1a00157a:	eb64 0405 	sbc.w	r4, r4, r5
1a00157e:	fa04 f707 	lsl.w	r7, r4, r7
1a001582:	40cb      	lsrs	r3, r1
1a001584:	431f      	orrs	r7, r3
1a001586:	40cc      	lsrs	r4, r1
1a001588:	6037      	str	r7, [r6, #0]
1a00158a:	6074      	str	r4, [r6, #4]
1a00158c:	2100      	movs	r1, #0
1a00158e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001592:	4618      	mov	r0, r3
1a001594:	e6f8      	b.n	1a001388 <__udivmoddi4+0x98>
1a001596:	4690      	mov	r8, r2
1a001598:	e6e0      	b.n	1a00135c <__udivmoddi4+0x6c>
1a00159a:	45c2      	cmp	sl, r8
1a00159c:	d2ea      	bcs.n	1a001574 <__udivmoddi4+0x284>
1a00159e:	ebb8 0e02 	subs.w	lr, r8, r2
1a0015a2:	eb69 0503 	sbc.w	r5, r9, r3
1a0015a6:	3801      	subs	r0, #1
1a0015a8:	e7e4      	b.n	1a001574 <__udivmoddi4+0x284>
1a0015aa:	4628      	mov	r0, r5
1a0015ac:	e7d7      	b.n	1a00155e <__udivmoddi4+0x26e>
1a0015ae:	4640      	mov	r0, r8
1a0015b0:	e791      	b.n	1a0014d6 <__udivmoddi4+0x1e6>
1a0015b2:	4681      	mov	r9, r0
1a0015b4:	e7be      	b.n	1a001534 <__udivmoddi4+0x244>
1a0015b6:	4601      	mov	r1, r0
1a0015b8:	e778      	b.n	1a0014ac <__udivmoddi4+0x1bc>
1a0015ba:	3802      	subs	r0, #2
1a0015bc:	443c      	add	r4, r7
1a0015be:	e745      	b.n	1a00144c <__udivmoddi4+0x15c>
1a0015c0:	4608      	mov	r0, r1
1a0015c2:	e708      	b.n	1a0013d6 <__udivmoddi4+0xe6>
1a0015c4:	f1a8 0802 	sub.w	r8, r8, #2
1a0015c8:	443d      	add	r5, r7
1a0015ca:	e72b      	b.n	1a001424 <__udivmoddi4+0x134>

1a0015cc <__aeabi_idiv0>:
1a0015cc:	4770      	bx	lr
1a0015ce:	bf00      	nop

1a0015d0 <memset>:
1a0015d0:	4402      	add	r2, r0
1a0015d2:	4603      	mov	r3, r0
1a0015d4:	4293      	cmp	r3, r2
1a0015d6:	d100      	bne.n	1a0015da <memset+0xa>
1a0015d8:	4770      	bx	lr
1a0015da:	f803 1b01 	strb.w	r1, [r3], #1
1a0015de:	e7f9      	b.n	1a0015d4 <memset+0x4>

1a0015e0 <UART_BClock>:
1a0015e0:	01c2 01a2 0182 0162                         ......b.

1a0015e8 <UART_PClock>:
1a0015e8:	0081 0082 00a1 00a2 0201 0804 0f03 0f0f     ................
1a0015f8:	00ff 0000                                   ....

1a0015fc <periph_to_base>:
1a0015fc:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a00160c:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a00161c:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a00162c:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a00163c:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a00164c:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a00165c:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a001668 <InitClkStates>:
1a001668:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001678:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001688:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001698:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a0016a8:	111a 0001 111b 0001                         ........

1a0016b0 <ExtRateIn>:
1a0016b0:	0000 0000                                   ....

1a0016b4 <OscRateIn>:
1a0016b4:	1b00 00b7                                   ....

1a0016b8 <gpioLEDBits>:
1a0016b8:	0e00 0b01 0c01 0005 0105 0205               ............

1a0016c4 <InitClkStates>:
1a0016c4:	0308 0001 0307 0001 0f01 0101               ............

1a0016d0 <pinmuxing>:
1a0016d0:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a0016e0:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a0016f0:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a001700:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a001710:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a001720:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a001730 <gpioPinsConfig>:
1a001730:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a001740:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a001750:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a001760:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a001770:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a001780:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a001790:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a0017a0:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a0017b0:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a0017c0:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a0017d0:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a0017e0:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a0017f0:	0000 0109 0006 0901 0a02 0000 020e 000b     ................
1a001800:	0b01 0c02 0100 020c 0400 0005 0102 0504     ................
1a001810:	0201 0402 0205 0004 0200 0400 0001 0102     ................
1a001820:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a001830:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a001840:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a001850:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a001860:	010e 0005 0801 ffff                         ........
