set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {Processor.svo Processor_v.sdo}}
	{{"Fast Model"} {Processor_fast.svo Processor_v_fast.sdo}}
}
