#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jun 24 17:00:44 2025
# Process ID: 17904
# Current directory: C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.runs/synth_1
# Command line: vivado.exe -log PE_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PE_top.tcl
# Log file: C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.runs/synth_1/PE_top.vds
# Journal file: C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.runs/synth_1\vivado.jou
# Running On: DESKTOP-SQHMHKD, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14861 MB
#-----------------------------------------------------------
source PE_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/LAB/Project_Graduation/Project-Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/utils_1/imports/synth_1/SPad.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/LAB/Project_Graduation/Project-Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/utils_1/imports/synth_1/SPad.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PE_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5404
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PE_top' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/fifo.v:1]
	Parameter ELE_BANDWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_control.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 8 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_control' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_control.v:3]
WARNING: [Synth 8-7071] port 'i_ifmap_fifo_valid' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'o_ifmap_fifo_ready' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'i_wght_fifo_valid' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'o_wght_fifo_ready' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'i_psum_in_fifo_valid' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'o_psum_in_fifo_ready' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'i_psum_out_fifo_ready' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7071] port 'o_psum_out_fifo_valid' of module 'PE_control' is unconnected for instance 'u_PE_control' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
WARNING: [Synth 8-7023] instance 'u_PE_control' of module 'PE_control' has 25 connections declared, but only 17 given [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:138]
INFO: [Synth 8-6157] synthesizing module 'PE_datapath' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_datapath.v:3]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 8 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v:1]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'true_dpbram' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/true_dpbram.v:8]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'true_dpbram' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/true_dpbram.v:8]
INFO: [Synth 8-6157] synthesizing module 'RF__parameterized0' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v:1]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF__parameterized0' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PE_datapath' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PE_top' (0#1) [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:3]
WARNING: [Synth 8-7137] Register queue_mem_reg in module fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'queue_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "queue_mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net ifmap_ctrl2fifo_ready in module/entity PE_top does not have driver. [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:39]
WARNING: [Synth 8-3848] Net wght_ctrl2fifo_ready in module/entity PE_top does not have driver. [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:43]
WARNING: [Synth 8-3848] Net i_psum_fifo_data in module/entity PE_top does not have driver. [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:105]
WARNING: [Synth 8-3848] Net psum_in_ctrl2fifo_ready in module/entity PE_top does not have driver. [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:47]
WARNING: [Synth 8-3848] Net psum_out_datapath2fifo_valid in module/entity PE_top does not have driver. [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_top.v:50]
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[15] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[14] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[13] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[12] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[11] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[10] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[9] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[8] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[7] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[6] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[5] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[4] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[3] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[2] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[1] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[0] in module PE_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-3971] The signal "true_dpbram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 92    
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 11    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 49    
	   9 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 117   
	   9 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_reg_reg, operation Mode is: (C' or 0)+(0 or (A''*B'')').
DSP Report: register spad_weight/output_register.douta_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: register wght_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: register ifmap_reg_d_reg is absorbed into DSP mul_reg_reg.
DSP Report: register ipsum_reg_d3_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_reg.
DSP Report: Generating DSP o_psum_data, operation Mode is: PCIN+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP o_psum_data.
DSP Report: operator o_psum_data is absorbed into DSP o_psum_data.
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[15] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[14] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[13] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[12] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[11] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[10] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[9] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[8] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[7] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[6] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[5] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[4] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[3] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[2] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[1] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_psum_in_fifo_data[0] in module PE_top is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element spad_weight/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_datapath | (C' or 0)+(0 or (A''*B'')') | 16     | 16     | 16     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|PE_datapath | PCIN+(A:0x0):B2             | 30     | 16     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |    11|
|6     |LUT4   |    20|
|7     |LUT5   |    20|
|8     |LUT6   |    34|
|9     |FDCE   |    16|
|10    |FDRE   |    23|
|11    |IBUF   |    19|
|12    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   179|
|2     |  u_PE_control    |PE_control |    97|
|3     |  u_ifmap_fifo    |fifo       |    11|
|4     |  u_psum_in_fifo  |fifo_0     |    10|
|5     |  u_psum_out_fifo |fifo_1     |    10|
|6     |  u_wght_fifo     |fifo_2     |    10|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1637.320 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1637.320 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1637.320 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1637.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d5a8e3d5
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1637.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.runs/synth_1/PE_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PE_top_utilization_synth.rpt -pb PE_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 17:01:08 2025...
