(module "SOIC127P780X200-20N" (layer F.Cu)
  (descr "NS (R-PDSO-G20)")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "SOIC127P780X200-20N" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -4.725 -6.7) (end 4.725 -6.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.725 -6.7) (end 4.725 6.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.725 6.7) (end -4.725 6.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.725 6.7) (end -4.725 -6.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start -2.65 -6.3) (end 2.65 -6.3) (layer F.Fab) (width 0.1))
  (fp_line (start 2.65 -6.3) (end 2.65 6.3) (layer F.Fab) (width 0.1))
  (fp_line (start 2.65 6.3) (end -2.65 6.3) (layer F.Fab) (width 0.1))
  (fp_line (start -2.65 6.3) (end -2.65 -6.3) (layer F.Fab) (width 0.1))
  (fp_line (start -2.65 -5.03) (end -1.38 -6.3) (layer F.Fab) (width 0.1))
  (fp_line (start -2.3 -6.3) (end 2.3 -6.3) (layer F.SilkS) (width 0.2))
  (fp_line (start 2.3 -6.3) (end 2.3 6.3) (layer F.SilkS) (width 0.2))
  (fp_line (start 2.3 6.3) (end -2.3 6.3) (layer F.SilkS) (width 0.2))
  (fp_line (start -2.3 6.3) (end -2.3 -6.3) (layer F.SilkS) (width 0.2))
  (fp_line (start -4.475 -6.415) (end -2.65 -6.415) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -3.562 -5.715 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -3.562 -4.445 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -3.562 -3.175 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -3.562 -1.905 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -3.562 -0.635 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -3.562 0.635 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -3.562 1.905 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -3.562 3.175 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at -3.562 4.445 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at -3.562 5.715 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 3.562 5.715 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 3.562 4.445 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 3.562 3.175 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 3.562 1.905 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at 3.562 0.635 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at 3.562 -0.635 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at 3.562 -1.905 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 18 smd rect (at 3.562 -3.175 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 19 smd rect (at 3.562 -4.445 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (pad 20 smd rect (at 3.562 -5.715 90) (size 0.7 1.825) (layers F.Cu F.Paste F.Mask))
  (model SN74F521NSR.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
