#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 11 01:22:41 2022
# Process ID: 6792
# Current directory: D:/GitHub/VBTech/VBTech/FIFO_13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10352 D:\GitHub\VBTech\VBTech\FIFO_13\FIFO_13.xpr
# Log file: D:/GitHub/VBTech/VBTech/FIFO_13/vivado.log
# Journal file: D:/GitHub/VBTech/VBTech/FIFO_13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 964.758 ; gain = 320.172
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 11 01:25:26 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 11 01:25:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.047 ; gain = 8.184
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.047 ; gain = 18.211
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.875 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.875 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.875 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.609 ; gain = 0.625
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.488 ; gain = 1.844
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal(DATA_DEPTH=8)
Compiling module xil_defaultlib.ram(DATA_DEPTH=8)
Compiling module xil_defaultlib.fifo(DATA_DEPTH=8)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   56, Read = 0, Write = 1, In = c5
TIME =                   61, Read = 0, Write = 1, In = aa
TIME =                   66, Read = 0, Write = 1, In = e5
TIME =                   72, Read = 0, Write = 1, In = 77
TIME =                   76, Read = 1, Write = 0, In = 77
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.305 ; gain = 2.816
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    1, Read = 0, Write = 1, In = 24
TIME =                    3, Read = 0, Write = 1, In = 81
TIME =                    9, Read = 0, Write = 1, In = 09
TIME =                   10, Read = 0, Write = 1, In = 63
TIME =                   16, Read = 0, Write = 1, In = 0d
TIME =                   20, Read = 0, Write = 1, In = 8d
TIME =                   24, Read = 0, Write = 1, In = 65
TIME =                   25, Read = 0, Write = 1, In = 12
TIME =                   30, Read = 0, Write = 1, In = 01
TIME =                   34, Read = 0, Write = 1, In = 0d
TIME =                   35, Read = 0, Write = 1, In = 76
TIME =                   37, Read = 0, Write = 1, In = 3d
TIME =                   41, Read = 0, Write = 1, In = ed
TIME =                   45, Read = 0, Write = 1, In = 8c
TIME =                   51, Read = 0, Write = 1, In = f9
TIME =                   54, Read = 0, Write = 1, In = c6
TIME =                   57, Read = 1, Write = 0, In = c6
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1112.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/const.xdc
file delete -force D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/const.xdc
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed May 11 01:51:10 2022] Launched synth_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/synth_1/runme.log
[Wed May 11 01:51:10 2022] Launched impl_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2168.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2168.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2168.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2462.449 ; gain = 1267.449
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.195 ; gain = 254.844
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc
set_property target_constrs_file D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed May 11 01:57:42 2022] Launched synth_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/synth_1/runme.log
[Wed May 11 01:57:42 2022] Launched impl_1...
Run output will be captured here: D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku5p-ffvb676-2-e
Top: fifo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4621.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'status_signal' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:1]
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:19]
INFO: [Synth 8-6155] done synthesizing module 'status_signal' (1#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4621.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4621.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4621.938 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4621.938 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4621.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4621.938 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
close_design
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v:79]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v:79]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    2, Read = 0, Write = 1, In = 00
TIME =                    4, Read = 0, Write = 1, In = 24
TIME =                    8, Read = 0, Write = 1, In = 81
TIME =                   12, Read = 0, Write = 1, In = 09
TIME =                   16, Read = 0, Write = 1, In = 63
TIME =                   20, Read = 0, Write = 1, In = 0d
TIME =                   24, Read = 0, Write = 1, In = 8d
TIME =                   28, Read = 0, Write = 1, In = 65
TIME =                   32, Read = 0, Write = 1, In = 12
TIME =                   36, Read = 0, Write = 1, In = 01
TIME =                   40, Read = 0, Write = 1, In = 0d
TIME =                   44, Read = 0, Write = 1, In = 76
TIME =                   48, Read = 0, Write = 1, In = 3d
TIME =                   52, Read = 0, Write = 1, In = ed
TIME =                   56, Read = 0, Write = 1, In = 8c
TIME =                   60, Read = 0, Write = 1, In = f9
TIME =                   64, Read = 0, Write = 1, In = c6
TIME =                   66, Read = 1, Write = 0, In = c6
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4758.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    2, Read = 0, Write = 1, In = 00
TIME =                    4, Read = 0, Write = 0, In = 24
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    8, Read = 0, Write = 0, In = 81
TIME =                   10, Read = 0, Write = 1, In = 81
TIME =                   12, Read = 0, Write = 0, In = 09
TIME =                   14, Read = 0, Write = 1, In = 09
TIME =                   16, Read = 0, Write = 0, In = 63
TIME =                   18, Read = 0, Write = 1, In = 63
TIME =                   20, Read = 0, Write = 0, In = 0d
TIME =                   22, Read = 0, Write = 1, In = 0d
TIME =                   24, Read = 0, Write = 0, In = 8d
TIME =                   26, Read = 0, Write = 1, In = 8d
TIME =                   28, Read = 0, Write = 0, In = 65
TIME =                   30, Read = 0, Write = 1, In = 65
TIME =                   32, Read = 0, Write = 0, In = 12
TIME =                   34, Read = 0, Write = 1, In = 12
TIME =                   36, Read = 0, Write = 0, In = 01
TIME =                   38, Read = 0, Write = 1, In = 01
TIME =                   40, Read = 0, Write = 0, In = 0d
TIME =                   42, Read = 0, Write = 1, In = 0d
TIME =                   44, Read = 0, Write = 0, In = 76
TIME =                   46, Read = 0, Write = 1, In = 76
TIME =                   48, Read = 0, Write = 0, In = 3d
TIME =                   50, Read = 0, Write = 1, In = 3d
TIME =                   52, Read = 0, Write = 0, In = ed
TIME =                   54, Read = 0, Write = 1, In = ed
TIME =                   56, Read = 0, Write = 0, In = 8c
TIME =                   58, Read = 0, Write = 1, In = 8c
TIME =                   60, Read = 0, Write = 0, In = f9
TIME =                   62, Read = 0, Write = 1, In = f9
TIME =                   64, Read = 0, Write = 0, In = c6
TIME =                   66, Read = 1, Write = 0, In = c6
TIME =                   67, Read = 0, Write = 0, In = c6
TIME =                   68, Read = 1, Write = 0, In = c6
TIME =                   69, Read = 0, Write = 0, In = c6
TIME =                   70, Read = 1, Write = 0, In = c6
TIME =                   71, Read = 0, Write = 0, In = c6
TIME =                   72, Read = 1, Write = 0, In = c6
TIME =                   73, Read = 0, Write = 0, In = c6
TIME =                   74, Read = 1, Write = 0, In = c6
TIME =                   75, Read = 0, Write = 0, In = c6
TIME =                   76, Read = 1, Write = 0, In = c6
TIME =                   77, Read = 0, Write = 0, In = c6
TIME =                   78, Read = 1, Write = 0, In = c6
TIME =                   79, Read = 0, Write = 0, In = c6
TIME =                   80, Read = 1, Write = 0, In = c6
TIME =                   81, Read = 0, Write = 0, In = c6
TIME =                   82, Read = 1, Write = 0, In = c6
TIME =                   83, Read = 0, Write = 0, In = c6
TIME =                   84, Read = 1, Write = 0, In = c6
TIME =                   85, Read = 0, Write = 0, In = c6
TIME =                   86, Read = 1, Write = 0, In = c6
TIME =                   87, Read = 0, Write = 0, In = c6
TIME =                   88, Read = 1, Write = 0, In = c6
TIME =                   89, Read = 0, Write = 0, In = c6
TIME =                   90, Read = 1, Write = 0, In = c6
TIME =                   91, Read = 0, Write = 0, In = c6
TIME =                   92, Read = 1, Write = 0, In = c6
TIME =                   93, Read = 0, Write = 0, In = c6
TIME =                   94, Read = 1, Write = 0, In = c6
TIME =                   95, Read = 0, Write = 0, In = c6
TIME =                   96, Read = 1, Write = 0, In = c6
TIME =                   97, Read = 0, Write = 0, In = c6
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4758.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v" Line 1. Module fifo(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v" Line 1. Module ram(DATA_DEPTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal(DATA_DEPTH=8)
Compiling module xil_defaultlib.ram(DATA_DEPTH=8)
Compiling module xil_defaultlib.fifo(DATA_DEPTH=8)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    2, Read = 0, Write = 1, In = 00
TIME =                    4, Read = 0, Write = 0, In = 24
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    8, Read = 0, Write = 0, In = 81
TIME =                   10, Read = 0, Write = 1, In = 81
TIME =                   12, Read = 0, Write = 0, In = 09
TIME =                   14, Read = 0, Write = 1, In = 09
TIME =                   16, Read = 0, Write = 0, In = 63
TIME =                   18, Read = 0, Write = 1, In = 63
TIME =                   20, Read = 0, Write = 0, In = 0d
TIME =                   22, Read = 0, Write = 1, In = 0d
TIME =                   24, Read = 0, Write = 0, In = 8d
TIME =                   26, Read = 0, Write = 1, In = 8d
TIME =                   28, Read = 0, Write = 0, In = 65
TIME =                   30, Read = 0, Write = 1, In = 65
TIME =                   32, Read = 0, Write = 0, In = 12
TIME =                   34, Read = 0, Write = 1, In = 12
TIME =                   36, Read = 0, Write = 0, In = 01
TIME =                   38, Read = 0, Write = 1, In = 01
TIME =                   40, Read = 0, Write = 0, In = 0d
TIME =                   42, Read = 0, Write = 1, In = 0d
TIME =                   44, Read = 0, Write = 0, In = 76
TIME =                   46, Read = 0, Write = 1, In = 76
TIME =                   48, Read = 0, Write = 0, In = 3d
TIME =                   50, Read = 1, Write = 0, In = 3d
TIME =                   51, Read = 0, Write = 0, In = 3d
TIME =                   52, Read = 1, Write = 0, In = 3d
TIME =                   53, Read = 0, Write = 0, In = 3d
TIME =                   54, Read = 1, Write = 0, In = 3d
TIME =                   55, Read = 0, Write = 0, In = 3d
TIME =                   56, Read = 1, Write = 0, In = 3d
TIME =                   57, Read = 0, Write = 0, In = 3d
TIME =                   58, Read = 1, Write = 0, In = 3d
TIME =                   59, Read = 0, Write = 0, In = 3d
TIME =                   60, Read = 1, Write = 0, In = 3d
TIME =                   61, Read = 0, Write = 0, In = 3d
TIME =                   62, Read = 1, Write = 0, In = 3d
TIME =                   63, Read = 0, Write = 0, In = 3d
TIME =                   64, Read = 1, Write = 0, In = 3d
TIME =                   65, Read = 0, Write = 0, In = 3d
TIME =                   66, Read = 1, Write = 0, In = 3d
TIME =                   67, Read = 0, Write = 0, In = 3d
TIME =                   68, Read = 1, Write = 0, In = 3d
TIME =                   69, Read = 0, Write = 0, In = 3d
TIME =                   70, Read = 1, Write = 0, In = 3d
TIME =                   71, Read = 0, Write = 0, In = 3d
TIME =                   72, Read = 1, Write = 0, In = 3d
TIME =                   73, Read = 0, Write = 0, In = 3d
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4758.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim'
"xelab -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5cc5abad0f44db8ba4a36f0c4bde9c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    2, Read = 0, Write = 1, In = 00
TIME =                    4, Read = 0, Write = 0, In = 24
TIME =                    6, Read = 0, Write = 1, In = 24
TIME =                    8, Read = 0, Write = 0, In = 81
TIME =                   10, Read = 0, Write = 1, In = 81
TIME =                   12, Read = 0, Write = 0, In = 09
TIME =                   14, Read = 0, Write = 1, In = 09
TIME =                   16, Read = 0, Write = 0, In = 63
TIME =                   18, Read = 0, Write = 1, In = 63
TIME =                   20, Read = 0, Write = 0, In = 0d
TIME =                   22, Read = 0, Write = 1, In = 0d
TIME =                   24, Read = 0, Write = 0, In = 8d
TIME =                   26, Read = 0, Write = 1, In = 8d
TIME =                   28, Read = 0, Write = 0, In = 65
TIME =                   30, Read = 0, Write = 1, In = 65
TIME =                   32, Read = 0, Write = 0, In = 12
TIME =                   34, Read = 0, Write = 1, In = 12
TIME =                   36, Read = 0, Write = 0, In = 01
TIME =                   38, Read = 0, Write = 1, In = 01
TIME =                   40, Read = 0, Write = 0, In = 0d
TIME =                   42, Read = 0, Write = 1, In = 0d
TIME =                   44, Read = 0, Write = 0, In = 76
TIME =                   46, Read = 0, Write = 1, In = 76
TIME =                   48, Read = 0, Write = 0, In = 3d
TIME =                   50, Read = 1, Write = 0, In = 3d
TIME =                   51, Read = 0, Write = 0, In = 3d
TIME =                   52, Read = 1, Write = 0, In = 3d
TIME =                   53, Read = 0, Write = 0, In = 3d
TIME =                   54, Read = 1, Write = 0, In = 3d
TIME =                   55, Read = 0, Write = 0, In = 3d
TIME =                   56, Read = 1, Write = 0, In = 3d
TIME =                   57, Read = 0, Write = 0, In = 3d
TIME =                   58, Read = 1, Write = 0, In = 3d
TIME =                   59, Read = 0, Write = 0, In = 3d
TIME =                   60, Read = 1, Write = 0, In = 3d
TIME =                   61, Read = 0, Write = 0, In = 3d
TIME =                   62, Read = 1, Write = 0, In = 3d
TIME =                   63, Read = 0, Write = 0, In = 3d
TIME =                   64, Read = 1, Write = 0, In = 3d
TIME =                   65, Read = 0, Write = 0, In = 3d
TIME =                   66, Read = 1, Write = 0, In = 3d
TIME =                   67, Read = 0, Write = 0, In = 3d
TIME =                   68, Read = 1, Write = 0, In = 3d
TIME =                   69, Read = 0, Write = 0, In = 3d
TIME =                   70, Read = 1, Write = 0, In = 3d
TIME =                   71, Read = 0, Write = 0, In = 3d
TIME =                   72, Read = 1, Write = 0, In = 3d
TIME =                   73, Read = 0, Write = 0, In = 3d
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 3 ns : File "D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4758.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 02:18:39 2022...
