
*** Running vivado
    with args -log SingleCycleCPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SingleCycleCPU_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SingleCycleCPU_top.tcl -notrace
Command: synth_design -top SingleCycleCPU_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SingleCycleCPU_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'SingleCycleCPU' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/SingleCycleCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstrParse' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrParse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstrParse' (1#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrParse.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'funct7' does not match port width (8) of module 'InstrParse' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/SingleCycleCPU.v:45]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:3]
WARNING: [Synth 8-7071] port 'ban' of module 'Control' is unconnected for instance 'cpucontrol' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/SingleCycleCPU.v:48]
WARNING: [Synth 8-7023] instance 'cpucontrol' of module 'Control' has 13 connections declared, but only 12 given [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/SingleCycleCPU.v:48]
INFO: [Synth 8-6157] synthesizing module 'InstrToImm' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrToImm.v:4]
INFO: [Synth 8-6155] done synthesizing module 'InstrToImm' (3#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrToImm.v:4]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/regfile32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (4#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/regfile32.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU32' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder32' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_16' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:43]
INFO: [Synth 8-6157] synthesizing module 'CLA_group' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:59]
INFO: [Synth 8-6157] synthesizing module 'FA_PG' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:89]
INFO: [Synth 8-6155] done synthesizing module 'FA_PG' (5#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:89]
INFO: [Synth 8-6157] synthesizing module 'CLU' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:78]
INFO: [Synth 8-6155] done synthesizing module 'CLU' (6#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:78]
INFO: [Synth 8-6155] done synthesizing module 'CLA_group' (7#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:59]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16' (8#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Adder32' (9#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Adder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'barrelsft32' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/barrelsft32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'barrelsft32' (10#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/barrelsft32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU32' (11#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/BranchControl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (12#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/BranchControl.v:3]
INFO: [Synth 8-6157] synthesizing module 'nextPC' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/nextPC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'nextPC' (13#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/nextPC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleCPU' (14#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/SingleCycleCPU.v:3]
WARNING: [Synth 8-689] width (33) of port connection 'a0' does not match port width (9) of module 'SingleCycleCPU' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:30]
WARNING: [Synth 8-689] width (16) of port connection 'dbgdata' does not match port width (32) of module 'SingleCycleCPU' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:34]
WARNING: [Synth 8-7071] port 'nxtPC' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'nPC' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'opcode' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'rd' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'funct3' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'rs1' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'rs2' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'funct7' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'ExtOp' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'RegWr' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'ALUASrc' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'ALUBSrc' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'ALUctr' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'Branch' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'MemtoReg' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'MemWr' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'MemOp' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'result' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'zero' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'dataa' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'datab' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'imm' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'busa' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'busb' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7071] port 'busw' of module 'SingleCycleCPU' is unconnected for instance 'mycpu_top' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
WARNING: [Synth 8-7023] instance 'mycpu_top' of module 'SingleCycleCPU' has 39 connections declared, but only 14 given [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:29]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'C://Users//lizheng//Desktop//add.txt' is read successfully [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrMem.v:12]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (15#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/InstrMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/DataMem.v:17]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (16#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/DataMem.v:17]
INFO: [Synth 8-6085] Hierarchical reference on 'regfiles' stops possible memory inference [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/regfile32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleCPU_top' (17#1) [C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.srcs/sources_1/new/SingleCycleCPU_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1242.488 ; gain = 223.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1242.488 ; gain = 223.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1242.488 ; gain = 223.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1242.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lizheng/Desktop/VivadoLab/LAB7/lab7/mem32b_top.xdc]
Finished Parsing XDC File [C:/Users/lizheng/Desktop/VivadoLab/LAB7/lab7/mem32b_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lizheng/Desktop/VivadoLab/LAB7/lab7/mem32b_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SingleCycleCPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SingleCycleCPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1852.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ExtOp_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'RegWr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ALUASrc_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ALUBSrc_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ALUctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'MemWr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'MemOp_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/Control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'SIGctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'OPctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'SUBctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'SFTctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'ALctr_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/ALU32.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'dataout_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/DataMem.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'intmp_reg' [C:/Users/lizheng/Desktop/VivadoLab/LAB8/lab8/DataMem.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:58 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 36    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 64    
	  14 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:32 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:02:36 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:36 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:02:36 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT2 |    19|
|4     |LUT3 |    10|
|5     |LUT4 |     1|
|6     |FDCE |  1024|
|7     |FDPE |     9|
|8     |FDRE |     4|
|9     |LDC  |     9|
|10    |IBUF |    11|
|11    |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:02:23 . Memory (MB): peak = 1852.316 ; gain = 223.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:02:39 . Memory (MB): peak = 1852.316 ; gain = 833.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1852.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SingleCycleCPU_top' is not ideal for floorplanning, since the cellview 'regfile32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:44 . Memory (MB): peak = 1852.316 ; gain = 833.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/lizheng/Desktop/VivadoLab/LAB8/project_8/project_8.runs/synth_1/SingleCycleCPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SingleCycleCPU_top_utilization_synth.rpt -pb SingleCycleCPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 12:46:00 2024...
