

================================================================
== Vitis HLS Report for 'merge_arrays_2'
================================================================
* Date:           Tue Apr  4 19:45:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.930 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_arrays  |        6|        6|         2|          1|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1039|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     293|    -|
|Register             |        -|     -|      396|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      396|    1332|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U622  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_280_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln18_fu_298_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln20_fu_324_p2       |         +|   0|  0|  12|           4|           3|
    |f1_6_fu_631_p2           |         +|   0|  0|  39|          32|           1|
    |f2_5_fu_523_p2           |         +|   0|  0|  39|          32|           1|
    |i2_1_fu_691_p2           |         +|   0|  0|  39|          32|           4|
    |i3_fu_697_p2             |         +|   0|  0|  39|          32|           4|
    |and_ln21_1_fu_433_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln21_2_fu_439_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln21_fu_445_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_685_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_164         |       and|   0|  0|   2|           1|           1|
    |grp_fu_215_p2            |      icmp|   0|  0|   8|           3|           1|
    |grp_fu_220_p2            |      icmp|   0|  0|   8|           3|           2|
    |grp_fu_225_p2            |      icmp|   0|  0|   8|           3|           2|
    |grp_fu_230_p2            |      icmp|   0|  0|   8|           3|           1|
    |grp_fu_235_p2            |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln14_fu_274_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln19_fu_309_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln21_1_fu_397_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_2_fu_403_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_3_fu_415_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_4_fu_421_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_fu_356_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_1_fu_679_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_fu_673_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln38_fu_703_p2      |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln40_fu_717_p2      |      icmp|   0|  0|  20|          32|           3|
    |ap_condition_159         |        or|   0|  0|   2|           1|           1|
    |or_ln21_1_fu_427_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_409_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln24_1_fu_605_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24_2_fu_611_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24_3_fu_617_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_599_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln30_1_fu_497_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln30_2_fu_503_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln30_3_fu_509_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_491_p2        |        or|   0|  0|   2|           1|           1|
    |f1_7_fu_731_p3           |    select|   0|  0|  32|           1|          32|
    |f2_7_fu_739_p3           |    select|   0|  0|  32|           1|          32|
    |i2_3_fu_747_p3           |    select|   0|  0|  32|           1|          32|
    |i2_4_fu_709_p3           |    select|   0|  0|  32|           1|          32|
    |i3_1_fu_723_p3           |    select|   0|  0|  32|           1|          32|
    |i3_2_fu_755_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln24_1_fu_567_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_2_fu_575_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_3_fu_583_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_4_fu_591_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_5_fu_623_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln24_fu_559_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln30_1_fu_459_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln30_2_fu_467_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln30_3_fu_475_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln30_4_fu_483_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln30_5_fu_515_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln30_fu_451_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1039|         510|         764|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_176_p4     |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_185_p4     |  14|          3|   32|         96|
    |ap_sig_allocacmp_f1_3_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_f1_5             |   9|          2|   32|         64|
    |ap_sig_allocacmp_f2_3             |   9|          2|   32|         64|
    |ap_sig_allocacmp_idxOut_0_0_load  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idxOut_1_0_load  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idxOut_2_0_load  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idxOut_3_0_load  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idxOut_4_0_load  |  14|          3|   32|         96|
    |ap_sig_allocacmp_idxOut_5_0_load  |  14|          3|   32|         96|
    |f1_3_fu_60                        |   9|          2|   32|         64|
    |f1_fu_92                          |   9|          2|   32|         64|
    |f2_fu_96                          |   9|          2|   32|         64|
    |i2_fu_56                          |   9|          2|   32|         64|
    |i_fu_64                           |   9|          2|    3|          6|
    |idxOut_0_0_fu_76                  |   9|          2|   32|         64|
    |idxOut_1_0_fu_88                  |   9|          2|   32|         64|
    |idxOut_2_0_fu_84                  |   9|          2|   32|         64|
    |idxOut_3_0_fu_80                  |   9|          2|   32|         64|
    |idxOut_4_0_fu_72                  |   9|          2|   32|         64|
    |idxOut_5_0_fu_68                  |   9|          2|   32|         64|
    |out_r_address0                    |  14|          3|    3|          9|
    |out_r_d0                          |  14|          3|   64|        192|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 293|         64|  745|       1813|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |f1_3_fu_60               |  32|   0|   32|          0|
    |f1_5_reg_932             |  32|   0|   32|          0|
    |f1_fu_92                 |  32|   0|   32|          0|
    |f2_3_reg_939             |  32|   0|   32|          0|
    |f2_fu_96                 |  32|   0|   32|          0|
    |i2_fu_56                 |  32|   0|   32|          0|
    |i_12_reg_922             |   3|   0|    3|          0|
    |i_fu_64                  |   3|   0|    3|          0|
    |icmp_ln14_reg_945        |   1|   0|    1|          0|
    |icmp_ln19_reg_959        |   1|   0|    1|          0|
    |idxOut_0_0_fu_76         |  32|   0|   32|          0|
    |idxOut_1_0_fu_88         |  32|   0|   32|          0|
    |idxOut_2_0_fu_84         |  32|   0|   32|          0|
    |idxOut_3_0_fu_80         |  32|   0|   32|          0|
    |idxOut_4_0_fu_72         |  32|   0|   32|          0|
    |idxOut_5_0_fu_68         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 396|   0|  396|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_1     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_2     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_3     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_4     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|ap_return_5     |  out|   32|  ap_ctrl_hs|  merge_arrays.2|  return value|
|in_r_address0   |  out|    3|   ap_memory|            in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|            in_r|         array|
|in_r_q0         |   in|   64|   ap_memory|            in_r|         array|
|in_r_address1   |  out|    3|   ap_memory|            in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|            in_r|         array|
|in_r_q1         |   in|   64|   ap_memory|            in_r|         array|
|out_r_address0  |  out|    3|   ap_memory|           out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|           out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|           out_r|         array|
|out_r_d0        |  out|   64|   ap_memory|           out_r|         array|
|idxIn_address0  |  out|    4|   ap_memory|           idxIn|         array|
|idxIn_ce0       |  out|    1|   ap_memory|           idxIn|         array|
|idxIn_q0        |   in|    3|   ap_memory|           idxIn|         array|
|idxIn_address1  |  out|    4|   ap_memory|           idxIn|         array|
|idxIn_ce1       |  out|    1|   ap_memory|           idxIn|         array|
|idxIn_q1        |   in|    3|   ap_memory|           idxIn|         array|
+----------------+-----+-----+------------+----------------+--------------+

