// Seed: 369886185
module module_0;
  wand id_1, id_2, id_3;
  always @(posedge id_3) begin : LABEL_0
    if (id_2 && 1) assert (1'b0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
endmodule
