// Seed: 807170618
module module_0;
  wire id_2;
  wire id_3;
  integer id_4 = 1;
  wire id_5 = id_1;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    output tri0 id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri0 id_18,
    output wor id_19,
    output supply0 id_20,
    input wire id_21,
    output wor id_22,
    input supply0 id_23,
    output supply1 id_24,
    input tri id_25,
    input supply1 id_26
);
  id_28(
      id_2, id_13, ~id_4, id_15
  ); module_0();
endmodule
