#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+lint=all' '-full64' '-v2005' '/home/riscv/RISCV/example/ridecore/src/fpga/alloc_issue_ino.v' '/home/riscv/RISCV/example/ridecore/src/fpga/alu.v' '/home/riscv/RISCV/example/ridecore/src/fpga/arf.v' '/home/riscv/RISCV/example/ridecore/src/fpga/brimm_gen.v' '/home/riscv/RISCV/example/ridecore/src/fpga/btb.v' '/home/riscv/RISCV/example/ridecore/src/fpga/decoder.v' '/home/riscv/RISCV/example/ridecore/src/fpga/dmem.v' '/home/riscv/RISCV/example/ridecore/src/fpga/dualport_ram.v' '/home/riscv/RISCV/example/ridecore/src/fpga/exunit_alu.v' '/home/riscv/RISCV/example/ridecore/src/fpga/exunit_branch.v' '/home/riscv/RISCV/example/ridecore/src/fpga/exunit_ldst.v' '/home/riscv/RISCV/example/ridecore/src/fpga/exunit_mul.v' '/home/riscv/RISCV/example/ridecore/src/fpga/gshare.v' '/home/riscv/RISCV/example/ridecore/src/fpga/imem.v' '/home/riscv/RISCV/example/ridecore/src/fpga/imem_outa.v' '/home/riscv/RISCV/example/ridecore/src/fpga/imm_gen.v' '/home/riscv/RISCV/example/ridecore/src/fpga/mpft.v' '/home/riscv/RISCV/example/ridecore/src/fpga/multiplier.v' '/home/riscv/RISCV/example/ridecore/src/fpga/pipeline_if.v' '/home/riscv/RISCV/example/ridecore/src/fpga/pipeline.v' '/home/riscv/RISCV/example/ridecore/src/fpga/prioenc.v' '/home/riscv/RISCV/example/ridecore/src/fpga/ram_sync_nolatch.v' '/home/riscv/RISCV/example/ridecore/src/fpga/ram_sync.v' '/home/riscv/RISCV/example/ridecore/src/fpga/reorderbuf.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rrf_freelistmanager.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rrf.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rs_alu.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rs_branch.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rs_ldst.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rs_mul.v' '/home/riscv/RISCV/example/ridecore/src/fpga/rs_reqgen.v' '/home/riscv/RISCV/example/ridecore/src/fpga/src_manager.v' '/home/riscv/RISCV/example/ridecore/src/fpga/srcopr_manager.v' '/home/riscv/RISCV/example/ridecore/src/fpga/srcsel.v' '/home/riscv/RISCV/example/ridecore/src/fpga/tag_generator.v' '/home/riscv/RISCV/example/ridecore/src/fpga/oldest_finder.v' '/home/riscv/RISCV/example/ridecore/src/fpga/storebuf.v' '/home/riscv/RISCV/example/ridecore/src/fpga/search_be.v' '/home/riscv/RISCV/example/ridecore/src/fpga/topsim.v' './testbench_last.v' 2>&1
