Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 14 11:12:41 2020
| Host         : SHIELD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.746        0.000                      0                35936       -0.594       -0.594                      1                35936       23.870        0.000                       0                 13625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
PAD_JTAG_TCLK  {0.000 250.000}      500.000         2.000           
PIN_EHS        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PAD_JTAG_TCLK      247.765        0.000                      0                  104        0.160        0.000                      0                  104      249.500        0.000                       0                    65  
PIN_EHS              1.746        0.000                      0                23406       -0.594       -0.594                      1                23406       23.870        0.000                       0                 13560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  PIN_EHS            PIN_EHS                 40.353        0.000                      0                12426        0.738        0.000                      0                12426  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_JTAG_TCLK
  To Clock:  PAD_JTAG_TCLK

Setup :            0  Failing Endpoints,  Worst Slack      247.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             247.765ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (PAD_JTAG_TCLK fall@250.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.643ns (29.352%)  route 1.548ns (70.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 255.774 - 250.000 ) 
    Source Clock Delay      (SCD):    6.432ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.544     6.432    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.433     6.865 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          1.205     8.070    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X67Y90         LUT3 (Prop_lut3_I1_O)        0.105     8.175 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_2/O
                         net (fo=1, routed)           0.343     8.517    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_2_n_0
    SLICE_X67Y90         LUT6 (Prop_lut6_I2_O)        0.105     8.622 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000     8.622    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1_n_0
    SLICE_X67Y90         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK fall edge)
                                                    250.000   250.000 f  
    AA15                                              0.000   250.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   250.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   251.381 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   254.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   254.346 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.428   255.774    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y90         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.614   256.389    
                         clock uncertainty           -0.035   256.353    
    SLICE_X67Y90         FDPE (Setup_fdpe_C_D)        0.034   256.387    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        256.387    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                247.765    

Slack (MET) :             491.458ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 1.134ns (13.356%)  route 7.357ns (86.644%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 505.770 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.317     9.181    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X68Y60         LUT6 (Prop_lut6_I2_O)        0.105     9.286 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           0.701     9.987    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X71Y60         LUT5 (Prop_lut5_I4_O)        0.119    10.106 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.548    12.654    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.267    12.921 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_8/O
                         net (fo=1, routed)           0.651    13.572    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_8_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I5_O)        0.105    13.677 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_5/O
                         net (fo=1, routed)           1.139    14.816    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_5_n_0
    SLICE_X73Y62         LUT6 (Prop_lut6_I5_O)        0.105    14.921 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_1/O
                         net (fo=1, routed)           0.000    14.921    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][23]
    SLICE_X73Y62         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424   505.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y62         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
                         clock pessimism              0.614   506.385    
                         clock uncertainty           -0.035   506.349    
    SLICE_X73Y62         FDRE (Setup_fdre_C_D)        0.030   506.379    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]
  -------------------------------------------------------------------
                         required time                        506.379    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                491.458    

Slack (MET) :             492.481ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.958ns (12.853%)  route 6.495ns (87.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 505.754 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.226     9.090    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X73Y60         LUT5 (Prop_lut5_I3_O)        0.105     9.195 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           0.812    10.006    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.105    10.111 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          2.327    12.438    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X78Y69         LUT4 (Prop_lut4_I2_O)        0.105    12.543 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_6/O
                         net (fo=1, routed)           0.351    12.895    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_6_n_0
    SLICE_X79Y65         LUT6 (Prop_lut6_I0_O)        0.105    13.000 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4/O
                         net (fo=1, routed)           0.779    13.779    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4_n_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.884 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000    13.884    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][22]
    SLICE_X78Y64         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.408   505.754    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y64         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.614   506.369    
                         clock uncertainty           -0.035   506.333    
    SLICE_X78Y64         FDRE (Setup_fdre_C_D)        0.032   506.365    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                        506.365    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                492.481    

Slack (MET) :             492.504ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.958ns (12.813%)  route 6.519ns (87.187%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 505.758 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.226     9.090    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X73Y60         LUT5 (Prop_lut5_I3_O)        0.105     9.195 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           0.812    10.006    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.105    10.111 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          2.191    12.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X76Y72         LUT6 (Prop_lut6_I5_O)        0.105    12.407 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6/O
                         net (fo=1, routed)           0.796    13.203    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6_n_0
    SLICE_X75Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.308 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=1, routed)           0.494    13.802    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X76Y69         LUT6 (Prop_lut6_I5_O)        0.105    13.907 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000    13.907    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][28]
    SLICE_X76Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.412   505.758    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.614   506.373    
                         clock uncertainty           -0.035   506.337    
    SLICE_X76Y69         FDRE (Setup_fdre_C_D)        0.074   506.411    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                        506.411    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                492.504    

Slack (MET) :             492.591ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.958ns (13.049%)  route 6.383ns (86.951%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 505.754 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.226     9.090    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X73Y60         LUT5 (Prop_lut5_I3_O)        0.105     9.195 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           0.812    10.006    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.105    10.111 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          1.554    11.666    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X71Y67         LUT4 (Prop_lut4_I0_O)        0.105    11.771 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           0.654    12.425    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X73Y67         LUT5 (Prop_lut5_I4_O)        0.105    12.530 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           1.137    13.667    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.105    13.772 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000    13.772    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][13]
    SLICE_X78Y64         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.408   505.754    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y64         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.614   506.369    
                         clock uncertainty           -0.035   506.333    
    SLICE_X78Y64         FDRE (Setup_fdre_C_D)        0.030   506.363    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                        506.363    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                492.591    

Slack (MET) :             492.640ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 1.134ns (15.517%)  route 6.174ns (84.483%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 505.767 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.317     9.181    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X68Y60         LUT6 (Prop_lut6_I2_O)        0.105     9.286 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           0.701     9.987    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X71Y60         LUT5 (Prop_lut5_I4_O)        0.119    10.106 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          1.995    12.101    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I0_O)        0.267    12.368 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6/O
                         net (fo=1, routed)           0.534    12.901    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6_n_0
    SLICE_X75Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.006 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4/O
                         net (fo=1, routed)           0.627    13.634    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4_n_0
    SLICE_X73Y65         LUT6 (Prop_lut6_I5_O)        0.105    13.739 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_1/O
                         net (fo=1, routed)           0.000    13.739    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][20]
    SLICE_X73Y65         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421   505.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y65         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                         clock pessimism              0.614   506.382    
                         clock uncertainty           -0.035   506.346    
    SLICE_X73Y65         FDRE (Setup_fdre_C_D)        0.032   506.378    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]
  -------------------------------------------------------------------
                         required time                        506.378    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                492.640    

Slack (MET) :             492.714ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 0.958ns (13.276%)  route 6.258ns (86.724%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 505.751 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.226     9.090    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X73Y60         LUT5 (Prop_lut5_I3_O)        0.105     9.195 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           0.812    10.006    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.105    10.111 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          1.667    11.779    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X70Y67         LUT4 (Prop_lut4_I2_O)        0.105    11.884 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4/O
                         net (fo=1, routed)           1.174    13.057    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4_n_0
    SLICE_X78Y68         LUT5 (Prop_lut5_I4_O)        0.105    13.162 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3/O
                         net (fo=1, routed)           0.379    13.541    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3_n_0
    SLICE_X78Y68         LUT6 (Prop_lut6_I5_O)        0.105    13.646 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_1/O
                         net (fo=1, routed)           0.000    13.646    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][19]
    SLICE_X78Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.405   505.751    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.614   506.366    
                         clock uncertainty           -0.035   506.330    
    SLICE_X78Y68         FDRE (Setup_fdre_C_D)        0.030   506.360    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                        506.360    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                492.714    

Slack (MET) :             492.786ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 1.029ns (14.381%)  route 6.126ns (85.619%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 505.763 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.317     9.181    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X68Y60         LUT6 (Prop_lut6_I2_O)        0.105     9.286 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           0.701     9.987    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X71Y60         LUT5 (Prop_lut5_I4_O)        0.119    10.106 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.765    12.871    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I0_O)        0.267    13.138 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_4/O
                         net (fo=1, routed)           0.343    13.481    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_4_n_0
    SLICE_X73Y70         LUT5 (Prop_lut5_I2_O)        0.105    13.586 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000    13.586    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][25]
    SLICE_X73Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.417   505.763    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.614   506.378    
                         clock uncertainty           -0.035   506.342    
    SLICE_X73Y70         FDRE (Setup_fdre_C_D)        0.030   506.372    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                        506.372    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                492.786    

Slack (MET) :             492.861ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 0.958ns (13.455%)  route 6.162ns (86.545%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 505.760 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.317     9.181    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X68Y60         LUT6 (Prop_lut6_I2_O)        0.105     9.286 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           0.696     9.982    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X70Y60         LUT5 (Prop_lut5_I0_O)        0.105    10.087 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3/O
                         net (fo=32, routed)          1.933    12.020    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[2]
    SLICE_X78Y64         LUT4 (Prop_lut4_I0_O)        0.105    12.125 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7/O
                         net (fo=1, routed)           0.616    12.741    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.846 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5/O
                         net (fo=1, routed)           0.599    13.446    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5_n_0
    SLICE_X74Y70         LUT6 (Prop_lut6_I5_O)        0.105    13.551 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000    13.551    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][21]
    SLICE_X74Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.414   505.760    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X74Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.614   506.375    
                         clock uncertainty           -0.035   506.339    
    SLICE_X74Y70         FDRE (Setup_fdre_C_D)        0.072   506.411    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                        506.411    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                492.861    

Slack (MET) :             492.907ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (PAD_JTAG_TCLK rise@500.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 0.958ns (13.605%)  route 6.083ns (86.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 505.770 - 500.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.543     6.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDCE (Prop_fdce_C_Q)         0.433     6.864 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.226     9.090    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X73Y60         LUT5 (Prop_lut5_I3_O)        0.105     9.195 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           0.812    10.006    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.105    10.111 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          1.573    11.684    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X73Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.789 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6/O
                         net (fo=1, routed)           0.823    12.613    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6_n_0
    SLICE_X72Y61         LUT6 (Prop_lut6_I0_O)        0.105    12.718 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3/O
                         net (fo=1, routed)           0.649    13.367    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3_n_0
    SLICE_X71Y61         LUT4 (Prop_lut4_I1_O)        0.105    13.472 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_1/O
                         net (fo=1, routed)           0.000    13.472    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][7]
    SLICE_X71Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                    500.000   500.000 r  
    AA15                                              0.000   500.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424   505.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X71Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                         clock pessimism              0.614   506.385    
                         clock uncertainty           -0.035   506.349    
    SLICE_X71Y61         FDRE (Setup_fdre_C_D)        0.030   506.379    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]
  -------------------------------------------------------------------
                         required time                        506.379    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                492.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                            (rising edge-triggered cell FDSE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.408%)  route 0.107ns (36.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y91         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDSE (Prop_fdse_C_Q)         0.141     2.851 f  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/Q
                         net (fo=3, routed)           0.107     2.959    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A58
    SLICE_X68Y91         LUT4 (Prop_lut4_I0_O)        0.045     3.004 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_i_1__1/O
                         net (fo=1, routed)           0.000     3.004    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A6c
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.435    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism             -0.712     2.723    
    SLICE_X68Y91         FDCE (Hold_fdce_C_D)         0.120     2.843    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                            (rising edge-triggered cell FDSE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.555%)  route 0.111ns (37.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y91         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDSE (Prop_fdse_C_Q)         0.141     2.851 f  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/Q
                         net (fo=3, routed)           0.111     2.963    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A58
    SLICE_X68Y91         LUT5 (Prop_lut5_I2_O)        0.045     3.008 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_i_1__0/O
                         net (fo=1, routed)           0.000     3.008    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A6b
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.435    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism             -0.712     2.723    
    SLICE_X68Y91         FDCE (Hold_fdce_C_D)         0.121     2.844    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDCE (Prop_fdce_C_Q)         0.128     2.839 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/Q
                         net (fo=4, routed)           0.064     2.903    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[3]
    SLICE_X69Y94         LUT6 (Prop_lut6_I1_O)        0.099     3.002 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1/O
                         net (fo=1, routed)           0.000     3.002    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1_n_0
    SLICE_X69Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.436    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism             -0.725     2.711    
    SLICE_X69Y94         FDPE (Hold_fdpe_C_D)         0.092     2.803    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.189%)  route 0.163ns (43.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDCE (Prop_fdce_C_Q)         0.164     2.874 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.163     3.037    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X70Y91         LUT6 (Prop_lut6_I2_O)        0.045     3.082 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     3.082    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.688     2.746    
    SLICE_X70Y91         FDCE (Hold_fdce_C_D)         0.121     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.918%)  route 0.146ns (41.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDCE (Prop_fdce_C_Q)         0.164     2.874 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/Q
                         net (fo=6, routed)           0.146     3.020    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[8]
    SLICE_X68Y92         LUT6 (Prop_lut6_I4_O)        0.045     3.065 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1/O
                         net (fo=1, routed)           0.000     3.065    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1_n_0
    SLICE_X68Y92         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.435    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y92         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism             -0.709     2.726    
    SLICE_X68Y92         FDPE (Hold_fdpe_C_D)         0.120     2.846    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.287%)  route 0.128ns (40.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y93         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141     2.852 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/Q
                         net (fo=3, routed)           0.128     2.980    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[3]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045     3.025 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1/O
                         net (fo=1, routed)           0.000     3.025    x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.436    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y93         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                         clock pessimism             -0.725     2.711    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092     2.803    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.715%)  route 0.137ns (39.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDCE (Prop_fdce_C_Q)         0.164     2.875 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/Q
                         net (fo=11, routed)          0.137     3.012    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[0]
    SLICE_X69Y94         LUT5 (Prop_lut5_I2_O)        0.048     3.060 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     3.060    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X69Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.436    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.712     2.724    
    SLICE_X69Y94         FDCE (Hold_fdce_C_D)         0.107     2.831    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.302%)  route 0.207ns (52.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     2.851 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=14, routed)          0.207     3.058    x_cpu_top/CPU/x_cr_had_top/A15d/A18649
    SLICE_X70Y91         LUT6 (Prop_lut6_I5_O)        0.045     3.103 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1/O
                         net (fo=1, routed)           0.000     3.103    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1_n_0
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism             -0.688     2.746    
    SLICE_X70Y91         FDCE (Hold_fdce_C_D)         0.121     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.317%)  route 0.191ns (50.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.141     2.851 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/Q
                         net (fo=6, routed)           0.191     3.042    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[7]
    SLICE_X68Y91         LUT4 (Prop_lut4_I1_O)        0.045     3.087 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[8]_i_1/O
                         net (fo=1, routed)           0.000     3.087    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[8]_i_1_n_0
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.435    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism             -0.709     2.726    
    SLICE_X68Y91         FDCE (Hold_fdce_C_D)         0.121     2.847    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by PAD_JTAG_TCLK  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             PAD_JTAG_TCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PAD_JTAG_TCLK rise@0.000ns - PAD_JTAG_TCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.595%)  route 0.154ns (42.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y93         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDSE (Prop_fdse_C_Q)         0.164     2.875 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/Q
                         net (fo=6, routed)           0.154     3.029    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[0]
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.045     3.074 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1/O
                         net (fo=1, routed)           0.000     3.074    x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1_n_0
    SLICE_X68Y93         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PAD_JTAG_TCLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.436    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y93         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
                         clock pessimism             -0.725     2.711    
    SLICE_X68Y93         FDSE (Hold_fdse_C_D)         0.121     2.832    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_JTAG_TCLK
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         500.000     498.408    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         500.000     499.000    SLICE_X68Y91   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         500.000     499.000    SLICE_X70Y93   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         500.000     499.000    SLICE_X69Y89   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X67Y92   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X73Y60   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X78Y63   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X74Y61   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X76Y69   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X78Y64   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X74Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X74Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         250.000     249.500    SLICE_X70Y93   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X67Y92   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X73Y60   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X78Y63   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X76Y69   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X76Y69   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X78Y64   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X79Y66   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         250.000     249.500    SLICE_X68Y91   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         250.000     249.500    SLICE_X70Y93   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         250.000     249.500    SLICE_X69Y89   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         250.000     249.500    SLICE_X69Y89   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X67Y92   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X73Y60   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X73Y60   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X78Y63   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X78Y63   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         250.000     249.500    SLICE_X74Y61   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  PIN_EHS
  To Clock:  PIN_EHS

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.594ns,  Total Violation       -0.594ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.230ns  (logic 11.697ns (24.253%)  route 36.532ns (75.747%))
  Logic Levels:           75  (CARRY4=14 LUT2=5 LUT3=7 LUT4=12 LUT5=11 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 55.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.736    48.215    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X31Y78         LUT4 (Prop_lut4_I1_O)        0.105    48.320 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_10/O
                         net (fo=1, routed)           0.259    48.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_10_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.105    48.684 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_3/O
                         net (fo=112, routed)         2.094    50.778    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[0]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.115    50.893 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_status_re_i_3__0/O
                         net (fo=4, routed)           0.765    51.658    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_status_re_i_3__0_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.275    51.933 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__1/O
                         net (fo=3, routed)           0.370    52.304    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__1_n_0
    SLICE_X22Y34         LUT4 (Prop_lut4_I0_O)        0.125    52.429 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__9/O
                         net (fo=1, routed)           0.474    52.903    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__9_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.264    53.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_1__9/O
                         net (fo=1, routed)           0.507    53.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we_nxt_212
    SLICE_X19Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.672    55.300    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/POUT_EHS_OBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we_reg/C
                         clock pessimism              0.202    55.502    
                         clock uncertainty           -0.035    55.467    
    SLICE_X19Y34         FDCE (Setup_fdce_C_D)       -0.047    55.420    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we_reg
  -------------------------------------------------------------------
                         required time                         55.420    
                         arrival time                         -53.673    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.248ns  (logic 11.716ns (24.283%)  route 36.532ns (75.717%))
  Logic Levels:           75  (CARRY4=14 LUT2=6 LUT3=7 LUT4=11 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 55.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.760    48.239    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105    48.344 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.454    48.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.105    48.903 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         2.066    50.969    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.126    51.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           0.606    51.701    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.283    51.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.594    52.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.125    52.704 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.724    53.428    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.264    53.692 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_re_i_1__13/O
                         net (fo=1, routed)           0.000    53.692    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_nxt_318
    SLICE_X28Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.667    55.295    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/C
                         clock pessimism              0.202    55.497    
                         clock uncertainty           -0.035    55.462    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)        0.030    55.492    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg
  -------------------------------------------------------------------
                         required time                         55.492    
                         arrival time                         -53.692    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.193ns  (logic 11.716ns (24.310%)  route 36.477ns (75.690%))
  Logic Levels:           75  (CARRY4=14 LUT2=6 LUT3=7 LUT4=11 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 55.294 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.760    48.239    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105    48.344 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.454    48.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.105    48.903 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         2.066    50.969    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.126    51.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           0.606    51.701    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.283    51.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.594    52.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.125    52.704 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.670    53.373    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.264    53.637 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_1__4/O
                         net (fo=1, routed)           0.000    53.637    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_we_nxt_304
    SLICE_X29Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.666    55.294    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_we_reg/C
                         clock pessimism              0.202    55.496    
                         clock uncertainty           -0.035    55.461    
    SLICE_X29Y35         FDCE (Setup_fdce_C_D)        0.030    55.491    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_we_reg
  -------------------------------------------------------------------
                         required time                         55.491    
                         arrival time                         -53.637    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.155ns  (logic 11.716ns (24.330%)  route 36.439ns (75.670%))
  Logic Levels:           75  (CARRY4=14 LUT2=6 LUT3=7 LUT4=11 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 55.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.760    48.239    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105    48.344 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.454    48.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.105    48.903 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         2.066    50.969    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.126    51.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           0.606    51.701    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.283    51.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.594    52.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.125    52.704 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.631    53.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.264    53.599 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_1__4/O
                         net (fo=1, routed)           0.000    53.599    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_nxt_310
    SLICE_X28Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.667    55.295    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/C
                         clock pessimism              0.202    55.497    
                         clock uncertainty           -0.035    55.462    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)        0.032    55.494    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -53.599    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_re_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.137ns  (logic 11.716ns (24.339%)  route 36.421ns (75.661%))
  Logic Levels:           75  (CARRY4=14 LUT2=6 LUT3=7 LUT4=11 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 55.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.760    48.239    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105    48.344 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.454    48.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.105    48.903 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         2.066    50.969    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.126    51.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           0.606    51.701    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.283    51.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.594    52.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.125    52.704 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.613    53.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.264    53.580 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_1__14/O
                         net (fo=1, routed)           0.000    53.580    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_re_nxt_316
    SLICE_X29Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.667    55.295    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X29Y36         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_re_reg/C
                         clock pessimism              0.202    55.497    
                         clock uncertainty           -0.035    55.462    
    SLICE_X29Y36         FDCE (Setup_fdce_C_D)        0.030    55.492    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_en_re_reg
  -------------------------------------------------------------------
                         required time                         55.492    
                         arrival time                         -53.580    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_en_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.076ns  (logic 11.711ns (24.359%)  route 36.365ns (75.641%))
  Logic Levels:           75  (CARRY4=14 LUT2=4 LUT3=7 LUT4=15 LUT5=10 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 55.292 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.946    48.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.105    48.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_5/O
                         net (fo=1, routed)           0.353    48.883    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_5_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.105    48.988 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_3__0/O
                         net (fo=117, routed)         1.598    50.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[6]
    SLICE_X36Y39         LUT4 (Prop_lut4_I3_O)        0.125    50.711 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_4__0/O
                         net (fo=1, routed)           0.957    51.668    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_4__0_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I3_O)        0.264    51.932 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__3/O
                         net (fo=2, routed)           0.205    52.137    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__3_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I0_O)        0.108    52.245 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__9/O
                         net (fo=2, routed)           0.979    53.224    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__9_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.296    53.520 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_1__11/O
                         net (fo=1, routed)           0.000    53.520    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/m2_ctrl_bus_ff_reg[12]
    SLICE_X34Y38         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_en_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.664    55.292    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/POUT_EHS_OBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_en_we_reg/C
                         clock pessimism              0.202    55.494    
                         clock uncertainty           -0.035    55.459    
    SLICE_X34Y38         FDCE (Setup_fdce_C_D)        0.045    55.504    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_en_we_reg
  -------------------------------------------------------------------
                         required time                         55.504    
                         arrival time                         -53.520    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        47.966ns  (logic 11.696ns (24.384%)  route 36.270ns (75.616%))
  Logic Levels:           75  (CARRY4=14 LUT2=5 LUT3=7 LUT4=12 LUT5=11 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 55.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.776    48.254    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X35Y78         LUT4 (Prop_lut4_I1_O)        0.105    48.359 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8/O
                         net (fo=1, routed)           0.343    48.702    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.105    48.807 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_4/O
                         net (fo=115, routed)         1.865    50.673    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[9]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.115    50.788 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_3/O
                         net (fo=1, routed)           0.766    51.554    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_3_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.267    51.821 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_2__1/O
                         net (fo=4, routed)           0.472    52.293    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_2__1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.128    52.421 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__13/O
                         net (fo=1, routed)           0.326    52.747    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__13_n_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.268    53.015 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_1__13/O
                         net (fo=1, routed)           0.396    53.410    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_nxt_286
    SLICE_X19Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.672    55.300    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X19Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/C
                         clock pessimism              0.202    55.502    
                         clock uncertainty           -0.035    55.467    
    SLICE_X19Y34         FDCE (Setup_fdce_C_D)       -0.059    55.408    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg
  -------------------------------------------------------------------
                         required time                         55.408    
                         arrival time                         -53.410    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        47.887ns  (logic 11.233ns (23.457%)  route 36.654ns (76.543%))
  Logic Levels:           74  (CARRY4=14 LUT2=4 LUT3=7 LUT4=11 LUT5=12 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.153    48.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y77         LUT4 (Prop_lut4_I1_O)        0.105    48.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_11/O
                         net (fo=1, routed)           0.121    48.858    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_11_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.105    48.963 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_4/O
                         net (fo=152, routed)         2.092    51.055    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[4]
    SLICE_X18Y36         LUT5 (Prop_lut5_I2_O)        0.105    51.160 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3/O
                         net (fo=2, routed)           1.102    52.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.105    52.367 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__0/O
                         net (fo=2, routed)           0.457    52.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__0_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.105    52.929 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_1__1/O
                         net (fo=1, routed)           0.402    53.331    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_nxt_73
    SLICE_X44Y41         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/POUT_EHS_OBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/C
                         clock pessimism              0.202    55.418    
                         clock uncertainty           -0.035    55.383    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)       -0.015    55.368    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg
  -------------------------------------------------------------------
                         required time                         55.368    
                         arrival time                         -53.331    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_re_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.001ns  (logic 11.233ns (23.401%)  route 36.768ns (76.599%))
  Logic Levels:           74  (CARRY4=14 LUT2=4 LUT3=7 LUT4=13 LUT5=10 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 55.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.058    48.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.105    48.642 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.376    49.018    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.105    49.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         2.097    51.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X44Y37         LUT4 (Prop_lut4_I0_O)        0.105    51.325 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__5/O
                         net (fo=2, routed)           1.441    52.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__5_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.105    52.871 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__12/O
                         net (fo=2, routed)           0.469    53.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__12_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.105    53.445 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_1__12/O
                         net (fo=1, routed)           0.000    53.445    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_re_nxt_278
    SLICE_X8Y33          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.672    55.300    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_re_reg/C
                         clock pessimism              0.202    55.502    
                         clock uncertainty           -0.035    55.467    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.072    55.539    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_re_reg
  -------------------------------------------------------------------
                         required time                         55.539    
                         arrival time                         -53.445    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_we_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        48.001ns  (logic 11.233ns (23.401%)  route 36.768ns (76.599%))
  Logic Levels:           74  (CARRY4=14 LUT2=4 LUT3=7 LUT4=13 LUT5=10 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 55.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X35Y82         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           1.078     6.901    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X34Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.006 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.474     7.480    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I2_O)        0.126     7.606 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.129     7.735    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.267     8.002 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.074     9.077    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.105     9.182 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.552     9.734    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.105     9.839 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.223    10.062    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.105    10.167 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.368    10.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.105    10.640 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.346    10.987    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.092 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.204    11.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.105    11.401 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.446    11.847    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.952 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.113    12.065    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.105    12.170 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.358    12.528    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.105    12.633 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.477    13.110    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    13.215 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.362    13.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.105    13.682 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.969    14.651    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.126    14.777 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.245    16.023    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.267    16.290 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          0.480    16.770    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.105    16.875 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.537    17.411    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.105    17.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           1.155    18.671    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X73Y71         LUT3 (Prop_lut3_I2_O)        0.115    18.786 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.474    19.260    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X73Y72         LUT6 (Prop_lut6_I3_O)        0.267    19.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.701    20.228    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X80Y70         LUT4 (Prop_lut4_I0_O)        0.105    20.333 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.578    20.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.105    21.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.461 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.561 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.561    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.661 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.661    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.761 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.761    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.861 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.861    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.961 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.961    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[3]
                         net (fo=1, routed)           0.457    22.680    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[28]
    SLICE_X81Y82         LUT4 (Prop_lut4_I0_O)        0.250    22.930 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[1]_i_12/O
                         net (fo=4, routed)           0.722    23.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[21]
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.105    23.756 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    23.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X85Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    23.962 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    23.962    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X85Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    24.047 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.378    24.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.264    24.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          1.157    25.846    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X89Y88         LUT4 (Prop_lut4_I3_O)        0.105    25.951 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_29/O
                         net (fo=5, routed)           0.371    26.322    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I1_O)        0.105    26.427 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_107/O
                         net (fo=2, routed)           0.661    27.088    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/x_cr_iu_alu/data0[31]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.115    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_55/O
                         net (fo=4, routed)           0.653    27.856    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer_reg[8]_2
    SLICE_X91Y85         LUT4 (Prop_lut4_I2_O)        0.267    28.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_24/O
                         net (fo=4, routed)           0.678    28.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[1]_1
    SLICE_X93Y84         LUT4 (Prop_lut4_I2_O)        0.105    28.906 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[31]_i_14/O
                         net (fo=3, routed)           0.555    29.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_1[0]
    SLICE_X90Y77         LUT5 (Prop_lut5_I1_O)        0.105    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.390    29.957    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/FSM_sequential_cur_st_reg[1]_1
    SLICE_X89Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    30.437 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.437    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.535 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.535    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.633 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.633    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.731    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.829 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.927    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    31.192 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[1]
                         net (fo=7, routed)           0.836    32.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[25]
    SLICE_X88Y86         LUT4 (Prop_lut4_I2_O)        0.260    32.288 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.405    32.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X87Y86         LUT5 (Prop_lut5_I4_O)        0.264    32.957 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.485    33.441    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.105    33.546 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.577    34.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.105    34.228 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.597    34.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I2_O)        0.105    34.930 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.597    35.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.105    35.632 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.385    36.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.105    36.122 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.758    36.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.105    36.986 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.619    37.604    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.105    37.709 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.357    38.066    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.171 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.414    38.585    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.690 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.080    39.770    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X43Y81         LUT5 (Prop_lut5_I3_O)        0.108    39.878 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.207    40.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.275    40.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.875    41.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.125    41.361 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.806    42.167    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X24Y74         LUT3 (Prop_lut3_I2_O)        0.264    42.431 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_5/O
                         net (fo=6, routed)           0.894    43.325    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_wt_sel
    SLICE_X20Y73         LUT2 (Prop_lut2_I1_O)        0.125    43.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.741    44.191    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.264    44.455 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.333    44.788    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X21Y74         LUT2 (Prop_lut2_I1_O)        0.108    44.896 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.678    45.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.275    45.849 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.487    46.335    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I2_O)        0.105    46.440 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.252    46.693    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.105    46.798 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.576    47.374    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.105    47.479 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.058    48.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.105    48.642 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.376    49.018    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.105    49.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         2.097    51.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X44Y37         LUT4 (Prop_lut4_I0_O)        0.105    51.325 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__5/O
                         net (fo=2, routed)           1.441    52.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3__5_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.105    52.871 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__12/O
                         net (fo=2, routed)           0.469    53.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__12_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.105    53.445 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_1__13/O
                         net (fo=1, routed)           0.000    53.445    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/m2_ctrl_bus_ff_reg[12]
    SLICE_X8Y33          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.672    55.300    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_we_reg/C
                         clock pessimism              0.202    55.502    
                         clock uncertainty           -0.035    55.467    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.106    55.573    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_en_we_reg
  -------------------------------------------------------------------
                         required time                         55.573    
                         arrival time                         -53.445    
  -------------------------------------------------------------------
                         slack                                  2.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.594ns  (arrival time - required time)
  Source:                 PIN_EHS
                            (clock source 'PIN_EHS'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.269ns (14.133%)  route 1.634ns (85.867%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.698     1.903    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/POUT_EHS_OBUF_BUFG
    SLICE_X47Y74         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.912     2.386    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/POUT_EHS_OBUF_BUFG
    SLICE_X47Y74         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.035     2.422    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.075     2.497    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.488%)  route 0.288ns (55.512%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.655     1.860    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/POUT_EHS_OBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     2.001 f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[1]/Q
                         net (fo=27, routed)          0.173     2.174    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/src_raddr_reg[3][1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.219 r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/src_raddr[3]_i_3__1/O
                         net (fo=1, routed)           0.115     2.334    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sinc_reg[1]_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.379 r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.379    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr[3]_i_1__1_n_0
    SLICE_X42Y49         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.006     2.480    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr_reg[3]/C
                         clock pessimism             -0.278     2.202    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.120     2.322    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/rx_dma_th_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.254ns (51.343%)  route 0.241ns (48.657%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.628     1.832    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/POUT_EHS_OBUF_BUFG
    SLICE_X16Y100        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/rx_dma_th_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDCE (Prop_fdce_C_Q)         0.164     1.996 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/rx_dma_th_reg[0]/Q
                         net (fo=1, routed)           0.149     2.145    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/rx_dma_th_reg[4][0]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.190 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata[8]_i_4__1/O
                         net (fo=1, routed)           0.092     2.282    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata[8]_i_4__1_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.327 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata[8]_i_1__9/O
                         net (fo=1, routed)           0.000     2.327    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/o_root_paddr_reg[1][7]
    SLICE_X13Y99         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[8]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.092     2.263    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             PIN_EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.621     1.825    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X15Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDCE (Prop_fdce_C_Q)         0.141     1.966 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.225     2.191    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD2
    SLICE_X16Y118        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.891     2.365    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X16Y118        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.861    
    SLICE_X16Y118        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.115    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PIN_EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X5Y13   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y2    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X3Y15   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y8    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X5Y11   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y11   x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y9    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y2    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X4Y15   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X4Y13   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y118  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y100  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y100  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X12Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X20Y115  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X20Y115  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PIN_EHS
  To Clock:  PIN_EHS

Setup :            0  Failing Endpoints,  Worst Slack       40.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.353ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[30]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.484ns (5.112%)  route 8.983ns (94.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 55.213 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.376    14.689    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X47Y11         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.585    55.213    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X47Y11         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[30]/C
                         clock pessimism              0.195    55.408    
                         clock uncertainty           -0.035    55.373    
    SLICE_X47Y11         FDCE (Recov_fdce_C_CLR)     -0.331    55.042    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[30]
  -------------------------------------------------------------------
                         required time                         55.042    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                 40.353    

Slack (MET) :             40.426ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[13]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.484ns (5.112%)  route 8.983ns (94.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 55.213 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.376    14.689    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X46Y11         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.585    55.213    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[13]/C
                         clock pessimism              0.195    55.408    
                         clock uncertainty           -0.035    55.373    
    SLICE_X46Y11         FDCE (Recov_fdce_C_CLR)     -0.258    55.115    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[13]
  -------------------------------------------------------------------
                         required time                         55.115    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                 40.426    

Slack (MET) :             40.426ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[29]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.484ns (5.112%)  route 8.983ns (94.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 55.213 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.376    14.689    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X46Y11         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.585    55.213    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[29]/C
                         clock pessimism              0.195    55.408    
                         clock uncertainty           -0.035    55.373    
    SLICE_X46Y11         FDCE (Recov_fdce_C_CLR)     -0.258    55.115    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[29]
  -------------------------------------------------------------------
                         required time                         55.115    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                 40.426    

Slack (MET) :             40.476ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[23]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.484ns (5.179%)  route 8.862ns (94.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 55.215 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.255    14.568    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X47Y9          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.587    55.215    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[23]/C
                         clock pessimism              0.195    55.410    
                         clock uncertainty           -0.035    55.375    
    SLICE_X47Y9          FDCE (Recov_fdce_C_CLR)     -0.331    55.044    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[23]
  -------------------------------------------------------------------
                         required time                         55.044    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                 40.476    

Slack (MET) :             40.513ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata_reg[17]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.484ns (5.202%)  route 8.820ns (94.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 55.210 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.213    14.525    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/sys_rst_reg
    SLICE_X43Y15         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.582    55.210    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/POUT_EHS_OBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata_reg[17]/C
                         clock pessimism              0.195    55.405    
                         clock uncertainty           -0.035    55.370    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.331    55.039    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata_reg[17]
  -------------------------------------------------------------------
                         required time                         55.039    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                 40.513    

Slack (MET) :             40.539ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata_reg[4]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.484ns (5.172%)  route 8.875ns (94.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 55.217 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.267    14.580    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/sys_rst_reg
    SLICE_X44Y1          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.589    55.217    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/POUT_EHS_OBUF_BUFG
    SLICE_X44Y1          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata_reg[4]/C
                         clock pessimism              0.195    55.412    
                         clock uncertainty           -0.035    55.377    
    SLICE_X44Y1          FDCE (Recov_fdce_C_CLR)     -0.258    55.119    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata_reg[4]
  -------------------------------------------------------------------
                         required time                         55.119    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                 40.539    

Slack (MET) :             40.549ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[8]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.484ns (5.179%)  route 8.862ns (94.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 55.215 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.255    14.568    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X46Y9          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.587    55.215    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X46Y9          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[8]/C
                         clock pessimism              0.195    55.410    
                         clock uncertainty           -0.035    55.375    
    SLICE_X46Y9          FDCE (Recov_fdce_C_CLR)     -0.258    55.117    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[8]
  -------------------------------------------------------------------
                         required time                         55.117    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                 40.549    

Slack (MET) :             40.579ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[29]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.484ns (5.192%)  route 8.839ns (94.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 55.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.232    14.544    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/sys_rst_reg
    SLICE_X32Y1          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.667    55.295    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/POUT_EHS_OBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[29]/C
                         clock pessimism              0.195    55.490    
                         clock uncertainty           -0.035    55.455    
    SLICE_X32Y1          FDCE (Recov_fdce_C_CLR)     -0.331    55.124    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[29]
  -------------------------------------------------------------------
                         required time                         55.124    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 40.579    

Slack (MET) :             40.638ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[25]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.484ns (5.227%)  route 8.776ns (94.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 55.291 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.168    14.481    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/sys_rst_reg
    SLICE_X38Y2          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.663    55.291    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/POUT_EHS_OBUF_BUFG
    SLICE_X38Y2          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[25]/C
                         clock pessimism              0.195    55.486    
                         clock uncertainty           -0.035    55.451    
    SLICE_X38Y2          FDCE (Recov_fdce_C_CLR)     -0.331    55.120    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata_reg[25]
  -------------------------------------------------------------------
                         required time                         55.120    
                         arrival time                         -14.481    
  -------------------------------------------------------------------
                         slack                                 40.638    

Slack (MET) :             40.786ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[20]/CLR
                            (recovery check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (PIN_EHS rise@50.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 0.484ns (5.314%)  route 8.624ns (94.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 55.214 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.406     5.222    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.379     5.601 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.607     7.208    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.105     7.313 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.016    14.329    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/sys_rst_reg
    SLICE_X48Y10         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)   50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.586    55.214    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/POUT_EHS_OBUF_BUFG
    SLICE_X48Y10         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[20]/C
                         clock pessimism              0.195    55.409    
                         clock uncertainty           -0.035    55.374    
    SLICE_X48Y10         FDCE (Recov_fdce_C_CLR)     -0.258    55.116    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata_reg[20]
  -------------------------------------------------------------------
                         required time                         55.116    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                 40.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[18]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[18]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[21]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[21]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[25]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[25]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[27]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[27]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[28]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[28]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[29]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[29]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[30]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.257%)  route 0.833ns (81.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.705     2.633    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.678 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.128     2.806    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg
    SLICE_X38Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.961     2.435    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X38Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[30]/C
                         clock pessimism             -0.275     2.160    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.068    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/mr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.186ns (17.017%)  route 0.907ns (82.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.412     2.340    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.045     2.385 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.495     2.880    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X28Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.965     2.439    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/C
                         clock pessimism             -0.275     2.164    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.072    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[17]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.186ns (17.017%)  route 0.907ns (82.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.412     2.340    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.045     2.385 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.495     2.880    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X28Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.965     2.439    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[17]/C
                         clock pessimism             -0.275     2.164    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.072    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[6]/CLR
                            (removal check against rising-edge clock PIN_EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_EHS rise@0.000ns - PIN_EHS rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.186ns (17.017%)  route 0.907ns (82.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.583     1.787    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X43Y116        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     1.928 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.412     2.340    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.045     2.385 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.495     2.880    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X28Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PIN_EHS rise edge)    0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.965     2.439    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X28Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[6]/C
                         clock pessimism             -0.275     2.164    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.072    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.808    





