// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/05/2024 12:59:04"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	ss,
	mosi,
	miso,
	sck,
	hex0,
	hex1,
	led0,
	led1,
	led2,
	led3,
	led4,
	led5,
	led6,
	led7,
	led8);
input 	clk;
input 	rst;
input 	ss;
input 	mosi;
output 	miso;
input 	sck;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	led0;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
output 	led5;
output 	led6;
output 	led7;
output 	led8;

// Design Ports Information
// miso	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led0	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led5	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led6	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led7	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sck	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mosi	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \sck~input_o ;
wire \spi|sck_q~q ;
wire \spi|sck_old_q~q ;
wire \ss~input_o ;
wire \spi|ss_q~q ;
wire \rst~input_o ;
wire \spi|bit_ct_q~2_combout ;
wire \spi|sck_old_q~DUPLICATE_q ;
wire \spi|bit_ct_q[2]~1_combout ;
wire \spi|bit_ct_q~3_combout ;
wire \spi|bit_ct_q~0_combout ;
wire \spi|dout_q[3]~0_combout ;
wire \spi|dout_q[3]~0_wirecell_combout ;
wire \spi|done_q~q ;
wire \spi|done_q~CLKENA0_outclk ;
wire \dtc|Mux2~0_combout ;
wire \dtc|state[0]~7_combout ;
wire \mosi~input_o ;
wire \spi|mosi_q~feeder_combout ;
wire \spi|mosi_q~q ;
wire \spi|dout_q[3]~1_combout ;
wire \dtc|Add3~1_sumout ;
wire \dtc|Mux92~0_combout ;
wire \dtc|bram_addr[0]~0_combout ;
wire \dtc|Add3~2 ;
wire \dtc|Add3~5_sumout ;
wire \dtc|Mux91~0_combout ;
wire \dtc|Add3~6 ;
wire \dtc|Add3~9_sumout ;
wire \dtc|Mux90~0_combout ;
wire \dtc|Add3~10 ;
wire \dtc|Add3~13_sumout ;
wire \dtc|Mux89~0_combout ;
wire \dtc|Add3~14 ;
wire \dtc|Add3~17_sumout ;
wire \dtc|Mux88~0_combout ;
wire \dtc|Add3~18 ;
wire \dtc|Add3~21_sumout ;
wire \dtc|Mux87~0_combout ;
wire \dtc|Add3~22 ;
wire \dtc|Add3~25_sumout ;
wire \dtc|Mux86~0_combout ;
wire \dtc|Add3~26 ;
wire \dtc|Add3~29_sumout ;
wire \dtc|Mux85~0_combout ;
wire \dtc|Add3~30 ;
wire \dtc|Add3~33_sumout ;
wire \dtc|Mux84~0_combout ;
wire \dtc|Add3~34 ;
wire \dtc|Add3~61_sumout ;
wire \dtc|Mux83~0_combout ;
wire \dtc|Add3~62 ;
wire \dtc|Add3~57_sumout ;
wire \dtc|Mux82~0_combout ;
wire \dtc|Add3~58 ;
wire \dtc|Add3~53_sumout ;
wire \dtc|Mux81~0_combout ;
wire \dtc|Add3~54 ;
wire \dtc|Add3~45_sumout ;
wire \dtc|Mux80~0_combout ;
wire \dtc|Add3~46 ;
wire \dtc|Add3~49_sumout ;
wire \dtc|Mux79~0_combout ;
wire \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ;
wire \dtc|bram_data_in[0]~0_combout ;
wire \dtc|bram_addr[0]~_wirecell_combout ;
wire \dtc|bram_addr[1]~_wirecell_combout ;
wire \dtc|bram_addr[2]~_wirecell_combout ;
wire \dtc|bram_addr[3]~_wirecell_combout ;
wire \dtc|bram_addr[4]~_wirecell_combout ;
wire \dtc|bram_addr[5]~_wirecell_combout ;
wire \dtc|bram_addr[6]~_wirecell_combout ;
wire \dtc|bram_addr[7]~_wirecell_combout ;
wire \dtc|bram_addr[8]~_wirecell_combout ;
wire \dtc|bram_addr[9]~_wirecell_combout ;
wire \dtc|bram_addr[10]~_wirecell_combout ;
wire \dtc|bram_addr[11]~_wirecell_combout ;
wire \dtc|bram_addr[12]~_wirecell_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1_combout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4_combout ;
wire \dtc|spi_byte_out[3]~0_combout ;
wire \spi|data_q[3]~feeder_combout ;
wire \spi|data_q[3]~0_combout ;
wire \spi|data_q[3]~1_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a20 ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5_combout ;
wire \spi|data_q[4]~feeder_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6_combout ;
wire \spi|data_q[5]~feeder_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a22 ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7_combout ;
wire \spi|data_q[6]~feeder_combout ;
wire \dtc|bram_data_in[7]~feeder_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \spi|data_q[0]~feeder_combout ;
wire \dtc|state[0]~5_combout ;
wire \dtc|Mux5~0_combout ;
wire \dtc|size_byte_count[0]~0_combout ;
wire \dtc|Equal0~1_combout ;
wire \dtc|Mux4~0_combout ;
wire \dtc|Mux3~0_combout ;
wire \dtc|Equal2~0_combout ;
wire \dtc|img_width[0]~0_combout ;
wire \dtc|Mux57~0_combout ;
wire \dtc|img_width_count[10]~0_combout ;
wire \dtc|img_width[11]~feeder_combout ;
wire \dtc|bram_data_in[2]~feeder_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ;
wire \spi|data_q[1]~feeder_combout ;
wire \dtc|img_width[10]~feeder_combout ;
wire \dtc|Add1~37_sumout ;
wire \dtc|Mux69~0_combout ;
wire \dtc|Add1~38 ;
wire \dtc|Add1~41_sumout ;
wire \dtc|Mux68~0_combout ;
wire \dtc|Add1~42 ;
wire \dtc|Add1~17_sumout ;
wire \dtc|Mux67~0_combout ;
wire \dtc|Add1~18 ;
wire \dtc|Add1~21_sumout ;
wire \dtc|Mux66~0_combout ;
wire \dtc|Add1~22 ;
wire \dtc|Add1~25_sumout ;
wire \dtc|Mux65~0_combout ;
wire \dtc|Add1~26 ;
wire \dtc|Add1~30 ;
wire \dtc|Add1~46 ;
wire \dtc|Add1~49_sumout ;
wire \dtc|Mux62~0_combout ;
wire \dtc|Add1~50 ;
wire \dtc|Add1~53_sumout ;
wire \dtc|Mux61~0_combout ;
wire \dtc|Add1~54 ;
wire \dtc|Add1~57_sumout ;
wire \dtc|Mux60~0_combout ;
wire \dtc|Add1~58 ;
wire \dtc|Add1~61_sumout ;
wire \dtc|Mux59~0_combout ;
wire \dtc|Add1~62 ;
wire \dtc|Add1~33_sumout ;
wire \dtc|Mux58~0_combout ;
wire \dtc|Add1~34 ;
wire \dtc|Add1~1_sumout ;
wire \dtc|Mux55~0_combout ;
wire \dtc|img_width[13]~feeder_combout ;
wire \dtc|Add1~2 ;
wire \dtc|Add1~5_sumout ;
wire \dtc|Mux56~0_combout ;
wire \dtc|Add1~6 ;
wire \dtc|Add1~9_sumout ;
wire \dtc|Equal3~2_combout ;
wire \dtc|Equal3~3_combout ;
wire \dtc|Mux63~0_combout ;
wire \dtc|Add1~45_sumout ;
wire \dtc|Equal3~0_combout ;
wire \dtc|Mux54~0_combout ;
wire \dtc|Add1~10 ;
wire \dtc|Add1~13_sumout ;
wire \dtc|Mux64~0_combout ;
wire \dtc|Add1~29_sumout ;
wire \dtc|Equal3~6_combout ;
wire \dtc|Equal3~7_combout ;
wire \dtc|Equal3~1_combout ;
wire \dtc|Add3~50 ;
wire \dtc|Add3~42 ;
wire \dtc|Add3~37_sumout ;
wire \dtc|img_height[9]~0_combout ;
wire \dtc|Equal3~4_combout ;
wire \dtc|Equal3~5_combout ;
wire \dtc|img_height_count[6]~0_combout ;
wire \dtc|Add2~45_sumout ;
wire \dtc|Add2~46 ;
wire \dtc|Add2~49_sumout ;
wire \dtc|Add2~50 ;
wire \dtc|Add2~53_sumout ;
wire \dtc|Add2~54 ;
wire \dtc|Add2~57_sumout ;
wire \dtc|img_height[3]~feeder_combout ;
wire \dtc|Add2~58 ;
wire \dtc|Add2~61_sumout ;
wire \dtc|Add2~62 ;
wire \dtc|Add2~1_sumout ;
wire \dtc|Add2~2 ;
wire \dtc|Add2~5_sumout ;
wire \dtc|img_height[6]~feeder_combout ;
wire \dtc|Add2~6 ;
wire \dtc|Add2~9_sumout ;
wire \dtc|Add2~10 ;
wire \dtc|Add2~13_sumout ;
wire \dtc|img_height[9]~feeder_combout ;
wire \dtc|Add2~14 ;
wire \dtc|Add2~17_sumout ;
wire \dtc|img_height[14]~feeder_combout ;
wire \dtc|Add2~18 ;
wire \dtc|Add2~25_sumout ;
wire \dtc|Add2~26 ;
wire \dtc|Add2~29_sumout ;
wire \dtc|Add2~30 ;
wire \dtc|Add2~33_sumout ;
wire \dtc|img_height[12]~feeder_combout ;
wire \dtc|Add2~34 ;
wire \dtc|Add2~37_sumout ;
wire \dtc|img_height[13]~feeder_combout ;
wire \dtc|Add2~38 ;
wire \dtc|Add2~21_sumout ;
wire \dtc|state[0]~0_combout ;
wire \dtc|Add3~41_sumout ;
wire \dtc|state[0]~3_combout ;
wire \dtc|state[0]~1_combout ;
wire \dtc|img_height[15]~feeder_combout ;
wire \dtc|Add2~22 ;
wire \dtc|Add2~41_sumout ;
wire \dtc|state[0]~2_combout ;
wire \dtc|state[0]~4_combout ;
wire \dtc|state[0]~6_combout ;
wire \dtc|bram_we~q ;
wire \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a18 ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3_combout ;
wire \spi|data_q[2]~feeder_combout ;
wire \dtc|Equal0~0_combout ;
wire \dtc|Mux1~0_combout ;
wire \dtc|Mux78~0_combout ;
wire \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0_combout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a23 ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0_combout ;
wire \spi|data_q[7]~feeder_combout ;
wire \spi|miso_d~0_combout ;
wire \spi|miso_q~q ;
wire \segment_seven_0|WideOr6~0_combout ;
wire \segment_seven_0|WideOr5~0_combout ;
wire \segment_seven_0|WideOr4~0_combout ;
wire \segment_seven_0|WideOr3~0_combout ;
wire \segment_seven_0|WideOr2~0_combout ;
wire \segment_seven_0|WideOr1~0_combout ;
wire \segment_seven_0|WideOr0~0_combout ;
wire \segment_seven_1|WideOr6~0_combout ;
wire \segment_seven_1|WideOr5~0_combout ;
wire \segment_seven_1|WideOr4~0_combout ;
wire \segment_seven_1|WideOr3~0_combout ;
wire \segment_seven_1|WideOr2~0_combout ;
wire \segment_seven_1|WideOr1~0_combout ;
wire \segment_seven_1|WideOr0~0_combout ;
wire [2:0] \dtc|size_byte_count ;
wire [15:0] \dtc|img_width_count ;
wire [15:0] \dtc|img_width ;
wire [15:0] \dtc|img_height_count ;
wire [15:0] \dtc|img_height ;
wire [7:0] \dtc|bram_data_in ;
wire [14:0] \dtc|bram_addr ;
wire [7:0] \spi|dout_q ;
wire [7:0] \spi|data_q ;
wire [2:0] \spi|bit_ct_q ;
wire [2:0] \dtc|state ;
wire [1:0] \bram_image|bram_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \dtc|spi_byte_out ;
wire [2:0] \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w ;

wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bram_image|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \bram_image|bram_rtl_0|auto_generated|ram_block1a23  = \bram_image|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \bram_image|bram_rtl_0|auto_generated|ram_block1a18  = \bram_image|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];
assign \bram_image|bram_rtl_0|auto_generated|ram_block1a20  = \bram_image|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [1];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];
assign \bram_image|bram_rtl_0|auto_generated|ram_block1a22  = \bram_image|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [1];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bram_image|bram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bram_image|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \miso~output (
	.i(\spi|miso_q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(miso),
	.obar());
// synopsys translate_off
defparam \miso~output .bus_hold = "false";
defparam \miso~output .open_drain_output = "false";
defparam \miso~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hex0[0]~output (
	.i(\segment_seven_0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[0]),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
defparam \hex0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hex0[1]~output (
	.i(\segment_seven_0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[1]),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
defparam \hex0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hex0[2]~output (
	.i(\segment_seven_0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[2]),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
defparam \hex0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hex0[3]~output (
	.i(\segment_seven_0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[3]),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
defparam \hex0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hex0[4]~output (
	.i(\segment_seven_0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[4]),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
defparam \hex0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hex0[5]~output (
	.i(\segment_seven_0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[5]),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
defparam \hex0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hex0[6]~output (
	.i(!\segment_seven_0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[6]),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
defparam \hex0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hex1[0]~output (
	.i(\segment_seven_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
defparam \hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hex1[1]~output (
	.i(\segment_seven_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
defparam \hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hex1[2]~output (
	.i(\segment_seven_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
defparam \hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hex1[3]~output (
	.i(\segment_seven_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
defparam \hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hex1[4]~output (
	.i(\segment_seven_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
defparam \hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hex1[5]~output (
	.i(\segment_seven_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
defparam \hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hex1[6]~output (
	.i(!\segment_seven_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
defparam \hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \led0~output (
	.i(!\dtc|bram_addr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led0),
	.obar());
// synopsys translate_off
defparam \led0~output .bus_hold = "false";
defparam \led0~output .open_drain_output = "false";
defparam \led0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \led1~output (
	.i(!\dtc|bram_addr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
defparam \led1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \led2~output (
	.i(!\dtc|bram_addr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
defparam \led2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \led3~output (
	.i(!\dtc|bram_addr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led3),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
defparam \led3~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \led4~output (
	.i(!\dtc|bram_addr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led4),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
defparam \led4~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \led5~output (
	.i(!\dtc|bram_addr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led5),
	.obar());
// synopsys translate_off
defparam \led5~output .bus_hold = "false";
defparam \led5~output .open_drain_output = "false";
defparam \led5~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led6~output (
	.i(!\dtc|bram_addr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led6),
	.obar());
// synopsys translate_off
defparam \led6~output .bus_hold = "false";
defparam \led6~output .open_drain_output = "false";
defparam \led6~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \led7~output (
	.i(!\dtc|bram_addr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led7),
	.obar());
// synopsys translate_off
defparam \led7~output .bus_hold = "false";
defparam \led7~output .open_drain_output = "false";
defparam \led7~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led8~output (
	.i(!\dtc|bram_addr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led8),
	.obar());
// synopsys translate_off
defparam \led8~output .bus_hold = "false";
defparam \led8~output .open_drain_output = "false";
defparam \led8~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \sck~input (
	.i(sck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sck~input_o ));
// synopsys translate_off
defparam \sck~input .bus_hold = "false";
defparam \sck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y37_N41
dffeas \spi|sck_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sck~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_q .is_wysiwyg = "true";
defparam \spi|sck_q .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N13
dffeas \spi|sck_old_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sck_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_old_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_old_q .is_wysiwyg = "true";
defparam \spi|sck_old_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \ss~input (
	.i(ss),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ss~input_o ));
// synopsys translate_off
defparam \ss~input .bus_hold = "false";
defparam \ss~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y37_N38
dffeas \spi|ss_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|ss_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|ss_q .is_wysiwyg = "true";
defparam \spi|ss_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N45
cyclonev_lcell_comb \spi|bit_ct_q~2 (
// Equation(s):
// \spi|bit_ct_q~2_combout  = ( \rst~input_o  & ( (!\spi|ss_q~q  & !\spi|bit_ct_q [0]) ) )

	.dataa(!\spi|ss_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spi|bit_ct_q [0]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~2 .extended_lut = "off";
defparam \spi|bit_ct_q~2 .lut_mask = 64'h00000000AA00AA00;
defparam \spi|bit_ct_q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N14
dffeas \spi|sck_old_q~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sck_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_old_q~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_old_q~DUPLICATE .is_wysiwyg = "true";
defparam \spi|sck_old_q~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N39
cyclonev_lcell_comb \spi|bit_ct_q[2]~1 (
// Equation(s):
// \spi|bit_ct_q[2]~1_combout  = ( \spi|sck_q~q  & ( (!\rst~input_o ) # ((!\spi|sck_old_q~DUPLICATE_q ) # (\spi|ss_q~q )) ) ) # ( !\spi|sck_q~q  & ( (!\rst~input_o ) # (\spi|ss_q~q ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\spi|sck_old_q~DUPLICATE_q ),
	.datad(!\spi|ss_q~q ),
	.datae(!\spi|sck_q~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q[2]~1 .extended_lut = "off";
defparam \spi|bit_ct_q[2]~1 .lut_mask = 64'hAAFFFAFFAAFFFAFF;
defparam \spi|bit_ct_q[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N47
dffeas \spi|bit_ct_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[0] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N42
cyclonev_lcell_comb \spi|bit_ct_q~3 (
// Equation(s):
// \spi|bit_ct_q~3_combout  = (!\spi|ss_q~q  & (\rst~input_o  & (!\spi|bit_ct_q [0] $ (!\spi|bit_ct_q [1]))))

	.dataa(!\spi|ss_q~q ),
	.datab(!\spi|bit_ct_q [0]),
	.datac(!\rst~input_o ),
	.datad(!\spi|bit_ct_q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~3 .extended_lut = "off";
defparam \spi|bit_ct_q~3 .lut_mask = 64'h0208020802080208;
defparam \spi|bit_ct_q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N44
dffeas \spi|bit_ct_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[1] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N27
cyclonev_lcell_comb \spi|bit_ct_q~0 (
// Equation(s):
// \spi|bit_ct_q~0_combout  = ( \rst~input_o  & ( (!\spi|ss_q~q  & (!\spi|bit_ct_q [2] $ (((!\spi|bit_ct_q [1]) # (!\spi|bit_ct_q [0]))))) ) )

	.dataa(!\spi|ss_q~q ),
	.datab(!\spi|bit_ct_q [1]),
	.datac(!\spi|bit_ct_q [0]),
	.datad(!\spi|bit_ct_q [2]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~0 .extended_lut = "off";
defparam \spi|bit_ct_q~0 .lut_mask = 64'h0000000002A802A8;
defparam \spi|bit_ct_q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N29
dffeas \spi|bit_ct_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[2] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N15
cyclonev_lcell_comb \spi|dout_q[3]~0 (
// Equation(s):
// \spi|dout_q[3]~0_combout  = ( \spi|bit_ct_q [1] & ( \spi|sck_q~q  & ( ((!\spi|bit_ct_q [0]) # ((!\spi|bit_ct_q [2]) # (\spi|sck_old_q~DUPLICATE_q ))) # (\spi|ss_q~q ) ) ) ) # ( !\spi|bit_ct_q [1] & ( \spi|sck_q~q  ) ) # ( \spi|bit_ct_q [1] & ( 
// !\spi|sck_q~q  ) ) # ( !\spi|bit_ct_q [1] & ( !\spi|sck_q~q  ) )

	.dataa(!\spi|ss_q~q ),
	.datab(!\spi|bit_ct_q [0]),
	.datac(!\spi|sck_old_q~DUPLICATE_q ),
	.datad(!\spi|bit_ct_q [2]),
	.datae(!\spi|bit_ct_q [1]),
	.dataf(!\spi|sck_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[3]~0 .extended_lut = "off";
defparam \spi|dout_q[3]~0 .lut_mask = 64'hFFFFFFFFFFFFFFDF;
defparam \spi|dout_q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N45
cyclonev_lcell_comb \spi|dout_q[3]~0_wirecell (
// Equation(s):
// \spi|dout_q[3]~0_wirecell_combout  = ( !\spi|dout_q[3]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[3]~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[3]~0_wirecell .extended_lut = "off";
defparam \spi|dout_q[3]~0_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \spi|dout_q[3]~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N47
dffeas \spi|done_q (
	.clk(\clk~input_o ),
	.d(\spi|dout_q[3]~0_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|done_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|done_q .is_wysiwyg = "true";
defparam \spi|done_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \spi|done_q~CLKENA0 (
	.inclk(\spi|done_q~q ),
	.ena(vcc),
	.outclk(\spi|done_q~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \spi|done_q~CLKENA0 .clock_type = "global clock";
defparam \spi|done_q~CLKENA0 .disable_mode = "low";
defparam \spi|done_q~CLKENA0 .ena_register_mode = "always enabled";
defparam \spi|done_q~CLKENA0 .ena_register_power_up = "high";
defparam \spi|done_q~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N42
cyclonev_lcell_comb \dtc|Mux2~0 (
// Equation(s):
// \dtc|Mux2~0_combout  = ( \dtc|state [1] & ( \dtc|state [0] ) ) # ( !\dtc|state [1] & ( \dtc|state [0] ) ) # ( \dtc|state [1] & ( !\dtc|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux2~0 .extended_lut = "off";
defparam \dtc|Mux2~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \dtc|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N30
cyclonev_lcell_comb \dtc|state[0]~7 (
// Equation(s):
// \dtc|state[0]~7_combout  = !\dtc|Mux2~0_combout 

	.dataa(gnd),
	.datab(!\dtc|Mux2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~7 .extended_lut = "off";
defparam \dtc|state[0]~7 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dtc|state[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \mosi~input (
	.i(mosi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mosi~input_o ));
// synopsys translate_off
defparam \mosi~input .bus_hold = "false";
defparam \mosi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N12
cyclonev_lcell_comb \spi|mosi_q~feeder (
// Equation(s):
// \spi|mosi_q~feeder_combout  = ( \mosi~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mosi~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|mosi_q~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|mosi_q~feeder .extended_lut = "off";
defparam \spi|mosi_q~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|mosi_q~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N14
dffeas \spi|mosi_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|mosi_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|mosi_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|mosi_q .is_wysiwyg = "true";
defparam \spi|mosi_q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N21
cyclonev_lcell_comb \spi|dout_q[3]~1 (
// Equation(s):
// \spi|dout_q[3]~1_combout  = ( \spi|dout_q[3]~0_combout  & ( !\rst~input_o  ) ) # ( !\spi|dout_q[3]~0_combout  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[3]~1 .extended_lut = "off";
defparam \spi|dout_q[3]~1 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \spi|dout_q[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N2
dffeas \spi|dout_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|mosi_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[0] .is_wysiwyg = "true";
defparam \spi|dout_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N0
cyclonev_lcell_comb \dtc|Add3~1 (
// Equation(s):
// \dtc|Add3~1_sumout  = SUM(( !\dtc|bram_addr [0] ) + ( VCC ) + ( !VCC ))
// \dtc|Add3~2  = CARRY(( !\dtc|bram_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~1_sumout ),
	.cout(\dtc|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~1 .extended_lut = "off";
defparam \dtc|Add3~1 .lut_mask = 64'h000000000000F0F0;
defparam \dtc|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N27
cyclonev_lcell_comb \dtc|Mux92~0 (
// Equation(s):
// \dtc|Mux92~0_combout  = ( \spi|dout_q [0] & ( \dtc|Equal0~0_combout  & ( (\dtc|state [1] & !\dtc|Add3~1_sumout ) ) ) ) # ( !\spi|dout_q [0] & ( \dtc|Equal0~0_combout  & ( (!\dtc|state [1] & (\spi|dout_q [1])) # (\dtc|state [1] & ((!\dtc|Add3~1_sumout ))) 
// ) ) ) # ( \spi|dout_q [0] & ( !\dtc|Equal0~0_combout  & ( (\dtc|state [1] & !\dtc|Add3~1_sumout ) ) ) ) # ( !\spi|dout_q [0] & ( !\dtc|Equal0~0_combout  & ( (\dtc|state [1] & !\dtc|Add3~1_sumout ) ) ) )

	.dataa(!\spi|dout_q [1]),
	.datab(!\dtc|state [1]),
	.datac(gnd),
	.datad(!\dtc|Add3~1_sumout ),
	.datae(!\spi|dout_q [0]),
	.dataf(!\dtc|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux92~0 .extended_lut = "off";
defparam \dtc|Mux92~0 .lut_mask = 64'h3300330077443300;
defparam \dtc|Mux92~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N36
cyclonev_lcell_comb \dtc|bram_addr[0]~0 (
// Equation(s):
// \dtc|bram_addr[0]~0_combout  = ( \dtc|state [1] & ( \dtc|state [0] ) ) # ( \dtc|state [1] & ( !\dtc|state [0] ) ) # ( !\dtc|state [1] & ( !\dtc|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[0]~0 .extended_lut = "off";
defparam \dtc|bram_addr[0]~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \dtc|bram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N29
dffeas \dtc|bram_addr[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux92~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[0] .is_wysiwyg = "true";
defparam \dtc|bram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N3
cyclonev_lcell_comb \dtc|Add3~5 (
// Equation(s):
// \dtc|Add3~5_sumout  = SUM(( !\dtc|bram_addr [1] ) + ( GND ) + ( \dtc|Add3~2  ))
// \dtc|Add3~6  = CARRY(( !\dtc|bram_addr [1] ) + ( GND ) + ( \dtc|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~5_sumout ),
	.cout(\dtc|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~5 .extended_lut = "off";
defparam \dtc|Add3~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N39
cyclonev_lcell_comb \dtc|Mux91~0 (
// Equation(s):
// \dtc|Mux91~0_combout  = ( \spi|dout_q [1] & ( \spi|dout_q [0] & ( (!\dtc|Add3~5_sumout  & \dtc|state [1]) ) ) ) # ( !\spi|dout_q [1] & ( \spi|dout_q [0] & ( (!\dtc|Add3~5_sumout  & \dtc|state [1]) ) ) ) # ( \spi|dout_q [1] & ( !\spi|dout_q [0] & ( 
// (!\dtc|state [1] & ((\dtc|Equal0~0_combout ))) # (\dtc|state [1] & (!\dtc|Add3~5_sumout )) ) ) ) # ( !\spi|dout_q [1] & ( !\spi|dout_q [0] & ( (!\dtc|Add3~5_sumout  & \dtc|state [1]) ) ) )

	.dataa(gnd),
	.datab(!\dtc|Add3~5_sumout ),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(!\dtc|state [1]),
	.datae(!\spi|dout_q [1]),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux91~0 .extended_lut = "off";
defparam \dtc|Mux91~0 .lut_mask = 64'h00CC0FCC00CC00CC;
defparam \dtc|Mux91~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y37_N41
dffeas \dtc|bram_addr[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux91~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[1] .is_wysiwyg = "true";
defparam \dtc|bram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N6
cyclonev_lcell_comb \dtc|Add3~9 (
// Equation(s):
// \dtc|Add3~9_sumout  = SUM(( !\dtc|bram_addr [2] ) + ( GND ) + ( \dtc|Add3~6  ))
// \dtc|Add3~10  = CARRY(( !\dtc|bram_addr [2] ) + ( GND ) + ( \dtc|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~9_sumout ),
	.cout(\dtc|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~9 .extended_lut = "off";
defparam \dtc|Add3~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N6
cyclonev_lcell_comb \dtc|Mux90~0 (
// Equation(s):
// \dtc|Mux90~0_combout  = ( \dtc|state [1] & ( \spi|dout_q [1] & ( !\dtc|Add3~9_sumout  ) ) ) # ( !\dtc|state [1] & ( \spi|dout_q [1] & ( (\dtc|Equal0~0_combout  & !\spi|dout_q [0]) ) ) ) # ( \dtc|state [1] & ( !\spi|dout_q [1] & ( !\dtc|Add3~9_sumout  ) ) 
// )

	.dataa(gnd),
	.datab(!\dtc|Equal0~0_combout ),
	.datac(!\dtc|Add3~9_sumout ),
	.datad(!\spi|dout_q [0]),
	.datae(!\dtc|state [1]),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux90~0 .extended_lut = "off";
defparam \dtc|Mux90~0 .lut_mask = 64'h0000F0F03300F0F0;
defparam \dtc|Mux90~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y37_N8
dffeas \dtc|bram_addr[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux90~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[2] .is_wysiwyg = "true";
defparam \dtc|bram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N9
cyclonev_lcell_comb \dtc|Add3~13 (
// Equation(s):
// \dtc|Add3~13_sumout  = SUM(( !\dtc|bram_addr [3] ) + ( GND ) + ( \dtc|Add3~10  ))
// \dtc|Add3~14  = CARRY(( !\dtc|bram_addr [3] ) + ( GND ) + ( \dtc|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~13_sumout ),
	.cout(\dtc|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~13 .extended_lut = "off";
defparam \dtc|Add3~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N18
cyclonev_lcell_comb \dtc|Mux89~0 (
// Equation(s):
// \dtc|Mux89~0_combout  = ( \spi|dout_q [1] & ( (!\dtc|state [1] & (((\dtc|Equal0~0_combout  & !\spi|dout_q [0])))) # (\dtc|state [1] & (!\dtc|Add3~13_sumout )) ) ) # ( !\spi|dout_q [1] & ( (!\dtc|Add3~13_sumout  & \dtc|state [1]) ) )

	.dataa(!\dtc|Add3~13_sumout ),
	.datab(!\dtc|Equal0~0_combout ),
	.datac(!\dtc|state [1]),
	.datad(!\spi|dout_q [0]),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux89~0 .extended_lut = "off";
defparam \dtc|Mux89~0 .lut_mask = 64'h0A0A0A0A3A0A3A0A;
defparam \dtc|Mux89~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y37_N20
dffeas \dtc|bram_addr[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux89~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[3] .is_wysiwyg = "true";
defparam \dtc|bram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N12
cyclonev_lcell_comb \dtc|Add3~17 (
// Equation(s):
// \dtc|Add3~17_sumout  = SUM(( !\dtc|bram_addr [4] ) + ( GND ) + ( \dtc|Add3~14  ))
// \dtc|Add3~18  = CARRY(( !\dtc|bram_addr [4] ) + ( GND ) + ( \dtc|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~17_sumout ),
	.cout(\dtc|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~17 .extended_lut = "off";
defparam \dtc|Add3~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N54
cyclonev_lcell_comb \dtc|Mux88~0 (
// Equation(s):
// \dtc|Mux88~0_combout  = ( \spi|dout_q [1] & ( \spi|dout_q [0] & ( (!\dtc|Add3~17_sumout  & \dtc|state [1]) ) ) ) # ( !\spi|dout_q [1] & ( \spi|dout_q [0] & ( (!\dtc|Add3~17_sumout  & \dtc|state [1]) ) ) ) # ( \spi|dout_q [1] & ( !\spi|dout_q [0] & ( 
// (!\dtc|state [1] & ((\dtc|Equal0~0_combout ))) # (\dtc|state [1] & (!\dtc|Add3~17_sumout )) ) ) ) # ( !\spi|dout_q [1] & ( !\spi|dout_q [0] & ( (!\dtc|Add3~17_sumout  & \dtc|state [1]) ) ) )

	.dataa(!\dtc|Add3~17_sumout ),
	.datab(gnd),
	.datac(!\dtc|state [1]),
	.datad(!\dtc|Equal0~0_combout ),
	.datae(!\spi|dout_q [1]),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux88~0 .extended_lut = "off";
defparam \dtc|Mux88~0 .lut_mask = 64'h0A0A0AFA0A0A0A0A;
defparam \dtc|Mux88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N56
dffeas \dtc|bram_addr[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux88~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[4] .is_wysiwyg = "true";
defparam \dtc|bram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N15
cyclonev_lcell_comb \dtc|Add3~21 (
// Equation(s):
// \dtc|Add3~21_sumout  = SUM(( !\dtc|bram_addr [5] ) + ( GND ) + ( \dtc|Add3~18  ))
// \dtc|Add3~22  = CARRY(( !\dtc|bram_addr [5] ) + ( GND ) + ( \dtc|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~21_sumout ),
	.cout(\dtc|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~21 .extended_lut = "off";
defparam \dtc|Add3~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N33
cyclonev_lcell_comb \dtc|Mux87~0 (
// Equation(s):
// \dtc|Mux87~0_combout  = ( \dtc|Add3~21_sumout  & ( (!\spi|dout_q [0] & (\spi|dout_q [1] & (\dtc|Equal0~0_combout  & !\dtc|state [1]))) ) ) # ( !\dtc|Add3~21_sumout  & ( ((!\spi|dout_q [0] & (\spi|dout_q [1] & \dtc|Equal0~0_combout ))) # (\dtc|state [1]) ) 
// )

	.dataa(!\spi|dout_q [0]),
	.datab(!\spi|dout_q [1]),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(!\dtc|state [1]),
	.datae(gnd),
	.dataf(!\dtc|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux87~0 .extended_lut = "off";
defparam \dtc|Mux87~0 .lut_mask = 64'h02FF02FF02000200;
defparam \dtc|Mux87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N35
dffeas \dtc|bram_addr[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux87~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[5] .is_wysiwyg = "true";
defparam \dtc|bram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N18
cyclonev_lcell_comb \dtc|Add3~25 (
// Equation(s):
// \dtc|Add3~25_sumout  = SUM(( !\dtc|bram_addr [6] ) + ( GND ) + ( \dtc|Add3~22  ))
// \dtc|Add3~26  = CARRY(( !\dtc|bram_addr [6] ) + ( GND ) + ( \dtc|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~25_sumout ),
	.cout(\dtc|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~25 .extended_lut = "off";
defparam \dtc|Add3~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N57
cyclonev_lcell_comb \dtc|Mux86~0 (
// Equation(s):
// \dtc|Mux86~0_combout  = ( \dtc|Equal0~0_combout  & ( (!\dtc|state [1] & (\spi|dout_q [1] & (!\spi|dout_q [0]))) # (\dtc|state [1] & (((!\dtc|Add3~25_sumout )))) ) ) # ( !\dtc|Equal0~0_combout  & ( (!\dtc|Add3~25_sumout  & \dtc|state [1]) ) )

	.dataa(!\spi|dout_q [1]),
	.datab(!\spi|dout_q [0]),
	.datac(!\dtc|Add3~25_sumout ),
	.datad(!\dtc|state [1]),
	.datae(gnd),
	.dataf(!\dtc|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux86~0 .extended_lut = "off";
defparam \dtc|Mux86~0 .lut_mask = 64'h00F000F044F044F0;
defparam \dtc|Mux86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N59
dffeas \dtc|bram_addr[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux86~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[6] .is_wysiwyg = "true";
defparam \dtc|bram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N21
cyclonev_lcell_comb \dtc|Add3~29 (
// Equation(s):
// \dtc|Add3~29_sumout  = SUM(( !\dtc|bram_addr [7] ) + ( GND ) + ( \dtc|Add3~26  ))
// \dtc|Add3~30  = CARRY(( !\dtc|bram_addr [7] ) + ( GND ) + ( \dtc|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~29_sumout ),
	.cout(\dtc|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~29 .extended_lut = "off";
defparam \dtc|Add3~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N51
cyclonev_lcell_comb \dtc|Mux85~0 (
// Equation(s):
// \dtc|Mux85~0_combout  = ( \spi|dout_q [1] & ( \dtc|Add3~29_sumout  & ( (\dtc|Equal0~0_combout  & (!\dtc|state [1] & !\spi|dout_q [0])) ) ) ) # ( \spi|dout_q [1] & ( !\dtc|Add3~29_sumout  & ( ((\dtc|Equal0~0_combout  & !\spi|dout_q [0])) # (\dtc|state [1]) 
// ) ) ) # ( !\spi|dout_q [1] & ( !\dtc|Add3~29_sumout  & ( \dtc|state [1] ) ) )

	.dataa(!\dtc|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\dtc|state [1]),
	.datad(!\spi|dout_q [0]),
	.datae(!\spi|dout_q [1]),
	.dataf(!\dtc|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux85~0 .extended_lut = "off";
defparam \dtc|Mux85~0 .lut_mask = 64'h0F0F5F0F00005000;
defparam \dtc|Mux85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N53
dffeas \dtc|bram_addr[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux85~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[7] .is_wysiwyg = "true";
defparam \dtc|bram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N24
cyclonev_lcell_comb \dtc|Add3~33 (
// Equation(s):
// \dtc|Add3~33_sumout  = SUM(( !\dtc|bram_addr [8] ) + ( GND ) + ( \dtc|Add3~30  ))
// \dtc|Add3~34  = CARRY(( !\dtc|bram_addr [8] ) + ( GND ) + ( \dtc|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~33_sumout ),
	.cout(\dtc|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~33 .extended_lut = "off";
defparam \dtc|Add3~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N39
cyclonev_lcell_comb \dtc|Mux84~0 (
// Equation(s):
// \dtc|Mux84~0_combout  = ( \dtc|Add3~33_sumout  & ( (!\dtc|state [1] & (\spi|dout_q [1] & (!\spi|dout_q [0] & \dtc|Equal0~0_combout ))) ) ) # ( !\dtc|Add3~33_sumout  & ( ((\spi|dout_q [1] & (!\spi|dout_q [0] & \dtc|Equal0~0_combout ))) # (\dtc|state [1]) ) 
// )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [1]),
	.datac(!\spi|dout_q [0]),
	.datad(!\dtc|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\dtc|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux84~0 .extended_lut = "off";
defparam \dtc|Mux84~0 .lut_mask = 64'h5575557500200020;
defparam \dtc|Mux84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N41
dffeas \dtc|bram_addr[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[8] .is_wysiwyg = "true";
defparam \dtc|bram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N27
cyclonev_lcell_comb \dtc|Add3~61 (
// Equation(s):
// \dtc|Add3~61_sumout  = SUM(( !\dtc|bram_addr [9] ) + ( GND ) + ( \dtc|Add3~34  ))
// \dtc|Add3~62  = CARRY(( !\dtc|bram_addr [9] ) + ( GND ) + ( \dtc|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~61_sumout ),
	.cout(\dtc|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~61 .extended_lut = "off";
defparam \dtc|Add3~61 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N24
cyclonev_lcell_comb \dtc|Mux83~0 (
// Equation(s):
// \dtc|Mux83~0_combout  = ( \spi|dout_q [0] & ( (!\dtc|Add3~61_sumout  & \dtc|state [1]) ) ) # ( !\spi|dout_q [0] & ( (!\dtc|state [1] & (\dtc|Equal0~0_combout  & (\spi|dout_q [1]))) # (\dtc|state [1] & (((!\dtc|Add3~61_sumout )))) ) )

	.dataa(!\dtc|Equal0~0_combout ),
	.datab(!\spi|dout_q [1]),
	.datac(!\dtc|Add3~61_sumout ),
	.datad(!\dtc|state [1]),
	.datae(gnd),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux83~0 .extended_lut = "off";
defparam \dtc|Mux83~0 .lut_mask = 64'h11F011F000F000F0;
defparam \dtc|Mux83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N26
dffeas \dtc|bram_addr[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[9] .is_wysiwyg = "true";
defparam \dtc|bram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N30
cyclonev_lcell_comb \dtc|Add3~57 (
// Equation(s):
// \dtc|Add3~57_sumout  = SUM(( !\dtc|bram_addr [10] ) + ( GND ) + ( \dtc|Add3~62  ))
// \dtc|Add3~58  = CARRY(( !\dtc|bram_addr [10] ) + ( GND ) + ( \dtc|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~57_sumout ),
	.cout(\dtc|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~57 .extended_lut = "off";
defparam \dtc|Add3~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N30
cyclonev_lcell_comb \dtc|Mux82~0 (
// Equation(s):
// \dtc|Mux82~0_combout  = ( \dtc|state [1] & ( !\dtc|Add3~57_sumout  ) ) # ( !\dtc|state [1] & ( (\spi|dout_q [1] & (\dtc|Equal0~0_combout  & !\spi|dout_q [0])) ) )

	.dataa(!\dtc|Add3~57_sumout ),
	.datab(!\spi|dout_q [1]),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(!\spi|dout_q [0]),
	.datae(gnd),
	.dataf(!\dtc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux82~0 .extended_lut = "off";
defparam \dtc|Mux82~0 .lut_mask = 64'h03000300AAAAAAAA;
defparam \dtc|Mux82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N32
dffeas \dtc|bram_addr[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux82~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[10] .is_wysiwyg = "true";
defparam \dtc|bram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N33
cyclonev_lcell_comb \dtc|Add3~53 (
// Equation(s):
// \dtc|Add3~53_sumout  = SUM(( !\dtc|bram_addr [11] ) + ( GND ) + ( \dtc|Add3~58  ))
// \dtc|Add3~54  = CARRY(( !\dtc|bram_addr [11] ) + ( GND ) + ( \dtc|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~53_sumout ),
	.cout(\dtc|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~53 .extended_lut = "off";
defparam \dtc|Add3~53 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N15
cyclonev_lcell_comb \dtc|Mux81~0 (
// Equation(s):
// \dtc|Mux81~0_combout  = ( \spi|dout_q [0] & ( \dtc|state [1] & ( !\dtc|Add3~53_sumout  ) ) ) # ( !\spi|dout_q [0] & ( \dtc|state [1] & ( !\dtc|Add3~53_sumout  ) ) ) # ( !\spi|dout_q [0] & ( !\dtc|state [1] & ( (\dtc|Equal0~0_combout  & \spi|dout_q [1]) ) 
// ) )

	.dataa(!\dtc|Add3~53_sumout ),
	.datab(gnd),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(!\spi|dout_q [1]),
	.datae(!\spi|dout_q [0]),
	.dataf(!\dtc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux81~0 .extended_lut = "off";
defparam \dtc|Mux81~0 .lut_mask = 64'h000F0000AAAAAAAA;
defparam \dtc|Mux81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N17
dffeas \dtc|bram_addr[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux81~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[11] .is_wysiwyg = "true";
defparam \dtc|bram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N36
cyclonev_lcell_comb \dtc|Add3~45 (
// Equation(s):
// \dtc|Add3~45_sumout  = SUM(( !\dtc|bram_addr [12] ) + ( GND ) + ( \dtc|Add3~54  ))
// \dtc|Add3~46  = CARRY(( !\dtc|bram_addr [12] ) + ( GND ) + ( \dtc|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~45_sumout ),
	.cout(\dtc|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~45 .extended_lut = "off";
defparam \dtc|Add3~45 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N48
cyclonev_lcell_comb \dtc|Mux80~0 (
// Equation(s):
// \dtc|Mux80~0_combout  = ( !\spi|dout_q [0] & ( \dtc|Add3~45_sumout  & ( (!\dtc|state [1] & (\spi|dout_q [1] & \dtc|Equal0~0_combout )) ) ) ) # ( \spi|dout_q [0] & ( !\dtc|Add3~45_sumout  & ( \dtc|state [1] ) ) ) # ( !\spi|dout_q [0] & ( 
// !\dtc|Add3~45_sumout  & ( ((\spi|dout_q [1] & \dtc|Equal0~0_combout )) # (\dtc|state [1]) ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [1]),
	.datac(gnd),
	.datad(!\dtc|Equal0~0_combout ),
	.datae(!\spi|dout_q [0]),
	.dataf(!\dtc|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux80~0 .extended_lut = "off";
defparam \dtc|Mux80~0 .lut_mask = 64'h5577555500220000;
defparam \dtc|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N50
dffeas \dtc|bram_addr[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux80~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[12] .is_wysiwyg = "true";
defparam \dtc|bram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N39
cyclonev_lcell_comb \dtc|Add3~49 (
// Equation(s):
// \dtc|Add3~49_sumout  = SUM(( !\dtc|bram_addr [13] ) + ( GND ) + ( \dtc|Add3~46  ))
// \dtc|Add3~50  = CARRY(( !\dtc|bram_addr [13] ) + ( GND ) + ( \dtc|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~49_sumout ),
	.cout(\dtc|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~49 .extended_lut = "off";
defparam \dtc|Add3~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N51
cyclonev_lcell_comb \dtc|Mux79~0 (
// Equation(s):
// \dtc|Mux79~0_combout  = ( \dtc|Equal0~0_combout  & ( \spi|dout_q [0] & ( (\dtc|state [1] & !\dtc|Add3~49_sumout ) ) ) ) # ( !\dtc|Equal0~0_combout  & ( \spi|dout_q [0] & ( (\dtc|state [1] & !\dtc|Add3~49_sumout ) ) ) ) # ( \dtc|Equal0~0_combout  & ( 
// !\spi|dout_q [0] & ( (!\dtc|state [1] & (\spi|dout_q [1])) # (\dtc|state [1] & ((!\dtc|Add3~49_sumout ))) ) ) ) # ( !\dtc|Equal0~0_combout  & ( !\spi|dout_q [0] & ( (\dtc|state [1] & !\dtc|Add3~49_sumout ) ) ) )

	.dataa(!\dtc|state [1]),
	.datab(gnd),
	.datac(!\spi|dout_q [1]),
	.datad(!\dtc|Add3~49_sumout ),
	.datae(!\dtc|Equal0~0_combout ),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux79~0 .extended_lut = "off";
defparam \dtc|Mux79~0 .lut_mask = 64'h55005F0A55005500;
defparam \dtc|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N53
dffeas \dtc|bram_addr[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux79~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[13] .is_wysiwyg = "true";
defparam \dtc|bram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N54
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout  = ( \dtc|bram_we~q  & ( \dtc|bram_addr [13] & ( !\dtc|bram_addr [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_we~q ),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0 .lut_mask = 64'h000000000000FF00;
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N21
cyclonev_lcell_comb \dtc|bram_data_in[0]~0 (
// Equation(s):
// \dtc|bram_data_in[0]~0_combout  = ( \rst~input_o  & ( !\dtc|state [0] & ( \dtc|state [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|state [1]),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[0]~0 .extended_lut = "off";
defparam \dtc|bram_data_in[0]~0 .lut_mask = 64'h00000F0F00000000;
defparam \dtc|bram_data_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N53
dffeas \dtc|bram_data_in[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[0] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N12
cyclonev_lcell_comb \dtc|bram_addr[0]~_wirecell (
// Equation(s):
// \dtc|bram_addr[0]~_wirecell_combout  = ( !\dtc|bram_addr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[0]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtc|bram_addr[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N48
cyclonev_lcell_comb \dtc|bram_addr[1]~_wirecell (
// Equation(s):
// \dtc|bram_addr[1]~_wirecell_combout  = ( !\dtc|bram_addr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[1]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N57
cyclonev_lcell_comb \dtc|bram_addr[2]~_wirecell (
// Equation(s):
// \dtc|bram_addr[2]~_wirecell_combout  = ( !\dtc|bram_addr [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[2]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N45
cyclonev_lcell_comb \dtc|bram_addr[3]~_wirecell (
// Equation(s):
// \dtc|bram_addr[3]~_wirecell_combout  = ( !\dtc|bram_addr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[3]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N3
cyclonev_lcell_comb \dtc|bram_addr[4]~_wirecell (
// Equation(s):
// \dtc|bram_addr[4]~_wirecell_combout  = ( !\dtc|bram_addr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[4]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[4]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtc|bram_addr[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N18
cyclonev_lcell_comb \dtc|bram_addr[5]~_wirecell (
// Equation(s):
// \dtc|bram_addr[5]~_wirecell_combout  = ( !\dtc|bram_addr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[5]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[5]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N45
cyclonev_lcell_comb \dtc|bram_addr[6]~_wirecell (
// Equation(s):
// \dtc|bram_addr[6]~_wirecell_combout  = ( !\dtc|bram_addr [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[6]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[6]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtc|bram_addr[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N6
cyclonev_lcell_comb \dtc|bram_addr[7]~_wirecell (
// Equation(s):
// \dtc|bram_addr[7]~_wirecell_combout  = ( !\dtc|bram_addr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[7]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[7]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N36
cyclonev_lcell_comb \dtc|bram_addr[8]~_wirecell (
// Equation(s):
// \dtc|bram_addr[8]~_wirecell_combout  = ( !\dtc|bram_addr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[8]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N27
cyclonev_lcell_comb \dtc|bram_addr[9]~_wirecell (
// Equation(s):
// \dtc|bram_addr[9]~_wirecell_combout  = ( !\dtc|bram_addr [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[9]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N33
cyclonev_lcell_comb \dtc|bram_addr[10]~_wirecell (
// Equation(s):
// \dtc|bram_addr[10]~_wirecell_combout  = ( !\dtc|bram_addr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[10]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N42
cyclonev_lcell_comb \dtc|bram_addr[11]~_wirecell (
// Equation(s):
// \dtc|bram_addr[11]~_wirecell_combout  = ( !\dtc|bram_addr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[11]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[11]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N8
dffeas \dtc|bram_data_in[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[3] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N9
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w[2] (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2] = ( \dtc|bram_we~q  & ( !\dtc|bram_addr [13] & ( \dtc|bram_addr [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_we~q ),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w[2] .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w[2] .lut_mask = 64'h000000FF00000000;
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N9
cyclonev_lcell_comb \dtc|bram_addr[12]~_wirecell (
// Equation(s):
// \dtc|bram_addr[12]~_wirecell_combout  = ( !\dtc|bram_addr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[12]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[12]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4],\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N45
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1_combout  = ( !\dtc|bram_addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N47
dffeas \bram_image|bram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|address_reg_b[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N54
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4_combout  = ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  ) ) ) # ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\bram_image|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(!\bram_image|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4 .lut_mask = 64'h00FF555533333333;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N36
cyclonev_lcell_comb \dtc|spi_byte_out[3]~0 (
// Equation(s):
// \dtc|spi_byte_out[3]~0_combout  = ( \dtc|state [1] & ( \dtc|state [0] ) ) # ( !\dtc|state [1] & ( !\dtc|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|spi_byte_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|spi_byte_out[3]~0 .extended_lut = "off";
defparam \dtc|spi_byte_out[3]~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \dtc|spi_byte_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N55
dffeas \dtc|spi_byte_out[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[3] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N15
cyclonev_lcell_comb \spi|data_q[3]~feeder (
// Equation(s):
// \spi|data_q[3]~feeder_combout  = ( \dtc|spi_byte_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~feeder .extended_lut = "off";
defparam \spi|data_q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N3
cyclonev_lcell_comb \spi|data_q[3]~0 (
// Equation(s):
// \spi|data_q[3]~0_combout  = ( \spi|bit_ct_q [1] & ( (!\spi|ss_q~q  & ((!\spi|bit_ct_q [0]) # (!\spi|bit_ct_q [2]))) ) ) # ( !\spi|bit_ct_q [1] & ( !\spi|ss_q~q  ) )

	.dataa(!\spi|ss_q~q ),
	.datab(gnd),
	.datac(!\spi|bit_ct_q [0]),
	.datad(!\spi|bit_ct_q [2]),
	.datae(gnd),
	.dataf(!\spi|bit_ct_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~0 .extended_lut = "off";
defparam \spi|data_q[3]~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \spi|data_q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N24
cyclonev_lcell_comb \spi|data_q[3]~1 (
// Equation(s):
// \spi|data_q[3]~1_combout  = ( \spi|sck_old_q~DUPLICATE_q  & ( \spi|ss_q~q  ) ) # ( !\spi|sck_old_q~DUPLICATE_q  & ( (\spi|ss_q~q ) # (\spi|sck_q~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi|sck_q~q ),
	.datad(!\spi|ss_q~q ),
	.datae(gnd),
	.dataf(!\spi|sck_old_q~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~1 .extended_lut = "off";
defparam \spi|data_q[3]~1 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \spi|data_q[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \spi|data_q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[3]~feeder_combout ),
	.asdata(\spi|data_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[3] .is_wysiwyg = "true";
defparam \spi|data_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N56
dffeas \spi|dout_q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[4] .is_wysiwyg = "true";
defparam \spi|dout_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N56
dffeas \dtc|bram_data_in[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[4] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N45
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5_combout  = ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\bram_image|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( 
// !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a20 ) ) ) ) # ( 
// \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_image|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] 
// & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\bram_image|bram_rtl_0|auto_generated|ram_block1a20  & \bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_image|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5 .lut_mask = 64'h050505F5F5F505F5;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N47
dffeas \dtc|spi_byte_out[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[4]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[4] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N18
cyclonev_lcell_comb \spi|data_q[4]~feeder (
// Equation(s):
// \spi|data_q[4]~feeder_combout  = ( \dtc|spi_byte_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[4]~feeder .extended_lut = "off";
defparam \spi|data_q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N20
dffeas \spi|data_q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[4]~feeder_combout ),
	.asdata(\spi|data_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[4] .is_wysiwyg = "true";
defparam \spi|data_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N35
dffeas \spi|dout_q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[5] .is_wysiwyg = "true";
defparam \spi|dout_q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y37_N26
dffeas \dtc|bram_data_in[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[5] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6],\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N21
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6_combout  = ( \bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  & \bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_image|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( 
// !\bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_image|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(gnd),
	.datac(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_image|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\bram_image|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6 .lut_mask = 64'h05F505F50505F5F5;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \dtc|spi_byte_out[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[5]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[5] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N24
cyclonev_lcell_comb \spi|data_q[5]~feeder (
// Equation(s):
// \spi|data_q[5]~feeder_combout  = ( \dtc|spi_byte_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[5]~feeder .extended_lut = "off";
defparam \spi|data_q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N26
dffeas \spi|data_q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[5]~feeder_combout ),
	.asdata(\spi|data_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[5] .is_wysiwyg = "true";
defparam \spi|data_q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N50
dffeas \spi|dout_q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[6] .is_wysiwyg = "true";
defparam \spi|dout_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N35
dffeas \dtc|bram_data_in[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[6] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N21
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7_combout  = ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & 
// ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_image|bram_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) 
// # ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_image|bram_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # 
// ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_image|bram_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_image|bram_rtl_0|auto_generated|ram_block1a22 ))) ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(gnd),
	.datac(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_image|bram_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7 .lut_mask = 64'h505F000F505FF0FF;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N23
dffeas \dtc|spi_byte_out[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[6]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[6] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N33
cyclonev_lcell_comb \spi|data_q[6]~feeder (
// Equation(s):
// \spi|data_q[6]~feeder_combout  = ( \dtc|spi_byte_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[6]~feeder .extended_lut = "off";
defparam \spi|data_q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N35
dffeas \spi|data_q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[6]~feeder_combout ),
	.asdata(\spi|data_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[6] .is_wysiwyg = "true";
defparam \spi|data_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N53
dffeas \spi|dout_q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[7] .is_wysiwyg = "true";
defparam \spi|dout_q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N48
cyclonev_lcell_comb \dtc|bram_data_in[7]~feeder (
// Equation(s):
// \dtc|bram_data_in[7]~feeder_combout  = ( \spi|dout_q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[7]~feeder .extended_lut = "off";
defparam \dtc|bram_data_in[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|bram_data_in[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N50
dffeas \dtc|bram_data_in[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|bram_data_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[7] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7],\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N21
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b 
// [1]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_image|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) ) # ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (\bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  & \bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_image|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b 
// [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(gnd),
	.datac(!\bram_image|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 64'h0F5500550F55FF55;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N23
dffeas \dtc|spi_byte_out[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[0] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N45
cyclonev_lcell_comb \spi|data_q[0]~feeder (
// Equation(s):
// \spi|data_q[0]~feeder_combout  = ( \dtc|spi_byte_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[0]~feeder .extended_lut = "off";
defparam \spi|data_q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N47
dffeas \spi|data_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[0]~feeder_combout ),
	.asdata(\spi|mosi_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[0] .is_wysiwyg = "true";
defparam \spi|data_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N59
dffeas \spi|dout_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[1] .is_wysiwyg = "true";
defparam \spi|dout_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N18
cyclonev_lcell_comb \dtc|state[0]~5 (
// Equation(s):
// \dtc|state[0]~5_combout  = ( \spi|dout_q [1] & ( (!\spi|dout_q [0] & \dtc|Equal0~0_combout ) ) ) # ( !\spi|dout_q [1] & ( (\spi|dout_q [0] & \dtc|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [0]),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~5 .extended_lut = "off";
defparam \dtc|state[0]~5 .lut_mask = 64'h030303030C0C0C0C;
defparam \dtc|state[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N27
cyclonev_lcell_comb \dtc|Mux5~0 (
// Equation(s):
// \dtc|Mux5~0_combout  = ( !\dtc|size_byte_count [0] & ( \dtc|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|size_byte_count [0]),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux5~0 .extended_lut = "off";
defparam \dtc|Mux5~0 .lut_mask = 64'h00000000FFFF0000;
defparam \dtc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N3
cyclonev_lcell_comb \dtc|size_byte_count[0]~0 (
// Equation(s):
// \dtc|size_byte_count[0]~0_combout  = ( \spi|dout_q [1] & ( (!\dtc|state [1] & (((!\dtc|Equal0~0_combout ) # (\spi|dout_q [0])) # (\dtc|state [0]))) ) ) # ( !\spi|dout_q [1] & ( !\dtc|state [1] ) )

	.dataa(!\dtc|state [0]),
	.datab(!\dtc|Equal0~0_combout ),
	.datac(!\spi|dout_q [0]),
	.datad(!\dtc|state [1]),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|size_byte_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|size_byte_count[0]~0 .extended_lut = "off";
defparam \dtc|size_byte_count[0]~0 .lut_mask = 64'hFF00FF00DF00DF00;
defparam \dtc|size_byte_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N29
dffeas \dtc|size_byte_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[0] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N54
cyclonev_lcell_comb \dtc|Equal0~1 (
// Equation(s):
// \dtc|Equal0~1_combout  = ( !\spi|dout_q [1] & ( \spi|dout_q [0] ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal0~1 .extended_lut = "off";
defparam \dtc|Equal0~1 .lut_mask = 64'h3333333300000000;
defparam \dtc|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N0
cyclonev_lcell_comb \dtc|Mux4~0 (
// Equation(s):
// \dtc|Mux4~0_combout  = (\dtc|state [0] & (!\dtc|size_byte_count [0] $ (\dtc|size_byte_count [1])))

	.dataa(!\dtc|state [0]),
	.datab(gnd),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux4~0 .extended_lut = "off";
defparam \dtc|Mux4~0 .lut_mask = 64'h5005500550055005;
defparam \dtc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N2
dffeas \dtc|size_byte_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[1] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N12
cyclonev_lcell_comb \dtc|Mux3~0 (
// Equation(s):
// \dtc|Mux3~0_combout  = ( \dtc|size_byte_count [2] & ( \dtc|state [0] & ( (\dtc|size_byte_count [1]) # (\dtc|size_byte_count [0]) ) ) ) # ( !\dtc|size_byte_count [2] & ( \dtc|state [0] & ( (!\dtc|size_byte_count [0] & !\dtc|size_byte_count [1]) ) ) ) # ( 
// \dtc|size_byte_count [2] & ( !\dtc|state [0] & ( (\dtc|Equal0~1_combout  & \dtc|Equal0~0_combout ) ) ) ) # ( !\dtc|size_byte_count [2] & ( !\dtc|state [0] & ( (\dtc|Equal0~1_combout  & \dtc|Equal0~0_combout ) ) ) )

	.dataa(!\dtc|size_byte_count [0]),
	.datab(!\dtc|Equal0~1_combout ),
	.datac(!\dtc|Equal0~0_combout ),
	.datad(!\dtc|size_byte_count [1]),
	.datae(!\dtc|size_byte_count [2]),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux3~0 .extended_lut = "off";
defparam \dtc|Mux3~0 .lut_mask = 64'h03030303AA0055FF;
defparam \dtc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N14
dffeas \dtc|size_byte_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[2] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N51
cyclonev_lcell_comb \dtc|Equal2~0 (
// Equation(s):
// \dtc|Equal2~0_combout  = ( \dtc|size_byte_count [0] & ( !\dtc|size_byte_count [1] & ( !\dtc|size_byte_count [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|size_byte_count [2]),
	.datad(gnd),
	.datae(!\dtc|size_byte_count [0]),
	.dataf(!\dtc|size_byte_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal2~0 .extended_lut = "off";
defparam \dtc|Equal2~0 .lut_mask = 64'h0000F0F000000000;
defparam \dtc|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N12
cyclonev_lcell_comb \dtc|img_width[0]~0 (
// Equation(s):
// \dtc|img_width[0]~0_combout  = ( !\dtc|state [1] & ( \dtc|size_byte_count [1] & ( (!\dtc|state [0]) # ((!\dtc|size_byte_count [2] & !\dtc|size_byte_count [0])) ) ) ) # ( !\dtc|state [1] & ( !\dtc|size_byte_count [1] & ( (!\dtc|state [0]) # 
// (!\dtc|size_byte_count [2]) ) ) )

	.dataa(!\dtc|state [0]),
	.datab(!\dtc|size_byte_count [2]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(gnd),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|size_byte_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[0]~0 .extended_lut = "off";
defparam \dtc|img_width[0]~0 .lut_mask = 64'hEEEE0000EAEA0000;
defparam \dtc|img_width[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N14
dffeas \dtc|img_width[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[6] .is_wysiwyg = "true";
defparam \dtc|img_width[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N47
dffeas \dtc|img_width[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[4] .is_wysiwyg = "true";
defparam \dtc|img_width[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N37
dffeas \dtc|img_width[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_width [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[12] .is_wysiwyg = "true";
defparam \dtc|img_width[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N36
cyclonev_lcell_comb \dtc|Mux57~0 (
// Equation(s):
// \dtc|Mux57~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [4]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [12] & (\dtc|Equal3~3_combout  & \dtc|Equal3~0_combout )))) # (\dtc|Add1~1_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [12]),
	.datac(!\dtc|Add1~1_sumout ),
	.datad(!\dtc|Equal3~3_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~0_combout ),
	.datag(!\dtc|img_width [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux57~0 .extended_lut = "on";
defparam \dtc|Mux57~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N30
cyclonev_lcell_comb \dtc|img_width_count[10]~0 (
// Equation(s):
// \dtc|img_width_count[10]~0_combout  = (\dtc|state [0] & ((!\dtc|Equal2~0_combout ) # (\dtc|state [1])))

	.dataa(!\dtc|Equal2~0_combout ),
	.datab(!\dtc|state [1]),
	.datac(!\dtc|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[10]~0 .extended_lut = "off";
defparam \dtc|img_width_count[10]~0 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \dtc|img_width_count[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N23
dffeas \dtc|img_width_count[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux57~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[12] .is_wysiwyg = "true";
defparam \dtc|img_width_count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N35
dffeas \dtc|img_width[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[3] .is_wysiwyg = "true";
defparam \dtc|img_width[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N6
cyclonev_lcell_comb \dtc|img_width[11]~feeder (
// Equation(s):
// \dtc|img_width[11]~feeder_combout  = \dtc|img_width [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[11]~feeder .extended_lut = "off";
defparam \dtc|img_width[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtc|img_width[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N7
dffeas \dtc|img_width[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[11] .is_wysiwyg = "true";
defparam \dtc|img_width[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N53
dffeas \dtc|bram_data_in[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[1] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N36
cyclonev_lcell_comb \dtc|bram_data_in[2]~feeder (
// Equation(s):
// \dtc|bram_data_in[2]~feeder_combout  = \spi|dout_q [2]

	.dataa(!\spi|dout_q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[2]~feeder .extended_lut = "off";
defparam \dtc|bram_data_in[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtc|bram_data_in[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N38
dffeas \dtc|bram_data_in[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|bram_data_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[2] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2],\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N3
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2_combout  = ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  ) ) ) # ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\bram_image|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(!\bram_image|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2 .lut_mask = 64'h333300FF55555555;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \dtc|spi_byte_out[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[1] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N36
cyclonev_lcell_comb \spi|data_q[1]~feeder (
// Equation(s):
// \spi|data_q[1]~feeder_combout  = ( \dtc|spi_byte_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[1]~feeder .extended_lut = "off";
defparam \spi|data_q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N38
dffeas \spi|data_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[1]~feeder_combout ),
	.asdata(\spi|data_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[1] .is_wysiwyg = "true";
defparam \spi|data_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N11
dffeas \spi|dout_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[2] .is_wysiwyg = "true";
defparam \spi|dout_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N5
dffeas \dtc|img_width[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[2] .is_wysiwyg = "true";
defparam \dtc|img_width[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N9
cyclonev_lcell_comb \dtc|img_width[10]~feeder (
// Equation(s):
// \dtc|img_width[10]~feeder_combout  = \dtc|img_width [2]

	.dataa(!\dtc|img_width [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[10]~feeder .extended_lut = "off";
defparam \dtc|img_width[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtc|img_width[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N10
dffeas \dtc|img_width[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[10] .is_wysiwyg = "true";
defparam \dtc|img_width[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N32
dffeas \dtc|img_width[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[7] .is_wysiwyg = "true";
defparam \dtc|img_width[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N17
dffeas \dtc|img_width[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[1] .is_wysiwyg = "true";
defparam \dtc|img_width[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N0
cyclonev_lcell_comb \dtc|Add1~37 (
// Equation(s):
// \dtc|Add1~37_sumout  = SUM(( \dtc|img_width_count [0] ) + ( VCC ) + ( !VCC ))
// \dtc|Add1~38  = CARRY(( \dtc|img_width_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~37_sumout ),
	.cout(\dtc|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~37 .extended_lut = "off";
defparam \dtc|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N26
dffeas \dtc|img_width[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[0] .is_wysiwyg = "true";
defparam \dtc|img_width[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N48
cyclonev_lcell_comb \dtc|Mux69~0 (
// Equation(s):
// \dtc|Mux69~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [0]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|Equal3~0_combout  & (\dtc|img_width [0] & \dtc|Equal3~3_combout )))) # (\dtc|Add1~37_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Equal3~0_combout ),
	.datac(!\dtc|Add1~37_sumout ),
	.datad(!\dtc|img_width [0]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux69~0 .extended_lut = "on";
defparam \dtc|Mux69~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N53
dffeas \dtc|img_width_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux69~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[0] .is_wysiwyg = "true";
defparam \dtc|img_width_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N3
cyclonev_lcell_comb \dtc|Add1~41 (
// Equation(s):
// \dtc|Add1~41_sumout  = SUM(( \dtc|img_width_count [1] ) + ( VCC ) + ( \dtc|Add1~38  ))
// \dtc|Add1~42  = CARRY(( \dtc|img_width_count [1] ) + ( VCC ) + ( \dtc|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_width_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~41_sumout ),
	.cout(\dtc|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~41 .extended_lut = "off";
defparam \dtc|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N36
cyclonev_lcell_comb \dtc|Mux68~0 (
// Equation(s):
// \dtc|Mux68~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [1]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [1] & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~41_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [1]),
	.datac(!\dtc|Add1~41_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux68~0 .extended_lut = "on";
defparam \dtc|Mux68~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N49
dffeas \dtc|img_width_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux68~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[1] .is_wysiwyg = "true";
defparam \dtc|img_width_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N6
cyclonev_lcell_comb \dtc|Add1~17 (
// Equation(s):
// \dtc|Add1~17_sumout  = SUM(( \dtc|img_width_count [2] ) + ( VCC ) + ( \dtc|Add1~42  ))
// \dtc|Add1~18  = CARRY(( \dtc|img_width_count [2] ) + ( VCC ) + ( \dtc|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_width_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~17_sumout ),
	.cout(\dtc|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~17 .extended_lut = "off";
defparam \dtc|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N6
cyclonev_lcell_comb \dtc|Mux67~0 (
// Equation(s):
// \dtc|Mux67~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [2]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [2] & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~17_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [2]),
	.datac(!\dtc|Add1~17_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux67~0 .extended_lut = "on";
defparam \dtc|Mux67~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N47
dffeas \dtc|img_width_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux67~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[2] .is_wysiwyg = "true";
defparam \dtc|img_width_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N9
cyclonev_lcell_comb \dtc|Add1~21 (
// Equation(s):
// \dtc|Add1~21_sumout  = SUM(( \dtc|img_width_count [3] ) + ( VCC ) + ( \dtc|Add1~18  ))
// \dtc|Add1~22  = CARRY(( \dtc|img_width_count [3] ) + ( VCC ) + ( \dtc|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~21_sumout ),
	.cout(\dtc|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~21 .extended_lut = "off";
defparam \dtc|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N54
cyclonev_lcell_comb \dtc|Mux66~0 (
// Equation(s):
// \dtc|Mux66~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [3]))) ) ) # ( \dtc|state [1] & ( ((\dtc|img_width [3] & (!\dtc|Add1~13_sumout  & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~21_sumout ) ) )

	.dataa(!\dtc|img_width [3]),
	.datab(!\dtc|Add1~13_sumout ),
	.datac(!\dtc|Add1~21_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux66~0 .extended_lut = "on";
defparam \dtc|Mux66~0 .lut_mask = 64'h0F0F0F0F0F0F0F4F;
defparam \dtc|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N19
dffeas \dtc|img_width_count[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux66~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[3] .is_wysiwyg = "true";
defparam \dtc|img_width_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N12
cyclonev_lcell_comb \dtc|Add1~25 (
// Equation(s):
// \dtc|Add1~25_sumout  = SUM(( \dtc|img_width_count [4] ) + ( VCC ) + ( \dtc|Add1~22  ))
// \dtc|Add1~26  = CARRY(( \dtc|img_width_count [4] ) + ( VCC ) + ( \dtc|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~25_sumout ),
	.cout(\dtc|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~25 .extended_lut = "off";
defparam \dtc|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N12
cyclonev_lcell_comb \dtc|Mux65~0 (
// Equation(s):
// \dtc|Mux65~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [4]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [4] & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~25_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [4]),
	.datac(!\dtc|Add1~25_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux65~0 .extended_lut = "on";
defparam \dtc|Mux65~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N31
dffeas \dtc|img_width_count[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux65~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[4] .is_wysiwyg = "true";
defparam \dtc|img_width_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N15
cyclonev_lcell_comb \dtc|Add1~29 (
// Equation(s):
// \dtc|Add1~29_sumout  = SUM(( \dtc|img_width_count [5] ) + ( VCC ) + ( \dtc|Add1~26  ))
// \dtc|Add1~30  = CARRY(( \dtc|img_width_count [5] ) + ( VCC ) + ( \dtc|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~29_sumout ),
	.cout(\dtc|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~29 .extended_lut = "off";
defparam \dtc|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N18
cyclonev_lcell_comb \dtc|Add1~45 (
// Equation(s):
// \dtc|Add1~45_sumout  = SUM(( \dtc|img_width_count [6] ) + ( VCC ) + ( \dtc|Add1~30  ))
// \dtc|Add1~46  = CARRY(( \dtc|img_width_count [6] ) + ( VCC ) + ( \dtc|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~45_sumout ),
	.cout(\dtc|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~45 .extended_lut = "off";
defparam \dtc|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N21
cyclonev_lcell_comb \dtc|Add1~49 (
// Equation(s):
// \dtc|Add1~49_sumout  = SUM(( \dtc|img_width_count [7] ) + ( VCC ) + ( \dtc|Add1~46  ))
// \dtc|Add1~50  = CARRY(( \dtc|img_width_count [7] ) + ( VCC ) + ( \dtc|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_width_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~49_sumout ),
	.cout(\dtc|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~49 .extended_lut = "off";
defparam \dtc|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N42
cyclonev_lcell_comb \dtc|Mux62~0 (
// Equation(s):
// \dtc|Mux62~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [7]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [7] & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~49_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [7]),
	.datac(!\dtc|Add1~49_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux62~0 .extended_lut = "on";
defparam \dtc|Mux62~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N43
dffeas \dtc|img_width_count[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[7] .is_wysiwyg = "true";
defparam \dtc|img_width_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N24
cyclonev_lcell_comb \dtc|Add1~53 (
// Equation(s):
// \dtc|Add1~53_sumout  = SUM(( \dtc|img_width_count [8] ) + ( VCC ) + ( \dtc|Add1~50  ))
// \dtc|Add1~54  = CARRY(( \dtc|img_width_count [8] ) + ( VCC ) + ( \dtc|Add1~50  ))

	.dataa(gnd),
	.datab(!\dtc|img_width_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~53_sumout ),
	.cout(\dtc|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~53 .extended_lut = "off";
defparam \dtc|Add1~53 .lut_mask = 64'h0000000000003333;
defparam \dtc|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N19
dffeas \dtc|img_width[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_width [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[8] .is_wysiwyg = "true";
defparam \dtc|img_width[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N18
cyclonev_lcell_comb \dtc|Mux61~0 (
// Equation(s):
// \dtc|Mux61~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [0]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|Equal3~0_combout  & (\dtc|img_width [8] & \dtc|Equal3~3_combout )))) # (\dtc|Add1~53_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Equal3~0_combout ),
	.datac(!\dtc|Add1~53_sumout ),
	.datad(!\dtc|img_width [8]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux61~0 .extended_lut = "on";
defparam \dtc|Mux61~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \dtc|img_width_count[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux61~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[8] .is_wysiwyg = "true";
defparam \dtc|img_width_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N27
cyclonev_lcell_comb \dtc|Add1~57 (
// Equation(s):
// \dtc|Add1~57_sumout  = SUM(( \dtc|img_width_count [9] ) + ( VCC ) + ( \dtc|Add1~54  ))
// \dtc|Add1~58  = CARRY(( \dtc|img_width_count [9] ) + ( VCC ) + ( \dtc|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~57_sumout ),
	.cout(\dtc|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~57 .extended_lut = "off";
defparam \dtc|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N49
dffeas \dtc|img_width[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_width [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[9] .is_wysiwyg = "true";
defparam \dtc|img_width[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N6
cyclonev_lcell_comb \dtc|Mux60~0 (
// Equation(s):
// \dtc|Mux60~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [1]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|Equal3~0_combout  & (\dtc|img_width [9] & \dtc|Equal3~3_combout )))) # (\dtc|Add1~57_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Equal3~0_combout ),
	.datac(!\dtc|Add1~57_sumout ),
	.datad(!\dtc|img_width [9]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux60~0 .extended_lut = "on";
defparam \dtc|Mux60~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N41
dffeas \dtc|img_width_count[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux60~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[9] .is_wysiwyg = "true";
defparam \dtc|img_width_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N30
cyclonev_lcell_comb \dtc|Add1~61 (
// Equation(s):
// \dtc|Add1~61_sumout  = SUM(( \dtc|img_width_count [10] ) + ( VCC ) + ( \dtc|Add1~58  ))
// \dtc|Add1~62  = CARRY(( \dtc|img_width_count [10] ) + ( VCC ) + ( \dtc|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~61_sumout ),
	.cout(\dtc|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~61 .extended_lut = "off";
defparam \dtc|Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N54
cyclonev_lcell_comb \dtc|Mux59~0 (
// Equation(s):
// \dtc|Mux59~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [2]))) ) ) # ( \dtc|state [1] & ( ((\dtc|Equal3~0_combout  & (\dtc|img_width [10] & (!\dtc|Add1~13_sumout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~61_sumout ) ) )

	.dataa(!\dtc|Equal3~0_combout ),
	.datab(!\dtc|img_width [10]),
	.datac(!\dtc|Add1~61_sumout ),
	.datad(!\dtc|Add1~13_sumout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux59~0 .extended_lut = "on";
defparam \dtc|Mux59~0 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \dtc|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N56
dffeas \dtc|img_width_count[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[10] .is_wysiwyg = "true";
defparam \dtc|img_width_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N33
cyclonev_lcell_comb \dtc|Add1~33 (
// Equation(s):
// \dtc|Add1~33_sumout  = SUM(( \dtc|img_width_count [11] ) + ( VCC ) + ( \dtc|Add1~62  ))
// \dtc|Add1~34  = CARRY(( \dtc|img_width_count [11] ) + ( VCC ) + ( \dtc|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_width_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~33_sumout ),
	.cout(\dtc|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~33 .extended_lut = "off";
defparam \dtc|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N0
cyclonev_lcell_comb \dtc|Mux58~0 (
// Equation(s):
// \dtc|Mux58~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [3]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|img_width [11] & (\dtc|Equal3~0_combout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~33_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|img_width [11]),
	.datac(!\dtc|Add1~33_sumout ),
	.datad(!\dtc|Equal3~0_combout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux58~0 .extended_lut = "on";
defparam \dtc|Mux58~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N29
dffeas \dtc|img_width_count[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux58~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[11] .is_wysiwyg = "true";
defparam \dtc|img_width_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N36
cyclonev_lcell_comb \dtc|Add1~1 (
// Equation(s):
// \dtc|Add1~1_sumout  = SUM(( \dtc|img_width_count [12] ) + ( VCC ) + ( \dtc|Add1~34  ))
// \dtc|Add1~2  = CARRY(( \dtc|img_width_count [12] ) + ( VCC ) + ( \dtc|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~1_sumout ),
	.cout(\dtc|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~1 .extended_lut = "off";
defparam \dtc|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N22
dffeas \dtc|img_width[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_width [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[14] .is_wysiwyg = "true";
defparam \dtc|img_width[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N30
cyclonev_lcell_comb \dtc|Mux55~0 (
// Equation(s):
// \dtc|Mux55~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [6]))) ) ) # ( \dtc|state [1] & ( ((\dtc|Equal3~0_combout  & (\dtc|img_width [14] & (!\dtc|Add1~13_sumout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~9_sumout ) ) )

	.dataa(!\dtc|Equal3~0_combout ),
	.datab(!\dtc|img_width [14]),
	.datac(!\dtc|Add1~9_sumout ),
	.datad(!\dtc|Add1~13_sumout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux55~0 .extended_lut = "on";
defparam \dtc|Mux55~0 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \dtc|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N32
dffeas \dtc|img_width_count[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[14] .is_wysiwyg = "true";
defparam \dtc|img_width_count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N2
dffeas \dtc|img_width[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[5] .is_wysiwyg = "true";
defparam \dtc|img_width[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N39
cyclonev_lcell_comb \dtc|img_width[13]~feeder (
// Equation(s):
// \dtc|img_width[13]~feeder_combout  = ( \dtc|img_width [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|img_width [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[13]~feeder .extended_lut = "off";
defparam \dtc|img_width[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N40
dffeas \dtc|img_width[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[13] .is_wysiwyg = "true";
defparam \dtc|img_width[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N39
cyclonev_lcell_comb \dtc|Add1~5 (
// Equation(s):
// \dtc|Add1~5_sumout  = SUM(( \dtc|img_width_count [13] ) + ( VCC ) + ( \dtc|Add1~2  ))
// \dtc|Add1~6  = CARRY(( \dtc|img_width_count [13] ) + ( VCC ) + ( \dtc|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~5_sumout ),
	.cout(\dtc|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~5 .extended_lut = "off";
defparam \dtc|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N18
cyclonev_lcell_comb \dtc|Mux56~0 (
// Equation(s):
// \dtc|Mux56~0_combout  = ( !\dtc|state [1] & ( (((\dtc|img_width [5]))) ) ) # ( \dtc|state [1] & ( ((\dtc|Equal3~0_combout  & (\dtc|img_width [13] & (!\dtc|Add1~13_sumout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~5_sumout ) ) )

	.dataa(!\dtc|Equal3~0_combout ),
	.datab(!\dtc|img_width [13]),
	.datac(!\dtc|Add1~5_sumout ),
	.datad(!\dtc|Add1~13_sumout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\dtc|img_width [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux56~0 .extended_lut = "on";
defparam \dtc|Mux56~0 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \dtc|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N19
dffeas \dtc|img_width_count[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[13] .is_wysiwyg = "true";
defparam \dtc|img_width_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N42
cyclonev_lcell_comb \dtc|Add1~9 (
// Equation(s):
// \dtc|Add1~9_sumout  = SUM(( \dtc|img_width_count [14] ) + ( VCC ) + ( \dtc|Add1~6  ))
// \dtc|Add1~10  = CARRY(( \dtc|img_width_count [14] ) + ( VCC ) + ( \dtc|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~9_sumout ),
	.cout(\dtc|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~9 .extended_lut = "off";
defparam \dtc|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N9
cyclonev_lcell_comb \dtc|Equal3~2 (
// Equation(s):
// \dtc|Equal3~2_combout  = ( !\dtc|Add1~25_sumout  & ( !\dtc|Add1~41_sumout  & ( (!\dtc|Add1~21_sumout  & (!\dtc|Add1~37_sumout  & !\dtc|Add1~17_sumout )) ) ) )

	.dataa(!\dtc|Add1~21_sumout ),
	.datab(gnd),
	.datac(!\dtc|Add1~37_sumout ),
	.datad(!\dtc|Add1~17_sumout ),
	.datae(!\dtc|Add1~25_sumout ),
	.dataf(!\dtc|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~2 .extended_lut = "off";
defparam \dtc|Equal3~2 .lut_mask = 64'hA000000000000000;
defparam \dtc|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N3
cyclonev_lcell_comb \dtc|Equal3~3 (
// Equation(s):
// \dtc|Equal3~3_combout  = ( !\dtc|Add1~5_sumout  & ( \dtc|Equal3~2_combout  & ( (!\dtc|Add1~1_sumout  & (!\dtc|Add1~29_sumout  & (!\dtc|Add1~9_sumout  & !\dtc|Add1~33_sumout ))) ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Add1~29_sumout ),
	.datac(!\dtc|Add1~9_sumout ),
	.datad(!\dtc|Add1~33_sumout ),
	.datae(!\dtc|Add1~5_sumout ),
	.dataf(!\dtc|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~3 .extended_lut = "off";
defparam \dtc|Equal3~3 .lut_mask = 64'h0000000080000000;
defparam \dtc|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N30
cyclonev_lcell_comb \dtc|Mux63~0 (
// Equation(s):
// \dtc|Mux63~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [6]))) ) ) # ( \dtc|state [1] & ( ((\dtc|img_width [6] & (\dtc|Equal3~0_combout  & (!\dtc|Add1~13_sumout  & \dtc|Equal3~3_combout )))) # (\dtc|Add1~45_sumout ) ) )

	.dataa(!\dtc|img_width [6]),
	.datab(!\dtc|Equal3~0_combout ),
	.datac(!\dtc|Add1~45_sumout ),
	.datad(!\dtc|Add1~13_sumout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux63~0 .extended_lut = "on";
defparam \dtc|Mux63~0 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \dtc|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N2
dffeas \dtc|img_width_count[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux63~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[6] .is_wysiwyg = "true";
defparam \dtc|img_width_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N48
cyclonev_lcell_comb \dtc|Equal3~0 (
// Equation(s):
// \dtc|Equal3~0_combout  = ( !\dtc|Add1~57_sumout  & ( (!\dtc|Add1~45_sumout  & (!\dtc|Add1~61_sumout  & (!\dtc|Add1~53_sumout  & !\dtc|Add1~49_sumout ))) ) )

	.dataa(!\dtc|Add1~45_sumout ),
	.datab(!\dtc|Add1~61_sumout ),
	.datac(!\dtc|Add1~53_sumout ),
	.datad(!\dtc|Add1~49_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~0 .extended_lut = "off";
defparam \dtc|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \dtc|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y36_N53
dffeas \dtc|img_width[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_width [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_width[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[15] .is_wysiwyg = "true";
defparam \dtc|img_width[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N36
cyclonev_lcell_comb \dtc|Mux54~0 (
// Equation(s):
// \dtc|Mux54~0_combout  = ( \dtc|state [1] & ( \dtc|Equal3~3_combout  & ( ((\dtc|Equal3~0_combout  & \dtc|img_width [15])) # (\dtc|Add1~13_sumout ) ) ) ) # ( !\dtc|state [1] & ( \dtc|Equal3~3_combout  & ( \dtc|img_width [7] ) ) ) # ( \dtc|state [1] & ( 
// !\dtc|Equal3~3_combout  & ( \dtc|Add1~13_sumout  ) ) ) # ( !\dtc|state [1] & ( !\dtc|Equal3~3_combout  & ( \dtc|img_width [7] ) ) )

	.dataa(!\dtc|Equal3~0_combout ),
	.datab(!\dtc|img_width [7]),
	.datac(!\dtc|img_width [15]),
	.datad(!\dtc|Add1~13_sumout ),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux54~0 .extended_lut = "off";
defparam \dtc|Mux54~0 .lut_mask = 64'h333300FF333305FF;
defparam \dtc|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y35_N37
dffeas \dtc|img_width_count[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[15] .is_wysiwyg = "true";
defparam \dtc|img_width_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N45
cyclonev_lcell_comb \dtc|Add1~13 (
// Equation(s):
// \dtc|Add1~13_sumout  = SUM(( \dtc|img_width_count [15] ) + ( VCC ) + ( \dtc|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~13 .extended_lut = "off";
defparam \dtc|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N24
cyclonev_lcell_comb \dtc|Mux64~0 (
// Equation(s):
// \dtc|Mux64~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [5]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~13_sumout  & (\dtc|Equal3~0_combout  & (\dtc|img_width [5] & \dtc|Equal3~3_combout )))) # (\dtc|Add1~29_sumout ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Equal3~0_combout ),
	.datac(!\dtc|Add1~29_sumout ),
	.datad(!\dtc|img_width [5]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal3~3_combout ),
	.datag(!\spi|dout_q [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux64~0 .extended_lut = "on";
defparam \dtc|Mux64~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y35_N25
dffeas \dtc|img_width_count[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|Mux64~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(vcc),
	.ena(!\dtc|img_width_count[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[5] .is_wysiwyg = "true";
defparam \dtc|img_width_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N48
cyclonev_lcell_comb \dtc|Equal3~6 (
// Equation(s):
// \dtc|Equal3~6_combout  = ( !\dtc|Add1~41_sumout  & ( !\dtc|Add1~25_sumout  & ( (!\dtc|Add1~29_sumout  & (!\dtc|Add1~17_sumout  & (!\dtc|Add1~37_sumout  & !\dtc|Add1~21_sumout ))) ) ) )

	.dataa(!\dtc|Add1~29_sumout ),
	.datab(!\dtc|Add1~17_sumout ),
	.datac(!\dtc|Add1~37_sumout ),
	.datad(!\dtc|Add1~21_sumout ),
	.datae(!\dtc|Add1~41_sumout ),
	.dataf(!\dtc|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~6 .extended_lut = "off";
defparam \dtc|Equal3~6 .lut_mask = 64'h8000000000000000;
defparam \dtc|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N0
cyclonev_lcell_comb \dtc|Equal3~7 (
// Equation(s):
// \dtc|Equal3~7_combout  = ( !\dtc|Add1~1_sumout  & ( !\dtc|Add1~33_sumout  ) )

	.dataa(gnd),
	.datab(!\dtc|Add1~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~7 .extended_lut = "off";
defparam \dtc|Equal3~7 .lut_mask = 64'hCCCCCCCC00000000;
defparam \dtc|Equal3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N57
cyclonev_lcell_comb \dtc|Equal3~1 (
// Equation(s):
// \dtc|Equal3~1_combout  = ( \dtc|Equal3~7_combout  & ( \dtc|Equal3~0_combout  & ( (\dtc|Equal3~6_combout  & (!\dtc|Add1~5_sumout  & (!\dtc|Add1~13_sumout  & !\dtc|Add1~9_sumout ))) ) ) )

	.dataa(!\dtc|Equal3~6_combout ),
	.datab(!\dtc|Add1~5_sumout ),
	.datac(!\dtc|Add1~13_sumout ),
	.datad(!\dtc|Add1~9_sumout ),
	.datae(!\dtc|Equal3~7_combout ),
	.dataf(!\dtc|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~1 .extended_lut = "off";
defparam \dtc|Equal3~1 .lut_mask = 64'h0000000000004000;
defparam \dtc|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N42
cyclonev_lcell_comb \dtc|Add3~41 (
// Equation(s):
// \dtc|Add3~41_sumout  = SUM(( !\dtc|bram_addr [14] ) + ( GND ) + ( \dtc|Add3~50  ))
// \dtc|Add3~42  = CARRY(( !\dtc|bram_addr [14] ) + ( GND ) + ( \dtc|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~41_sumout ),
	.cout(\dtc|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~41 .extended_lut = "off";
defparam \dtc|Add3~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \dtc|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N45
cyclonev_lcell_comb \dtc|Add3~37 (
// Equation(s):
// \dtc|Add3~37_sumout  = SUM(( GND ) + ( GND ) + ( \dtc|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~37 .extended_lut = "off";
defparam \dtc|Add3~37 .lut_mask = 64'h0000FFFF00000000;
defparam \dtc|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N21
cyclonev_lcell_comb \dtc|img_height[9]~0 (
// Equation(s):
// \dtc|img_height[9]~0_combout  = ( \dtc|size_byte_count [0] & ( \dtc|size_byte_count [1] & ( !\dtc|state [1] ) ) ) # ( !\dtc|size_byte_count [0] & ( \dtc|size_byte_count [1] & ( (!\dtc|state [1] & ((!\dtc|state [0]) # (\dtc|size_byte_count [2]))) ) ) ) # ( 
// \dtc|size_byte_count [0] & ( !\dtc|size_byte_count [1] & ( (!\dtc|state [1] & ((!\dtc|state [0]) # (\dtc|size_byte_count [2]))) ) ) ) # ( !\dtc|size_byte_count [0] & ( !\dtc|size_byte_count [1] & ( (!\dtc|state [1] & ((!\dtc|state [0]) # 
// (\dtc|size_byte_count [2]))) ) ) )

	.dataa(gnd),
	.datab(!\dtc|state [1]),
	.datac(!\dtc|size_byte_count [2]),
	.datad(!\dtc|state [0]),
	.datae(!\dtc|size_byte_count [0]),
	.dataf(!\dtc|size_byte_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[9]~0 .extended_lut = "off";
defparam \dtc|img_height[9]~0 .lut_mask = 64'hCC0CCC0CCC0CCCCC;
defparam \dtc|img_height[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N50
dffeas \dtc|img_height[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[7] .is_wysiwyg = "true";
defparam \dtc|img_height[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N57
cyclonev_lcell_comb \dtc|Equal3~4 (
// Equation(s):
// \dtc|Equal3~4_combout  = ( !\dtc|Add1~41_sumout  & ( (!\dtc|Add1~37_sumout  & (!\dtc|Add1~21_sumout  & !\dtc|Add1~17_sumout )) ) )

	.dataa(!\dtc|Add1~37_sumout ),
	.datab(gnd),
	.datac(!\dtc|Add1~21_sumout ),
	.datad(!\dtc|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~4 .extended_lut = "off";
defparam \dtc|Equal3~4 .lut_mask = 64'hA000A00000000000;
defparam \dtc|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N0
cyclonev_lcell_comb \dtc|Equal3~5 (
// Equation(s):
// \dtc|Equal3~5_combout  = ( !\dtc|Add1~1_sumout  & ( !\dtc|Add1~5_sumout  & ( (!\dtc|Add1~29_sumout  & (!\dtc|Add1~25_sumout  & (!\dtc|Add1~33_sumout  & \dtc|Equal3~4_combout ))) ) ) )

	.dataa(!\dtc|Add1~29_sumout ),
	.datab(!\dtc|Add1~25_sumout ),
	.datac(!\dtc|Add1~33_sumout ),
	.datad(!\dtc|Equal3~4_combout ),
	.datae(!\dtc|Add1~1_sumout ),
	.dataf(!\dtc|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal3~5 .extended_lut = "off";
defparam \dtc|Equal3~5 .lut_mask = 64'h0080000000000000;
defparam \dtc|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N42
cyclonev_lcell_comb \dtc|img_height_count[6]~0 (
// Equation(s):
// \dtc|img_height_count[6]~0_combout  = ( \dtc|Equal3~5_combout  & ( \dtc|Equal3~0_combout  & ( (!\dtc|img_width_count[10]~0_combout  & ((!\dtc|state [1]) # ((!\dtc|Add1~9_sumout  & !\dtc|Add1~13_sumout )))) ) ) ) # ( !\dtc|Equal3~5_combout  & ( 
// \dtc|Equal3~0_combout  & ( (!\dtc|state [1] & !\dtc|img_width_count[10]~0_combout ) ) ) ) # ( \dtc|Equal3~5_combout  & ( !\dtc|Equal3~0_combout  & ( (!\dtc|state [1] & !\dtc|img_width_count[10]~0_combout ) ) ) ) # ( !\dtc|Equal3~5_combout  & ( 
// !\dtc|Equal3~0_combout  & ( (!\dtc|state [1] & !\dtc|img_width_count[10]~0_combout ) ) ) )

	.dataa(!\dtc|Add1~9_sumout ),
	.datab(!\dtc|state [1]),
	.datac(!\dtc|Add1~13_sumout ),
	.datad(!\dtc|img_width_count[10]~0_combout ),
	.datae(!\dtc|Equal3~5_combout ),
	.dataf(!\dtc|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height_count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height_count[6]~0 .extended_lut = "off";
defparam \dtc|img_height_count[6]~0 .lut_mask = 64'hCC00CC00CC00EC00;
defparam \dtc|img_height_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \dtc|img_height_count[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~9_sumout ),
	.asdata(\dtc|img_height [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[7] .is_wysiwyg = "true";
defparam \dtc|img_height_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N0
cyclonev_lcell_comb \dtc|Add2~45 (
// Equation(s):
// \dtc|Add2~45_sumout  = SUM(( \dtc|img_height_count [0] ) + ( VCC ) + ( !VCC ))
// \dtc|Add2~46  = CARRY(( \dtc|img_height_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~45_sumout ),
	.cout(\dtc|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~45 .extended_lut = "off";
defparam \dtc|Add2~45 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N8
dffeas \dtc|img_height[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[0] .is_wysiwyg = "true";
defparam \dtc|img_height[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N2
dffeas \dtc|img_height_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~45_sumout ),
	.asdata(\dtc|img_height [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[0] .is_wysiwyg = "true";
defparam \dtc|img_height_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N3
cyclonev_lcell_comb \dtc|Add2~49 (
// Equation(s):
// \dtc|Add2~49_sumout  = SUM(( \dtc|img_height_count [1] ) + ( VCC ) + ( \dtc|Add2~46  ))
// \dtc|Add2~50  = CARRY(( \dtc|img_height_count [1] ) + ( VCC ) + ( \dtc|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~49_sumout ),
	.cout(\dtc|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~49 .extended_lut = "off";
defparam \dtc|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N17
dffeas \dtc|img_height[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[1] .is_wysiwyg = "true";
defparam \dtc|img_height[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N5
dffeas \dtc|img_height_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~49_sumout ),
	.asdata(\dtc|img_height [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[1] .is_wysiwyg = "true";
defparam \dtc|img_height_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N6
cyclonev_lcell_comb \dtc|Add2~53 (
// Equation(s):
// \dtc|Add2~53_sumout  = SUM(( \dtc|img_height_count [2] ) + ( VCC ) + ( \dtc|Add2~50  ))
// \dtc|Add2~54  = CARRY(( \dtc|img_height_count [2] ) + ( VCC ) + ( \dtc|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~53_sumout ),
	.cout(\dtc|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~53 .extended_lut = "off";
defparam \dtc|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N35
dffeas \dtc|img_height[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[2] .is_wysiwyg = "true";
defparam \dtc|img_height[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N8
dffeas \dtc|img_height_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~53_sumout ),
	.asdata(\dtc|img_height [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[2] .is_wysiwyg = "true";
defparam \dtc|img_height_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N9
cyclonev_lcell_comb \dtc|Add2~57 (
// Equation(s):
// \dtc|Add2~57_sumout  = SUM(( \dtc|img_height_count [3] ) + ( VCC ) + ( \dtc|Add2~54  ))
// \dtc|Add2~58  = CARRY(( \dtc|img_height_count [3] ) + ( VCC ) + ( \dtc|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~57_sumout ),
	.cout(\dtc|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~57 .extended_lut = "off";
defparam \dtc|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N57
cyclonev_lcell_comb \dtc|img_height[3]~feeder (
// Equation(s):
// \dtc|img_height[3]~feeder_combout  = ( \spi|dout_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[3]~feeder .extended_lut = "off";
defparam \dtc|img_height[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N59
dffeas \dtc|img_height[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[3] .is_wysiwyg = "true";
defparam \dtc|img_height[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N11
dffeas \dtc|img_height_count[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~57_sumout ),
	.asdata(\dtc|img_height [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[3] .is_wysiwyg = "true";
defparam \dtc|img_height_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N12
cyclonev_lcell_comb \dtc|Add2~61 (
// Equation(s):
// \dtc|Add2~61_sumout  = SUM(( \dtc|img_height_count [4] ) + ( VCC ) + ( \dtc|Add2~58  ))
// \dtc|Add2~62  = CARRY(( \dtc|img_height_count [4] ) + ( VCC ) + ( \dtc|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~61_sumout ),
	.cout(\dtc|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~61 .extended_lut = "off";
defparam \dtc|Add2~61 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N11
dffeas \dtc|img_height[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[4] .is_wysiwyg = "true";
defparam \dtc|img_height[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N14
dffeas \dtc|img_height_count[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~61_sumout ),
	.asdata(\dtc|img_height [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[4] .is_wysiwyg = "true";
defparam \dtc|img_height_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N15
cyclonev_lcell_comb \dtc|Add2~1 (
// Equation(s):
// \dtc|Add2~1_sumout  = SUM(( \dtc|img_height_count [5] ) + ( VCC ) + ( \dtc|Add2~62  ))
// \dtc|Add2~2  = CARRY(( \dtc|img_height_count [5] ) + ( VCC ) + ( \dtc|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~1_sumout ),
	.cout(\dtc|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~1 .extended_lut = "off";
defparam \dtc|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N29
dffeas \dtc|img_height[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[5] .is_wysiwyg = "true";
defparam \dtc|img_height[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N17
dffeas \dtc|img_height_count[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~1_sumout ),
	.asdata(\dtc|img_height [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[5] .is_wysiwyg = "true";
defparam \dtc|img_height_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N18
cyclonev_lcell_comb \dtc|Add2~5 (
// Equation(s):
// \dtc|Add2~5_sumout  = SUM(( \dtc|img_height_count [6] ) + ( VCC ) + ( \dtc|Add2~2  ))
// \dtc|Add2~6  = CARRY(( \dtc|img_height_count [6] ) + ( VCC ) + ( \dtc|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~5_sumout ),
	.cout(\dtc|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~5 .extended_lut = "off";
defparam \dtc|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N42
cyclonev_lcell_comb \dtc|img_height[6]~feeder (
// Equation(s):
// \dtc|img_height[6]~feeder_combout  = ( \spi|dout_q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[6]~feeder .extended_lut = "off";
defparam \dtc|img_height[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N44
dffeas \dtc|img_height[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[6] .is_wysiwyg = "true";
defparam \dtc|img_height[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N20
dffeas \dtc|img_height_count[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~5_sumout ),
	.asdata(\dtc|img_height [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[6] .is_wysiwyg = "true";
defparam \dtc|img_height_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N21
cyclonev_lcell_comb \dtc|Add2~9 (
// Equation(s):
// \dtc|Add2~9_sumout  = SUM(( \dtc|img_height_count [7] ) + ( VCC ) + ( \dtc|Add2~6  ))
// \dtc|Add2~10  = CARRY(( \dtc|img_height_count [7] ) + ( VCC ) + ( \dtc|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~9_sumout ),
	.cout(\dtc|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~9 .extended_lut = "off";
defparam \dtc|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N1
dffeas \dtc|img_height[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_height [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[8] .is_wysiwyg = "true";
defparam \dtc|img_height[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N26
dffeas \dtc|img_height_count[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~13_sumout ),
	.asdata(\dtc|img_height [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[8] .is_wysiwyg = "true";
defparam \dtc|img_height_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N24
cyclonev_lcell_comb \dtc|Add2~13 (
// Equation(s):
// \dtc|Add2~13_sumout  = SUM(( \dtc|img_height_count [8] ) + ( VCC ) + ( \dtc|Add2~10  ))
// \dtc|Add2~14  = CARRY(( \dtc|img_height_count [8] ) + ( VCC ) + ( \dtc|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~13_sumout ),
	.cout(\dtc|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~13 .extended_lut = "off";
defparam \dtc|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N36
cyclonev_lcell_comb \dtc|img_height[9]~feeder (
// Equation(s):
// \dtc|img_height[9]~feeder_combout  = \dtc|img_height [1]

	.dataa(gnd),
	.datab(!\dtc|img_height [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[9]~feeder .extended_lut = "off";
defparam \dtc|img_height[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_height[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N37
dffeas \dtc|img_height[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[9] .is_wysiwyg = "true";
defparam \dtc|img_height[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N29
dffeas \dtc|img_height_count[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~17_sumout ),
	.asdata(\dtc|img_height [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[9] .is_wysiwyg = "true";
defparam \dtc|img_height_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N27
cyclonev_lcell_comb \dtc|Add2~17 (
// Equation(s):
// \dtc|Add2~17_sumout  = SUM(( \dtc|img_height_count [9] ) + ( VCC ) + ( \dtc|Add2~14  ))
// \dtc|Add2~18  = CARRY(( \dtc|img_height_count [9] ) + ( VCC ) + ( \dtc|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~17_sumout ),
	.cout(\dtc|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~17 .extended_lut = "off";
defparam \dtc|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N51
cyclonev_lcell_comb \dtc|img_height[14]~feeder (
// Equation(s):
// \dtc|img_height[14]~feeder_combout  = \dtc|img_height [6]

	.dataa(gnd),
	.datab(!\dtc|img_height [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[14]~feeder .extended_lut = "off";
defparam \dtc|img_height[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_height[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N52
dffeas \dtc|img_height[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[14] .is_wysiwyg = "true";
defparam \dtc|img_height[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N44
dffeas \dtc|img_height_count[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~21_sumout ),
	.asdata(\dtc|img_height [14]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[14] .is_wysiwyg = "true";
defparam \dtc|img_height_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N30
cyclonev_lcell_comb \dtc|Add2~25 (
// Equation(s):
// \dtc|Add2~25_sumout  = SUM(( \dtc|img_height_count [10] ) + ( VCC ) + ( \dtc|Add2~18  ))
// \dtc|Add2~26  = CARRY(( \dtc|img_height_count [10] ) + ( VCC ) + ( \dtc|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~25_sumout ),
	.cout(\dtc|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~25 .extended_lut = "off";
defparam \dtc|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N20
dffeas \dtc|img_height[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_height [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[10] .is_wysiwyg = "true";
defparam \dtc|img_height[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N32
dffeas \dtc|img_height_count[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~25_sumout ),
	.asdata(\dtc|img_height [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[10] .is_wysiwyg = "true";
defparam \dtc|img_height_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N33
cyclonev_lcell_comb \dtc|Add2~29 (
// Equation(s):
// \dtc|Add2~29_sumout  = SUM(( \dtc|img_height_count [11] ) + ( VCC ) + ( \dtc|Add2~26  ))
// \dtc|Add2~30  = CARRY(( \dtc|img_height_count [11] ) + ( VCC ) + ( \dtc|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~29_sumout ),
	.cout(\dtc|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~29 .extended_lut = "off";
defparam \dtc|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N22
dffeas \dtc|img_height[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|img_height [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[11] .is_wysiwyg = "true";
defparam \dtc|img_height[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N35
dffeas \dtc|img_height_count[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~29_sumout ),
	.asdata(\dtc|img_height [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[11] .is_wysiwyg = "true";
defparam \dtc|img_height_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N36
cyclonev_lcell_comb \dtc|Add2~33 (
// Equation(s):
// \dtc|Add2~33_sumout  = SUM(( \dtc|img_height_count [12] ) + ( VCC ) + ( \dtc|Add2~30  ))
// \dtc|Add2~34  = CARRY(( \dtc|img_height_count [12] ) + ( VCC ) + ( \dtc|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~33_sumout ),
	.cout(\dtc|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~33 .extended_lut = "off";
defparam \dtc|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N39
cyclonev_lcell_comb \dtc|img_height[12]~feeder (
// Equation(s):
// \dtc|img_height[12]~feeder_combout  = \dtc|img_height [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_height [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[12]~feeder .extended_lut = "off";
defparam \dtc|img_height[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtc|img_height[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N40
dffeas \dtc|img_height[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[12] .is_wysiwyg = "true";
defparam \dtc|img_height[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N38
dffeas \dtc|img_height_count[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~33_sumout ),
	.asdata(\dtc|img_height [12]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[12] .is_wysiwyg = "true";
defparam \dtc|img_height_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N39
cyclonev_lcell_comb \dtc|Add2~37 (
// Equation(s):
// \dtc|Add2~37_sumout  = SUM(( \dtc|img_height_count [13] ) + ( VCC ) + ( \dtc|Add2~34  ))
// \dtc|Add2~38  = CARRY(( \dtc|img_height_count [13] ) + ( VCC ) + ( \dtc|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~37_sumout ),
	.cout(\dtc|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~37 .extended_lut = "off";
defparam \dtc|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N45
cyclonev_lcell_comb \dtc|img_height[13]~feeder (
// Equation(s):
// \dtc|img_height[13]~feeder_combout  = \dtc|img_height [5]

	.dataa(!\dtc|img_height [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[13]~feeder .extended_lut = "off";
defparam \dtc|img_height[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtc|img_height[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N46
dffeas \dtc|img_height[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[13] .is_wysiwyg = "true";
defparam \dtc|img_height[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N41
dffeas \dtc|img_height_count[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~37_sumout ),
	.asdata(\dtc|img_height [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[13] .is_wysiwyg = "true";
defparam \dtc|img_height_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N42
cyclonev_lcell_comb \dtc|Add2~21 (
// Equation(s):
// \dtc|Add2~21_sumout  = SUM(( \dtc|img_height_count [14] ) + ( VCC ) + ( \dtc|Add2~38  ))
// \dtc|Add2~22  = CARRY(( \dtc|img_height_count [14] ) + ( VCC ) + ( \dtc|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~21_sumout ),
	.cout(\dtc|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~21 .extended_lut = "off";
defparam \dtc|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N18
cyclonev_lcell_comb \dtc|state[0]~0 (
// Equation(s):
// \dtc|state[0]~0_combout  = ( !\dtc|Add2~17_sumout  & ( !\dtc|Add2~21_sumout  & ( (!\dtc|Add2~9_sumout  & (!\dtc|Add2~1_sumout  & (!\dtc|Add2~5_sumout  & !\dtc|Add2~13_sumout ))) ) ) )

	.dataa(!\dtc|Add2~9_sumout ),
	.datab(!\dtc|Add2~1_sumout ),
	.datac(!\dtc|Add2~5_sumout ),
	.datad(!\dtc|Add2~13_sumout ),
	.datae(!\dtc|Add2~17_sumout ),
	.dataf(!\dtc|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~0 .extended_lut = "off";
defparam \dtc|state[0]~0 .lut_mask = 64'h8000000000000000;
defparam \dtc|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N54
cyclonev_lcell_comb \dtc|state[0]~3 (
// Equation(s):
// \dtc|state[0]~3_combout  = ( !\dtc|Add3~45_sumout  & ( !\dtc|Add3~49_sumout  & ( (!\dtc|Add3~53_sumout ) # ((!\dtc|Add3~57_sumout  & ((!\dtc|Add3~61_sumout ) # (!\dtc|Add3~33_sumout )))) ) ) )

	.dataa(!\dtc|Add3~53_sumout ),
	.datab(!\dtc|Add3~61_sumout ),
	.datac(!\dtc|Add3~33_sumout ),
	.datad(!\dtc|Add3~57_sumout ),
	.datae(!\dtc|Add3~45_sumout ),
	.dataf(!\dtc|Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~3 .extended_lut = "off";
defparam \dtc|state[0]~3 .lut_mask = 64'hFEAA000000000000;
defparam \dtc|state[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N54
cyclonev_lcell_comb \dtc|state[0]~1 (
// Equation(s):
// \dtc|state[0]~1_combout  = ( !\dtc|Add2~57_sumout  & ( !\dtc|Add2~61_sumout  & ( (!\dtc|Add2~45_sumout  & (!\dtc|state [0] & (!\dtc|Add2~49_sumout  & !\dtc|Add2~53_sumout ))) ) ) )

	.dataa(!\dtc|Add2~45_sumout ),
	.datab(!\dtc|state [0]),
	.datac(!\dtc|Add2~49_sumout ),
	.datad(!\dtc|Add2~53_sumout ),
	.datae(!\dtc|Add2~57_sumout ),
	.dataf(!\dtc|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~1 .extended_lut = "off";
defparam \dtc|state[0]~1 .lut_mask = 64'h8000000000000000;
defparam \dtc|state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N54
cyclonev_lcell_comb \dtc|img_height[15]~feeder (
// Equation(s):
// \dtc|img_height[15]~feeder_combout  = \dtc|img_height [7]

	.dataa(!\dtc|img_height [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[15]~feeder .extended_lut = "off";
defparam \dtc|img_height[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtc|img_height[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y36_N55
dffeas \dtc|img_height[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(\dtc|img_height[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[15] .is_wysiwyg = "true";
defparam \dtc|img_height[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N47
dffeas \dtc|img_height_count[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~41_sumout ),
	.asdata(\dtc|img_height [15]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|Mux2~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[15] .is_wysiwyg = "true";
defparam \dtc|img_height_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N45
cyclonev_lcell_comb \dtc|Add2~41 (
// Equation(s):
// \dtc|Add2~41_sumout  = SUM(( \dtc|img_height_count [15] ) + ( VCC ) + ( \dtc|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~41 .extended_lut = "off";
defparam \dtc|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N48
cyclonev_lcell_comb \dtc|state[0]~2 (
// Equation(s):
// \dtc|state[0]~2_combout  = ( !\dtc|Add2~33_sumout  & ( !\dtc|Add2~37_sumout  & ( (!\dtc|Add2~29_sumout  & (!\dtc|Add2~25_sumout  & (\dtc|state[0]~1_combout  & !\dtc|Add2~41_sumout ))) ) ) )

	.dataa(!\dtc|Add2~29_sumout ),
	.datab(!\dtc|Add2~25_sumout ),
	.datac(!\dtc|state[0]~1_combout ),
	.datad(!\dtc|Add2~41_sumout ),
	.datae(!\dtc|Add2~33_sumout ),
	.dataf(!\dtc|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~2 .extended_lut = "off";
defparam \dtc|state[0]~2 .lut_mask = 64'h0800000000000000;
defparam \dtc|state[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N48
cyclonev_lcell_comb \dtc|state[0]~4 (
// Equation(s):
// \dtc|state[0]~4_combout  = ( \dtc|state[0]~3_combout  & ( \dtc|state[0]~2_combout  & ( ((\dtc|state [0] & \dtc|Add3~37_sumout )) # (\dtc|state[0]~0_combout ) ) ) ) # ( !\dtc|state[0]~3_combout  & ( \dtc|state[0]~2_combout  & ( ((\dtc|state [0] & 
// ((\dtc|Add3~41_sumout ) # (\dtc|Add3~37_sumout )))) # (\dtc|state[0]~0_combout ) ) ) ) # ( \dtc|state[0]~3_combout  & ( !\dtc|state[0]~2_combout  & ( (\dtc|state [0] & \dtc|Add3~37_sumout ) ) ) ) # ( !\dtc|state[0]~3_combout  & ( !\dtc|state[0]~2_combout  
// & ( (\dtc|state [0] & ((\dtc|Add3~41_sumout ) # (\dtc|Add3~37_sumout ))) ) ) )

	.dataa(!\dtc|state [0]),
	.datab(!\dtc|Add3~37_sumout ),
	.datac(!\dtc|state[0]~0_combout ),
	.datad(!\dtc|Add3~41_sumout ),
	.datae(!\dtc|state[0]~3_combout ),
	.dataf(!\dtc|state[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~4 .extended_lut = "off";
defparam \dtc|state[0]~4 .lut_mask = 64'h115511111F5F1F1F;
defparam \dtc|state[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N30
cyclonev_lcell_comb \dtc|state[0]~6 (
// Equation(s):
// \dtc|state[0]~6_combout  = ( \dtc|Equal3~1_combout  & ( \dtc|state[0]~4_combout  & ( ((!\dtc|state [0] & (\dtc|state[0]~5_combout )) # (\dtc|state [0] & ((\dtc|Equal2~0_combout )))) # (\dtc|state [1]) ) ) ) # ( !\dtc|Equal3~1_combout  & ( 
// \dtc|state[0]~4_combout  & ( (!\dtc|state [0] & (\dtc|state[0]~5_combout  & (!\dtc|state [1]))) # (\dtc|state [0] & (((\dtc|Equal2~0_combout ) # (\dtc|state [1])))) ) ) ) # ( \dtc|Equal3~1_combout  & ( !\dtc|state[0]~4_combout  & ( (!\dtc|state [1] & 
// ((!\dtc|state [0] & (\dtc|state[0]~5_combout )) # (\dtc|state [0] & ((\dtc|Equal2~0_combout ))))) ) ) ) # ( !\dtc|Equal3~1_combout  & ( !\dtc|state[0]~4_combout  & ( (!\dtc|state [1] & ((!\dtc|state [0] & (\dtc|state[0]~5_combout )) # (\dtc|state [0] & 
// ((\dtc|Equal2~0_combout ))))) ) ) )

	.dataa(!\dtc|state[0]~5_combout ),
	.datab(!\dtc|state [0]),
	.datac(!\dtc|state [1]),
	.datad(!\dtc|Equal2~0_combout ),
	.datae(!\dtc|Equal3~1_combout ),
	.dataf(!\dtc|state[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~6 .extended_lut = "off";
defparam \dtc|state[0]~6 .lut_mask = 64'h4070407043734F7F;
defparam \dtc|state[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N32
dffeas \dtc|state[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|state[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|state[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|state[0] .is_wysiwyg = "true";
defparam \dtc|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N56
dffeas \dtc|bram_we (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtc|state [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\dtc|state [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_we .is_wysiwyg = "true";
defparam \dtc|bram_we .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N15
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout  = ( \dtc|bram_we~q  & ( \dtc|bram_addr [13] & ( \dtc|bram_addr [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_we~q ),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0 .lut_mask = 64'h00000000000000FF;
defparam \bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N0
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3_combout  = ( \bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a18  
// ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a18  ) ) ) # ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a2~portbdataout 
// ) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_image|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\bram_image|bram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\bram_image|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3 .lut_mask = 64'h50505F5F33333333;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N2
dffeas \dtc|spi_byte_out[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[2] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N57
cyclonev_lcell_comb \spi|data_q[2]~feeder (
// Equation(s):
// \spi|data_q[2]~feeder_combout  = ( \dtc|spi_byte_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[2]~feeder .extended_lut = "off";
defparam \spi|data_q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N59
dffeas \spi|data_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[2]~feeder_combout ),
	.asdata(\spi|data_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[2] .is_wysiwyg = "true";
defparam \spi|data_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N23
dffeas \spi|dout_q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[3] .is_wysiwyg = "true";
defparam \spi|dout_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N6
cyclonev_lcell_comb \dtc|Equal0~0 (
// Equation(s):
// \dtc|Equal0~0_combout  = ( !\spi|dout_q [4] & ( !\spi|dout_q [7] & ( (!\spi|dout_q [3] & (!\spi|dout_q [2] & (!\spi|dout_q [6] & !\spi|dout_q [5]))) ) ) )

	.dataa(!\spi|dout_q [3]),
	.datab(!\spi|dout_q [2]),
	.datac(!\spi|dout_q [6]),
	.datad(!\spi|dout_q [5]),
	.datae(!\spi|dout_q [4]),
	.dataf(!\spi|dout_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal0~0 .extended_lut = "off";
defparam \dtc|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \dtc|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N57
cyclonev_lcell_comb \dtc|Mux1~0 (
// Equation(s):
// \dtc|Mux1~0_combout  = ( \dtc|state [0] ) # ( !\dtc|state [0] & ( (!\dtc|Equal0~0_combout ) # (!\dtc|Equal0~1_combout ) ) )

	.dataa(!\dtc|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\dtc|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux1~0 .extended_lut = "off";
defparam \dtc|Mux1~0 .lut_mask = 64'hFAFAFAFAFFFFFFFF;
defparam \dtc|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y37_N59
dffeas \dtc|state[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|state[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|state[1] .is_wysiwyg = "true";
defparam \dtc|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N36
cyclonev_lcell_comb \dtc|Mux78~0 (
// Equation(s):
// \dtc|Mux78~0_combout  = ( \spi|dout_q [0] & ( (\dtc|state [1] & !\dtc|Add3~41_sumout ) ) ) # ( !\spi|dout_q [0] & ( (!\dtc|state [1] & (\spi|dout_q [1] & ((\dtc|Equal0~0_combout )))) # (\dtc|state [1] & (((!\dtc|Add3~41_sumout )))) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [1]),
	.datac(!\dtc|Add3~41_sumout ),
	.datad(!\dtc|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux78~0 .extended_lut = "off";
defparam \dtc|Mux78~0 .lut_mask = 64'h5072507250505050;
defparam \dtc|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N38
dffeas \dtc|bram_addr[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux78~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[14] .is_wysiwyg = "true";
defparam \dtc|bram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N18
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0_combout  = ( !\dtc|bram_addr [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y34_N20
dffeas \bram_image|bram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|address_reg_b[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \bram_image|bram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode228w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \bram_image|bram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\bram_image|bram_rtl_0|auto_generated|decode2|w_anode215w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_image|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram_image_storage:bram_image|altsyncram:bram_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bram_image|bram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N12
cyclonev_lcell_comb \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0 (
// Equation(s):
// \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0_combout  = ( \bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_image|bram_rtl_0|auto_generated|ram_block1a23 ) ) ) ) # ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_image|bram_rtl_0|auto_generated|ram_block1a23 )) ) ) ) # ( \bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]))) # (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_image|bram_rtl_0|auto_generated|ram_block1a23 )) ) ) ) # ( 
// !\bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\bram_image|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_image|bram_rtl_0|auto_generated|ram_block1a23 ) ) 
// ) )

	.dataa(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_image|bram_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\bram_image|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\bram_image|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\bram_image|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0 .extended_lut = "off";
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \dtc|spi_byte_out[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_image|bram_rtl_0|auto_generated|mux3|result_node[7]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[7] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N48
cyclonev_lcell_comb \spi|data_q[7]~feeder (
// Equation(s):
// \spi|data_q[7]~feeder_combout  = ( \dtc|spi_byte_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[7]~feeder .extended_lut = "off";
defparam \spi|data_q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N49
dffeas \spi|data_q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[7]~feeder_combout ),
	.asdata(\spi|data_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[7] .is_wysiwyg = "true";
defparam \spi|data_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N48
cyclonev_lcell_comb \spi|miso_d~0 (
// Equation(s):
// \spi|miso_d~0_combout  = ( \spi|miso_q~q  & ( \spi|sck_q~q  & ( (!\spi|ss_q~q ) # (\spi|data_q [7]) ) ) ) # ( !\spi|miso_q~q  & ( \spi|sck_q~q  & ( (\spi|data_q [7] & \spi|ss_q~q ) ) ) ) # ( \spi|miso_q~q  & ( !\spi|sck_q~q  & ( ((!\spi|sck_old_q~q  & 
// !\spi|ss_q~q )) # (\spi|data_q [7]) ) ) ) # ( !\spi|miso_q~q  & ( !\spi|sck_q~q  & ( (\spi|data_q [7] & ((\spi|ss_q~q ) # (\spi|sck_old_q~q ))) ) ) )

	.dataa(gnd),
	.datab(!\spi|sck_old_q~q ),
	.datac(!\spi|data_q [7]),
	.datad(!\spi|ss_q~q ),
	.datae(!\spi|miso_q~q ),
	.dataf(!\spi|sck_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|miso_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|miso_d~0 .extended_lut = "off";
defparam \spi|miso_d~0 .lut_mask = 64'h030FCF0F000FFF0F;
defparam \spi|miso_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y34_N49
dffeas \spi|miso_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|miso_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|miso_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|miso_q .is_wysiwyg = "true";
defparam \spi|miso_q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N42
cyclonev_lcell_comb \segment_seven_0|WideOr6~0 (
// Equation(s):
// \segment_seven_0|WideOr6~0_combout  = (!\spi|dout_q [2] & (\spi|dout_q [0] & (!\spi|dout_q [1] $ (\spi|dout_q [3])))) # (\spi|dout_q [2] & (!\spi|dout_q [1] & (!\spi|dout_q [0] $ (\spi|dout_q [3]))))

	.dataa(!\spi|dout_q [0]),
	.datab(!\spi|dout_q [1]),
	.datac(!\spi|dout_q [2]),
	.datad(!\spi|dout_q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr6~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr6~0 .lut_mask = 64'h4814481448144814;
defparam \segment_seven_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N54
cyclonev_lcell_comb \segment_seven_0|WideOr5~0 (
// Equation(s):
// \segment_seven_0|WideOr5~0_combout  = ( \spi|dout_q [1] & ( (!\spi|dout_q [0] & (\spi|dout_q [2])) # (\spi|dout_q [0] & ((\spi|dout_q [3]))) ) ) # ( !\spi|dout_q [1] & ( (\spi|dout_q [2] & (!\spi|dout_q [0] $ (!\spi|dout_q [3]))) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [2]),
	.datac(!\spi|dout_q [0]),
	.datad(!\spi|dout_q [3]),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr5~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr5~0 .lut_mask = 64'h03300330303F303F;
defparam \segment_seven_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N45
cyclonev_lcell_comb \segment_seven_0|WideOr4~0 (
// Equation(s):
// \segment_seven_0|WideOr4~0_combout  = (!\spi|dout_q [3] & (!\spi|dout_q [0] & (\spi|dout_q [1] & !\spi|dout_q [2]))) # (\spi|dout_q [3] & (\spi|dout_q [2] & ((!\spi|dout_q [0]) # (\spi|dout_q [1]))))

	.dataa(!\spi|dout_q [0]),
	.datab(!\spi|dout_q [1]),
	.datac(!\spi|dout_q [3]),
	.datad(!\spi|dout_q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr4~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr4~0 .lut_mask = 64'h200B200B200B200B;
defparam \segment_seven_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N54
cyclonev_lcell_comb \segment_seven_0|WideOr3~0 (
// Equation(s):
// \segment_seven_0|WideOr3~0_combout  = ( \spi|dout_q [3] & ( (\spi|dout_q [1] & (!\spi|dout_q [0] $ (\spi|dout_q [2]))) ) ) # ( !\spi|dout_q [3] & ( (!\spi|dout_q [1] & (!\spi|dout_q [0] $ (!\spi|dout_q [2]))) # (\spi|dout_q [1] & (\spi|dout_q [0] & 
// \spi|dout_q [2])) ) )

	.dataa(!\spi|dout_q [1]),
	.datab(!\spi|dout_q [0]),
	.datac(!\spi|dout_q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr3~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr3~0 .lut_mask = 64'h2929292941414141;
defparam \segment_seven_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N30
cyclonev_lcell_comb \segment_seven_0|WideOr2~0 (
// Equation(s):
// \segment_seven_0|WideOr2~0_combout  = (!\spi|dout_q [1] & ((!\spi|dout_q [2] & (\spi|dout_q [0])) # (\spi|dout_q [2] & ((!\spi|dout_q [3]))))) # (\spi|dout_q [1] & (\spi|dout_q [0] & ((!\spi|dout_q [3]))))

	.dataa(!\spi|dout_q [0]),
	.datab(!\spi|dout_q [1]),
	.datac(!\spi|dout_q [2]),
	.datad(!\spi|dout_q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr2~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr2~0 .lut_mask = 64'h5D405D405D405D40;
defparam \segment_seven_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N48
cyclonev_lcell_comb \segment_seven_0|WideOr1~0 (
// Equation(s):
// \segment_seven_0|WideOr1~0_combout  = ( \spi|dout_q [2] & ( (\spi|dout_q [0] & (!\spi|dout_q [1] $ (!\spi|dout_q [3]))) ) ) # ( !\spi|dout_q [2] & ( (!\spi|dout_q [3] & ((\spi|dout_q [0]) # (\spi|dout_q [1]))) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [1]),
	.datac(!\spi|dout_q [3]),
	.datad(!\spi|dout_q [0]),
	.datae(!\spi|dout_q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr1~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr1~0 .lut_mask = 64'h30F0003C30F0003C;
defparam \segment_seven_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N21
cyclonev_lcell_comb \segment_seven_0|WideOr0~0 (
// Equation(s):
// \segment_seven_0|WideOr0~0_combout  = ( \spi|dout_q [0] & ( (!\spi|dout_q [1] $ (!\spi|dout_q [2])) # (\spi|dout_q [3]) ) ) # ( !\spi|dout_q [0] & ( (!\spi|dout_q [3] $ (!\spi|dout_q [2])) # (\spi|dout_q [1]) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [3]),
	.datac(!\spi|dout_q [1]),
	.datad(!\spi|dout_q [2]),
	.datae(gnd),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr0~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr0~0 .lut_mask = 64'h3FCF3FCF3FF33FF3;
defparam \segment_seven_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N36
cyclonev_lcell_comb \segment_seven_1|WideOr6~0 (
// Equation(s):
// \segment_seven_1|WideOr6~0_combout  = ( \spi|dout_q [6] & ( (!\spi|dout_q [5] & (!\spi|dout_q [7] $ (\spi|dout_q [4]))) ) ) # ( !\spi|dout_q [6] & ( (\spi|dout_q [4] & (!\spi|dout_q [7] $ (\spi|dout_q [5]))) ) )

	.dataa(!\spi|dout_q [7]),
	.datab(!\spi|dout_q [5]),
	.datac(!\spi|dout_q [4]),
	.datad(gnd),
	.datae(!\spi|dout_q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr6~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr6~0 .lut_mask = 64'h0909848409098484;
defparam \segment_seven_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N3
cyclonev_lcell_comb \segment_seven_1|WideOr5~0 (
// Equation(s):
// \segment_seven_1|WideOr5~0_combout  = ( \spi|dout_q [7] & ( \spi|dout_q [5] & ( (\spi|dout_q [6]) # (\spi|dout_q [4]) ) ) ) # ( !\spi|dout_q [7] & ( \spi|dout_q [5] & ( (!\spi|dout_q [4] & \spi|dout_q [6]) ) ) ) # ( \spi|dout_q [7] & ( !\spi|dout_q [5] & 
// ( (!\spi|dout_q [4] & \spi|dout_q [6]) ) ) ) # ( !\spi|dout_q [7] & ( !\spi|dout_q [5] & ( (\spi|dout_q [4] & \spi|dout_q [6]) ) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [4]),
	.datac(!\spi|dout_q [6]),
	.datad(gnd),
	.datae(!\spi|dout_q [7]),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr5~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr5~0 .lut_mask = 64'h03030C0C0C0C3F3F;
defparam \segment_seven_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N33
cyclonev_lcell_comb \segment_seven_1|WideOr4~0 (
// Equation(s):
// \segment_seven_1|WideOr4~0_combout  = ( \spi|dout_q [5] & ( (!\spi|dout_q [6] & (!\spi|dout_q [4] & !\spi|dout_q [7])) # (\spi|dout_q [6] & ((\spi|dout_q [7]))) ) ) # ( !\spi|dout_q [5] & ( (\spi|dout_q [6] & (!\spi|dout_q [4] & \spi|dout_q [7])) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [6]),
	.datac(!\spi|dout_q [4]),
	.datad(!\spi|dout_q [7]),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr4~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr4~0 .lut_mask = 64'h00300030C033C033;
defparam \segment_seven_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N24
cyclonev_lcell_comb \segment_seven_1|WideOr3~0 (
// Equation(s):
// \segment_seven_1|WideOr3~0_combout  = ( \spi|dout_q [5] & ( (!\spi|dout_q [4] & (\spi|dout_q [7] & !\spi|dout_q [6])) # (\spi|dout_q [4] & ((\spi|dout_q [6]))) ) ) # ( !\spi|dout_q [5] & ( (!\spi|dout_q [7] & (!\spi|dout_q [4] $ (!\spi|dout_q [6]))) ) )

	.dataa(!\spi|dout_q [4]),
	.datab(gnd),
	.datac(!\spi|dout_q [7]),
	.datad(!\spi|dout_q [6]),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr3~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr3~0 .lut_mask = 64'h50A050A00A550A55;
defparam \segment_seven_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N30
cyclonev_lcell_comb \segment_seven_1|WideOr2~0 (
// Equation(s):
// \segment_seven_1|WideOr2~0_combout  = (!\spi|dout_q [5] & ((!\spi|dout_q [6] & (\spi|dout_q [4])) # (\spi|dout_q [6] & ((!\spi|dout_q [7]))))) # (\spi|dout_q [5] & (\spi|dout_q [4] & ((!\spi|dout_q [7]))))

	.dataa(!\spi|dout_q [4]),
	.datab(!\spi|dout_q [6]),
	.datac(!\spi|dout_q [7]),
	.datad(!\spi|dout_q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr2~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr2~0 .lut_mask = 64'h7450745074507450;
defparam \segment_seven_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y36_N27
cyclonev_lcell_comb \segment_seven_1|WideOr1~0 (
// Equation(s):
// \segment_seven_1|WideOr1~0_combout  = ( \spi|dout_q [4] & ( !\spi|dout_q [7] $ (((!\spi|dout_q [5] & \spi|dout_q [6]))) ) ) # ( !\spi|dout_q [4] & ( (\spi|dout_q [5] & (!\spi|dout_q [6] & !\spi|dout_q [7])) ) )

	.dataa(!\spi|dout_q [5]),
	.datab(gnd),
	.datac(!\spi|dout_q [6]),
	.datad(!\spi|dout_q [7]),
	.datae(!\spi|dout_q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr1~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr1~0 .lut_mask = 64'h5000F50A5000F50A;
defparam \segment_seven_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N12
cyclonev_lcell_comb \segment_seven_1|WideOr0~0 (
// Equation(s):
// \segment_seven_1|WideOr0~0_combout  = ( \spi|dout_q [5] & ( \spi|dout_q [4] & ( (!\spi|dout_q [6]) # (\spi|dout_q [7]) ) ) ) # ( !\spi|dout_q [5] & ( \spi|dout_q [4] & ( (\spi|dout_q [6]) # (\spi|dout_q [7]) ) ) ) # ( \spi|dout_q [5] & ( !\spi|dout_q [4] 
// ) ) # ( !\spi|dout_q [5] & ( !\spi|dout_q [4] & ( !\spi|dout_q [7] $ (!\spi|dout_q [6]) ) ) )

	.dataa(!\spi|dout_q [7]),
	.datab(!\spi|dout_q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi|dout_q [5]),
	.dataf(!\spi|dout_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr0~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr0~0 .lut_mask = 64'h6666FFFF7777DDDD;
defparam \segment_seven_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
