error id: file:///C:/Users/USER/Desktop/Verilog/Verilog/Basic/AND_2.sc:
file:///C:/Users/USER/Desktop/Verilog/Verilog/Basic/AND_2.sc
empty definition using pc, found symbol in pc: 
empty definition using semanticdb

found definition using fallback; symbol emitVerilog
offset: 393
uri: file:///C:/Users/USER/Desktop/Verilog/Verilog/Basic/AND_2.sc
text:
```scala
#!/usr/bin/env amm
import $ivy.`edu.berkeley.cs::chisel3:3.6.0`
import chisel3._
import chisel3.stage._
import scala.language.reflectiveCalls

class AND_2 extends Module {
  val io = IO(new Bundle {
    val A = Input(Bool())
    val B = Input(Bool())
    val Y = Output(Bool())
  })

  io.Y := io.A & io.B
}

println("正在產生 Verilog...")
(new chisel3.stage.ChiselStage).emitVeri@@log(
  new AND_2,
  Array("--target-dir", ".")
)
println("Verilog 產生完成！")

```


#### Short summary: 

empty definition using pc, found symbol in pc: 