#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Mon May 09 18:50:17 2016
# Process ID: 5288
# Log file: C:/Xilinx/1/project_lab6/project_lab6.runs/impl_1/lab6.vdi
# Journal file: C:/Xilinx/1/project_lab6/project_lab6.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab6.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4.1
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Xilinx/1/project_lab6/project_lab6.srcs/constrs_1/new/lab6_xdc.xdc]
Finished Parsing XDC File [C:/Xilinx/1/project_lab6/project_lab6.srcs/constrs_1/new/lab6_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 458.512 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17aee45de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 906.539 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 19 cells.
Phase 2 Constant Propagation | Checksum: 14f6e56d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 906.539 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 35 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: d607524b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 906.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d607524b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 906.539 ; gain = 0.000
Implement Debug Cores | Checksum: 17aee45de
Logic Optimization | Checksum: 17aee45de

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: d607524b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 906.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 906.539 ; gain = 449.934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 906.539 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/1/project_lab6/project_lab6.runs/impl_1/lab6_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 56cd8d9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 906.539 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.539 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 28458ad5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 906.539 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 28458ad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 28458ad5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: ec06cbe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d83b11c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design
Phase 2.1.2.1 Place Init Design | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 2.1 Placer Initialization Core | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 2 Placer Initialization | Checksum: 1d3b05fd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ee6bc7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ee6bc7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: ae7185b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 13aab275a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 4.4 Small Shape Detail Placement | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 4 Detail Placement | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 1b2cf123d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1488dff28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1488dff28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
Ending Placer Task | Checksum: dcf697d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 923.273 ; gain = 16.734
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 923.273 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 923.273 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 923.273 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c590f909

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 997.441 ; gain = 74.168

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: c590f909

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.223 ; gain = 77.949
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 13132a8f4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1005.359 ; gain = 82.086

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c9e20160

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.359 ; gain = 82.086

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1e9ebe01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.359 ; gain = 82.086
Phase 4 Rip-up And Reroute | Checksum: 1e9ebe01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.359 ; gain = 82.086

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 1e9ebe01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.359 ; gain = 82.086

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00948736 %
  Global Horizontal Routing Utilization  = 0.00663717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
Phase 6 Route finalize | Checksum: 1e9ebe01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.359 ; gain = 82.086

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1e9ebe01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.906 ; gain = 82.633

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 658e3568

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.906 ; gain = 82.633
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.906 ; gain = 82.633
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.906 ; gain = 82.633
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1005.906 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/1/project_lab6/project_lab6.runs/impl_1/lab6_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon May 09 18:51:13 2016...
