{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503948800622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503948800626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 14:33:20 2017 " "Processing started: Mon Aug 28 14:33:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503948800626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948800626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimAluREG -c SimAluREG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimAluREG -c SimAluREG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948800626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503948800993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503948800993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948816416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948816416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/io_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/io_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_reg_file " "Found entity 1: io_reg_file" {  } { { "lib/io_reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/io_reg_file.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948816417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948816417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/alu_avr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/alu_avr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_avr " "Found entity 1: alu_avr" {  } { { "lib/alu_avr.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/alu_avr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948816420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948816420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alureg.v 1 1 " "Found 1 design units, including 1 entities, in source file alureg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluREG " "Found entity 1: AluREG" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948816421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948816421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_in AluREG.v(192) " "Verilog HDL Implicit Net warning at AluREG.v(192): created implicit net for \"reg_rd_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_out AluREG.v(193) " "Verilog HDL Implicit Net warning at AluREG.v(193): created implicit net for \"reg_rd_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_adr AluREG.v(194) " "Verilog HDL Implicit Net warning at AluREG.v(194): created implicit net for \"reg_rd_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_out AluREG.v(195) " "Verilog HDL Implicit Net warning at AluREG.v(195): created implicit net for \"reg_rr_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_adr AluREG.v(196) " "Verilog HDL Implicit Net warning at AluREG.v(196): created implicit net for \"reg_rr_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_wr AluREG.v(197) " "Verilog HDL Implicit Net warning at AluREG.v(197): created implicit net for \"reg_rd_wr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "post_inc AluREG.v(198) " "Verilog HDL Implicit Net warning at AluREG.v(198): created implicit net for \"post_inc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pre_dec AluREG.v(199) " "Verilog HDL Implicit Net warning at AluREG.v(199): created implicit net for \"pre_dec\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_wr AluREG.v(200) " "Verilog HDL Implicit Net warning at AluREG.v(200): created implicit net for \"reg_h_wr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_out AluREG.v(201) " "Verilog HDL Implicit Net warning at AluREG.v(201): created implicit net for \"reg_h_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_adr AluREG.v(202) " "Verilog HDL Implicit Net warning at AluREG.v(202): created implicit net for \"reg_h_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_z_out AluREG.v(203) " "Verilog HDL Implicit Net warning at AluREG.v(203): created implicit net for \"reg_z_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_op AluREG.v(204) " "Verilog HDL Implicit Net warning at AluREG.v(204): created implicit net for \"w_op\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_hb_in AluREG.v(205) " "Verilog HDL Implicit Net warning at AluREG.v(205): created implicit net for \"reg_rd_hb_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816422 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_hb_out AluREG.v(206) " "Verilog HDL Implicit Net warning at AluREG.v(206): created implicit net for \"reg_rr_hb_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spm_out AluREG.v(207) " "Verilog HDL Implicit Net warning at AluREG.v(207): created implicit net for \"spm_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adr AluREG.v(218) " "Verilog HDL Implicit Net warning at AluREG.v(218): created implicit net for \"adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iowe AluREG.v(219) " "Verilog HDL Implicit Net warning at AluREG.v(219): created implicit net for \"iowe\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dbusout AluREG.v(220) " "Verilog HDL Implicit Net warning at AluREG.v(220): created implicit net for \"dbusout\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sreg_fl_wr_en AluREG.v(224) " "Verilog HDL Implicit Net warning at AluREG.v(224): created implicit net for \"sreg_fl_wr_en\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spl_out AluREG.v(225) " "Verilog HDL Implicit Net warning at AluREG.v(225): created implicit net for \"spl_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sph_out AluREG.v(226) " "Verilog HDL Implicit Net warning at AluREG.v(226): created implicit net for \"sph_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp_ndown_up AluREG.v(227) " "Verilog HDL Implicit Net warning at AluREG.v(227): created implicit net for \"sp_ndown_up\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp_en AluREG.v(228) " "Verilog HDL Implicit Net warning at AluREG.v(228): created implicit net for \"sp_en\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rampz_out AluREG.v(229) " "Verilog HDL Implicit Net warning at AluREG.v(229): created implicit net for \"rampz_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eind_out AluREG.v(230) " "Verilog HDL Implicit Net warning at AluREG.v(230): created implicit net for \"eind_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_c_flag_in AluREG.v(268) " "Verilog HDL Implicit Net warning at AluREG.v(268): created implicit net for \"alu_c_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_z_flag_in AluREG.v(269) " "Verilog HDL Implicit Net warning at AluREG.v(269): created implicit net for \"alu_z_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_n_flag_in AluREG.v(270) " "Verilog HDL Implicit Net warning at AluREG.v(270): created implicit net for \"alu_n_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_v_flag_in AluREG.v(271) " "Verilog HDL Implicit Net warning at AluREG.v(271): created implicit net for \"alu_v_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_s_flag_in AluREG.v(272) " "Verilog HDL Implicit Net warning at AluREG.v(272): created implicit net for \"alu_s_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_h_flag_in AluREG.v(273) " "Verilog HDL Implicit Net warning at AluREG.v(273): created implicit net for \"alu_h_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AluREG " "Elaborating entity \"AluREG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503948816454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:GPRF_Inst " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:GPRF_Inst\"" {  } { { "AluREG.v" "GPRF_Inst" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(122) " "Verilog HDL assignment warning at reg_file.v(122): truncated value with size 32 to match size of target (16)" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503948816473 "|AluREG|reg_file:GPRF_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(123) " "Verilog HDL assignment warning at reg_file.v(123): truncated value with size 32 to match size of target (16)" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503948816473 "|AluREG|reg_file:GPRF_Inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_file.v(138) " "Verilog HDL Case Statement information at reg_file.v(138): all case item expressions in this case statement are onehot" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1503948816474 "|AluREG|reg_file:GPRF_Inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_file.v(174) " "Verilog HDL Case Statement information at reg_file.v(174): all case item expressions in this case statement are onehot" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1503948816474 "|AluREG|reg_file:GPRF_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reg_file.v(201) " "Verilog HDL assignment warning at reg_file.v(201): truncated value with size 32 to match size of target (5)" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503948816474 "|AluREG|reg_file:GPRF_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_reg_file io_reg_file:IORegs_Inst " "Elaborating entity \"io_reg_file\" for hierarchy \"io_reg_file:IORegs_Inst\"" {  } { { "AluREG.v" "IORegs_Inst" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_avr alu_avr:ALU_Inst " "Elaborating entity \"alu_avr\" for hierarchy \"alu_avr:ALU_Inst\"" {  } { { "AluREG.v" "ALU_Inst" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948816477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1503948816997 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[0\] GND " "Pin \"sreg_out\[0\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[1\] GND " "Pin \"sreg_out\[1\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[2\] GND " "Pin \"sreg_out\[2\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[3\] GND " "Pin \"sreg_out\[3\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[4\] GND " "Pin \"sreg_out\[4\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[5\] GND " "Pin \"sreg_out\[5\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[6\] GND " "Pin \"sreg_out\[6\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sreg_out\[7\] GND " "Pin \"sreg_out\[7\]\" is stuck at GND" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503948817011 "|AluREG|sreg_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503948817011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503948817107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "73 " "73 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1503948817321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503948817438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948817438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cp2 " "No output dependent on input pin \"cp2\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|cp2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cp2en " "No output dependent on input pin \"cp2en\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|cp2en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ireset " "No output dependent on input pin \"ireset\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|ireset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_add " "No output dependent on input pin \"idc_add\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_add"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_adc " "No output dependent on input pin \"idc_adc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_adc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_adiw " "No output dependent on input pin \"idc_adiw\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_adiw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_sub " "No output dependent on input pin \"idc_sub\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_sub"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_subi " "No output dependent on input pin \"idc_subi\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_subi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_sbc " "No output dependent on input pin \"idc_sbc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_sbc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_sbci " "No output dependent on input pin \"idc_sbci\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_sbci"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_sbiw " "No output dependent on input pin \"idc_sbiw\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_sbiw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adiw_st " "No output dependent on input pin \"adiw_st\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|adiw_st"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sbiw_st " "No output dependent on input pin \"sbiw_st\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|sbiw_st"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_and " "No output dependent on input pin \"idc_and\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_and"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_andi " "No output dependent on input pin \"idc_andi\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_andi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_or " "No output dependent on input pin \"idc_or\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_or"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_ori " "No output dependent on input pin \"idc_ori\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_ori"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_eor " "No output dependent on input pin \"idc_eor\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_eor"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_neg " "No output dependent on input pin \"idc_neg\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_neg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_cp " "No output dependent on input pin \"idc_cp\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_cp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_cpc " "No output dependent on input pin \"idc_cpc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_cpc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_cpi " "No output dependent on input pin \"idc_cpi\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_cpi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_cpse " "No output dependent on input pin \"idc_cpse\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_cpse"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_lsr " "No output dependent on input pin \"idc_lsr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_lsr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_ror " "No output dependent on input pin \"idc_ror\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_ror"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_asr " "No output dependent on input pin \"idc_asr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_asr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "idc_swap " "No output dependent on input pin \"idc_swap\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|idc_swap"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mc " "No output dependent on input pin \"mc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|mc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mz " "No output dependent on input pin \"mz\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503948817476 "|AluREG|mz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1503948817476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503948817477 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503948817477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503948817477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503948817477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503948817493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 14:33:37 2017 " "Processing ended: Mon Aug 28 14:33:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503948817493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503948817493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503948817493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948817493 ""}
