# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise3.srcs/sources_1/new/top.vhd" \
"../../../../exercise3.ip_user_files/bd/top_traffic_design/ip/top_traffic_design_c_counter_binary_0_0/sim/top_traffic_design_c_counter_binary_0_0.vhd" \
"../../../../exercise3.ip_user_files/bd/top_traffic_design/ip/top_traffic_design_top_0_0/sim/top_traffic_design_top_0_0.vhd" \
"../../../../exercise3.ip_user_files/bd/top_traffic_design/sim/top_traffic_design.vhd" \
"../../../../exercise3.gen/sources_1/bd/top_traffic_design/hdl/top_traffic_design_wrapper.vhd" \

# Do not sort compile order
nosort
