module system_c_addsub_0_0(A, B, S)
;
  input [9:0]A;
  input [9:0]B;
  output [9:0]S;
endmodule