[
   {
      "instance" : "ALU",
      "instance_module" : "ALU",
      "input" : [
         {
            "net" : "ALU_Control_ALUCtrl_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ALUCtrl_i"
         },
         {
            "net" : "ForwardToData1_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data1_i"
         },
         {
            "pin" : "data2_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MUX_ALUSrc_data_o"
         }
      ],
      "output" : [
         {
            "net" : "ALU_Zero_o",
            "pin" : "Zero_o"
         },
         {
            "pin" : "data_o",
            "net" : "ALU_data_o"
         }
      ]
   },
   {
      "instance" : "ALU_Control",
      "instance_module" : "ALU_Control",
      "input" : [
         {
            "net" : "ID_EX_ALUOp_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ALUOp_i"
         },
         {
            "net" : "ALUfunct_in",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "funct_i"
         }
      ],
      "output" : [
         {
            "net" : "ALU_Control_ALUCtrl_o",
            "pin" : "ALUCtrl_o"
         }
      ]
   },
   {
      "instance" : "AddSum",
      "instance_module" : "ALU",
      "input" : [
         {
            "pin" : "ALUCtrl_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "3'b001"
         },
         {
            "pin" : "data1_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_pc_o"
         },
         {
            "pin" : "data2_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "shiftLeft_data_o"
         }
      ],
      "output" : [
         {
            "net" : "",
            "pin" : "Zero_o"
         },
         {
            "pin" : "data_o",
            "net" : "AddSum_data_o"
         }
      ]
   },
   {
      "instance" : "Add_PC",
      "instance_module" : "Adder",
      "input" : [
         {
            "pin" : "data1_in",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "inst_addr"
         },
         {
            "net" : "32'd4",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data2_in"
         }
      ],
      "output" : [
         {
            "net" : "addPC",
            "pin" : "data_o"
         }
      ]
   },
   {
      "instance" : "Control",
      "instance_module" : "Control",
      "input" : [
         {
            "pin" : "Op_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_inst_o[6:0]"
         }
      ],
      "output" : [
         {
            "pin" : "ALUOp_o",
            "net" : "Control_ALUOp_o"
         },
         {
            "pin" : "ALUSrc_o",
            "net" : "Control_ALUSrc_o"
         },
         {
            "pin" : "MemRd_o",
            "net" : "Control_MemRd_o"
         },
         {
            "net" : "Control_MemToReg_o",
            "pin" : "MemToReg_o"
         },
         {
            "pin" : "MemWr_o",
            "net" : "Control_MemWr_o"
         },
         {
            "pin" : "RegWrite_o",
            "net" : "Control_RegWrite_o"
         },
         {
            "net" : "Control_immSelect_o",
            "pin" : "immSelect_o"
         }
      ]
   },
   {
      "instance" : "Data_Memory",
      "instance_module" : "Data_Memory",
      "input" : [
         {
            "net" : "EX_MEM_MemRead_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MemRead_i"
         },
         {
            "pin" : "MemWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_MemWrite_o"
         },
         {
            "net" : "aluToDM_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "addr_i"
         },
         {
            "pin" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "clk_i"
         },
         {
            "pin" : "data_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_RDData_o"
         },
         {
            "net" : "address",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "op_addr"
         },
         {
            "net" : "rst",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "reset"
         }
      ],
      "output" : [
         {
            "net" : "data_mem_o",
            "pin" : "data_mem_o"
         },
         {
            "net" : "Data_Memory_data_o",
            "pin" : "data_o"
         }
      ]
   },
   {
      "instance" : "EX_MEM",
      "instance_module" : "EX_MEM",
      "input" : [
         {
            "pin" : "ALUResult_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ALU_data_o"
         },
         {
            "pin" : "MemRead_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_MemRead_o"
         },
         {
            "net" : "ID_EX_MemToReg_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MemToReg_i"
         },
         {
            "pin" : "MemWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_MemWrite_o"
         },
         {
            "net" : "ForwardToData2_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RDData_i"
         },
         {
            "pin" : "RDaddr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_RegDst_o"
         },
         {
            "net" : "ID_EX_RegWrite_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RegWrite_i"
         },
         {
            "net" : "VALU_v_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "VALUResult_i"
         },
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "net" : "ID_EX_inst_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "instr_i"
         },
         {
            "pin" : "pc_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_pc_o"
         },
         {
            "pin" : "start_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "start_i"
         },
         {
            "net" : "ALU_Zero_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "zero_i"
         }
      ],
      "output" : [
         {
            "pin" : "ALUResult_o",
            "net" : "EX_MEM_ALUResult_o"
         },
         {
            "pin" : "MemRead_o",
            "net" : "EX_MEM_MemRead_o"
         },
         {
            "net" : "EX_MEM_MemToReg_o",
            "pin" : "MemToReg_o"
         },
         {
            "net" : "EX_MEM_MemWrite_o",
            "pin" : "MemWrite_o"
         },
         {
            "pin" : "RDData_o",
            "net" : "EX_MEM_RDData_o"
         },
         {
            "net" : "EX_MEM_RDaddr_o",
            "pin" : "RDaddr_o"
         },
         {
            "pin" : "RegWrite_o",
            "net" : "EX_MEM_RegWrite_o"
         },
         {
            "net" : "EX_MEM_VALUResult_o",
            "pin" : "VALUResult_o"
         },
         {
            "pin" : "instr_o",
            "net" : "EX_MEM_instr_o"
         },
         {
            "net" : "",
            "pin" : "pc_o"
         },
         {
            "net" : "",
            "pin" : "zero_o"
         }
      ]
   },
   {
      "instance" : "ForwardToData1",
      "instance_module" : "ForwardingMUX",
      "input" : [
         {
            "net" : "EX_MEM_ALUResult_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "EX_MEM_i"
         },
         {
            "net" : "memToReg_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MEM_WB_i"
         },
         {
            "net" : "ID_EX_RDData0_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data_i"
         },
         {
            "pin" : "select_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ForwardingUnit_ForwardA_o"
         }
      ],
      "output" : [
         {
            "net" : "ForwardToData1_data_o",
            "pin" : "data_o"
         }
      ]
   },
   {
      "instance" : "ForwardToData2",
      "instance_module" : "ForwardingMUX",
      "input" : [
         {
            "net" : "EX_MEM_ALUResult_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "EX_MEM_i"
         },
         {
            "net" : "memToReg_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MEM_WB_i"
         },
         {
            "pin" : "data_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_RDData1_o"
         },
         {
            "pin" : "select_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ForwardingUnit_ForwardB_o"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "ForwardToData2_data_o"
         }
      ]
   },
   {
      "instance" : "ForwardingUnit",
      "instance_module" : "ForwardingUnit",
      "input" : [
         {
            "pin" : "EX_MEM_RD_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_RDaddr_o"
         },
         {
            "pin" : "EX_MEM_RegWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_RegWrite_o"
         },
         {
            "net" : "ID_EX_RSaddr_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ID_EX_RS_i"
         },
         {
            "pin" : "ID_EX_RT_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_RTaddr_o"
         },
         {
            "net" : "MEM_WB_RDaddr_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MEM_WB_RD_i"
         },
         {
            "pin" : "MEM_WB_RegWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MEM_WB_RegWrite_o"
         }
      ],
      "output" : [
         {
            "net" : "ForwardingUnit_ForwardA_o",
            "pin" : "ForwardA_o"
         },
         {
            "net" : "ForwardingUnit_ForwardB_o",
            "pin" : "ForwardB_o"
         }
      ]
   },
   {
      "instance" : "HazradDetect",
      "instance_module" : "HazradDetect",
      "input" : [
         {
            "net" : "ID_EX_MemRead_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ID_EX_MemRead_i"
         },
         {
            "pin" : "ID_EXrd_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_inst_o[19:15]"
         },
         {
            "pin" : "IF_IDrs1_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_inst_o[24:20]"
         },
         {
            "net" : "IF_ID_inst_o[19:15]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "IF_IDrs2_i"
         }
      ],
      "output" : [
         {
            "net" : "HazradDetect_Hazard_o",
            "pin" : "Hazard_o"
         }
      ]
   },
   {
      "instance" : "ID_EX",
      "instance_module" : "ID_EX",
      "input" : [
         {
            "net" : "MUX_Control_ALUOp_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ALUOp_i"
         },
         {
            "pin" : "ALUSrc_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MUX_Control_ALUSrc_o"
         },
         {
            "pin" : "MemRead_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MUX_Control_MemRead_o"
         },
         {
            "net" : "MUX_Control_MemToReg_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MemToReg_i"
         },
         {
            "pin" : "MemWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MUX_Control_MemWrite_o"
         },
         {
            "net" : "PC_Branch_Select",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "PC_branch_select_i"
         },
         {
            "pin" : "RDData0_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Registers_RSdata_o"
         },
         {
            "net" : "Registers_RTdata_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RDData1_i"
         },
         {
            "net" : "IF_ID_inst_o[19:15]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RSaddr_i"
         },
         {
            "net" : "IF_ID_inst_o[24:20]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RTaddr_i"
         },
         {
            "net" : "MUX_Control_RegDst_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RegDst_i"
         },
         {
            "pin" : "RegWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MUX_Control_RegWrite_o"
         },
         {
            "pin" : "SignExtended_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Sign_Extend_data_o"
         },
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "net" : "IF_ID_inst_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "inst_i"
         },
         {
            "net" : "PCImmExtend_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "pcEx_i"
         },
         {
            "net" : "IF_ID_pc_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "pc_i"
         },
         {
            "pin" : "start_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "start_i"
         }
      ],
      "output" : [
         {
            "pin" : "ALUOp_o",
            "net" : "ID_EX_ALUOp_o"
         },
         {
            "pin" : "ALUSrc_o",
            "net" : "ID_EX_ALUSrc_o"
         },
         {
            "pin" : "MemRead_o",
            "net" : "ID_EX_MemRead_o"
         },
         {
            "pin" : "MemToReg_o",
            "net" : "ID_EX_MemToReg_o"
         },
         {
            "net" : "ID_EX_MemWrite_o",
            "pin" : "MemWrite_o"
         },
         {
            "net" : "",
            "pin" : "PC_branch_select_o"
         },
         {
            "net" : "ID_EX_RDData0_o",
            "pin" : "RDData0_o"
         },
         {
            "pin" : "RDData1_o",
            "net" : "ID_EX_RDData1_o"
         },
         {
            "pin" : "RSaddr_o",
            "net" : "ID_EX_RSaddr_o"
         },
         {
            "pin" : "RTaddr_o",
            "net" : "ID_EX_RTaddr_o"
         },
         {
            "net" : "ID_EX_RegDst_o",
            "pin" : "RegDst_o"
         },
         {
            "net" : "ID_EX_RegWrite_o",
            "pin" : "RegWrite_o"
         },
         {
            "pin" : "SignExtended_o",
            "net" : "ID_EX_SignExtended_o"
         },
         {
            "net" : "ID_EX_inst_o",
            "pin" : "inst_o"
         },
         {
            "pin" : "pcEx_o",
            "net" : ""
         },
         {
            "pin" : "pc_o",
            "net" : "ID_EX_pc_o"
         }
      ]
   },
   {
      "instance" : "IF_ID",
      "instance_module" : "IF_ID",
      "input" : [
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "net" : "PC_Branch_Select",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "flush_i"
         },
         {
            "pin" : "hazard_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "HazradDetect_Hazard_o"
         },
         {
            "pin" : "inst_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "inst"
         },
         {
            "pin" : "pcIm_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "pcIm"
         },
         {
            "pin" : "pc_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "inst_addr"
         },
         {
            "net" : "start_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "start_i"
         }
      ],
      "output" : [
         {
            "net" : "IF_ID_inst_o",
            "pin" : "inst_o"
         },
         {
            "net" : "IF_ID_pcIm_o",
            "pin" : "pcIm_o"
         },
         {
            "pin" : "pc_o",
            "net" : "IF_ID_pc_o"
         }
      ]
   },
   {
      "instance" : "Instruction_Memory",
      "instance_module" : "Instruction_Memory",
      "input" : [
         {
            "pin" : "addr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "inst_addr"
         },
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk"
         },
         {
            "pin" : "instr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "instr_i"
         },
         {
            "net" : "rst",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "reset"
         }
      ],
      "output" : [
         {
            "net" : "inst",
            "pin" : "instr_o"
         }
      ]
   },
   {
      "instance" : "MEM_WB",
      "instance_module" : "MEM_WB",
      "input" : [
         {
            "pin" : "ALUResult_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "aluToDM_data_o"
         },
         {
            "pin" : "DataMemReadData_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Data_Memory_data_o"
         },
         {
            "net" : "EX_MEM_MemToReg_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MemToReg_i"
         },
         {
            "net" : "EX_MEM_RDData_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RDData_i"
         },
         {
            "pin" : "RDaddr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_RDaddr_o"
         },
         {
            "pin" : "RegWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "EX_MEM_RegWrite_o"
         },
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "pin" : "start_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "start_i"
         }
      ],
      "output" : [
         {
            "pin" : "ALUResult_o",
            "net" : "MEM_WB_ALUResult_o"
         },
         {
            "net" : "MEM_WB_DataMemReadData_o",
            "pin" : "DataMemReadData_o"
         },
         {
            "net" : "MEM_WB_MemToReg_o",
            "pin" : "MemToReg_o"
         },
         {
            "net" : "",
            "pin" : "RDData_o"
         },
         {
            "pin" : "RDaddr_o",
            "net" : "MEM_WB_RDaddr_o"
         },
         {
            "pin" : "RegWrite_o",
            "net" : "MEM_WB_RegWrite_o"
         }
      ]
   },
   {
      "instance" : "MUX_ALUSrc",
      "instance_module" : "MUX32",
      "input" : [
         {
            "net" : "ForwardToData2_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data1_i"
         },
         {
            "pin" : "data2_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ID_EX_SignExtended_o"
         },
         {
            "net" : "ID_EX_ALUSrc_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "select_i"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "MUX_ALUSrc_data_o"
         }
      ]
   },
   {
      "instance" : "MUX_Control",
      "instance_module" : "MUX_Control",
      "input" : [
         {
            "net" : "Control_ALUOp_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ALUOp_i"
         },
         {
            "net" : "Control_ALUSrc_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "ALUSrc_i"
         },
         {
            "net" : "HazradDetect_Hazard_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "Hazard_i"
         },
         {
            "pin" : "MemRead_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Control_MemRd_o"
         },
         {
            "pin" : "MemToReg_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Control_MemToReg_o"
         },
         {
            "net" : "Control_MemWr_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "MemWrite_i"
         },
         {
            "net" : "IF_ID_inst_o[11:7]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RegDst_i"
         },
         {
            "net" : "Control_RegWrite_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RegWrite_i"
         }
      ],
      "output" : [
         {
            "net" : "MUX_Control_ALUOp_o",
            "pin" : "ALUOp_o"
         },
         {
            "net" : "MUX_Control_ALUSrc_o",
            "pin" : "ALUSrc_o"
         },
         {
            "pin" : "MemRead_o",
            "net" : "MUX_Control_MemRead_o"
         },
         {
            "pin" : "MemToReg_o",
            "net" : "MUX_Control_MemToReg_o"
         },
         {
            "pin" : "MemWrite_o",
            "net" : "MUX_Control_MemWrite_o"
         },
         {
            "pin" : "RegDst_o",
            "net" : "MUX_Control_RegDst_o"
         },
         {
            "pin" : "RegWrite_o",
            "net" : "MUX_Control_RegWrite_o"
         }
      ]
   },
   {
      "instance" : "PC",
      "instance_module" : "PC",
      "input" : [
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "pin" : "hazardpc_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "HazradDetect_Hazard_o"
         },
         {
            "net" : "pcSelect_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "pc_i"
         },
         {
            "net" : "start_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "start_i"
         }
      ],
      "output" : [
         {
            "pin" : "pc_o",
            "net" : "inst_addr"
         }
      ]
   },
   {
      "instance" : "PCImmExtend",
      "instance_module" : "Sign_Extend",
      "input" : [
         {
            "pin" : "data0_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_pcIm_o"
         },
         {
            "pin" : "data1_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "12'b0"
         },
         {
            "pin" : "select_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "1'b0"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "PCImmExtend_data_o"
         }
      ]
   },
   {
      "instance" : "Registers",
      "instance_module" : "Registers",
      "input" : [
         {
            "pin" : "RDaddr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MEM_WB_RDaddr_o"
         },
         {
            "net" : "memToReg_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RDdata_i"
         },
         {
            "pin" : "RSaddr_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "IF_ID_inst_o[19:15]"
         },
         {
            "net" : "IF_ID_inst_o[24:20]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "RTaddr_i"
         },
         {
            "pin" : "RegWrite_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MEM_WB_RegWrite_o"
         },
         {
            "net" : "clk_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "clk_i"
         },
         {
            "pin" : "is_pos_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "vector_signed[1]"
         },
         {
            "pin" : "op_address",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "address"
         },
         {
            "net" : "rst",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "reset"
         }
      ],
      "output" : [
         {
            "pin" : "RSdata_o",
            "net" : "Registers_RSdata_o"
         },
         {
            "net" : "Registers_RTdata_o",
            "pin" : "RTdata_o"
         },
         {
            "net" : "is_positive_line",
            "pin" : "pos_o"
         },
         {
            "net" : "reg_o",
            "pin" : "reg_o"
         }
      ]
   },
   {
      "instance" : "Sign_Extend",
      "instance_module" : "Sign_Extend",
      "input" : [
         {
            "net" : "IF_ID_inst_o[31:20]",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data0_i"
         },
         {
            "pin" : "data1_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "{IF_ID_inst_o[31:25],IF_ID_inst_o[11:7]}"
         },
         {
            "pin" : "select_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "Control_immSelect_o"
         }
      ],
      "output" : [
         {
            "net" : "Sign_Extend_data_o",
            "pin" : "data_o"
         }
      ]
   },
   {
      "instance" : "VALU",
      "instance_module" : "VALU",
      "input" : [
         {
            "net" : "VALU_Control_VALUCtrl_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "VALUCtrl_i"
         },
         {
            "pin" : "v1_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ForwardToData1_data_o"
         },
         {
            "net" : "MUX_ALUSrc_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "v2_i"
         }
      ],
      "output" : [
         {
            "pin" : "over",
            "net" : "vector_signed_bits"
         },
         {
            "pin" : "v_o",
            "net" : "VALU_v_o"
         }
      ]
   },
   {
      "instance" : "VALU_Control",
      "instance_module" : "VALU_ctrl",
      "input" : [
         {
            "pin" : "vfunct_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "ALUfunct_in"
         }
      ],
      "output" : [
         {
            "net" : "VALU_Control_VALUCtrl_o",
            "pin" : "VALUCtrl_o"
         }
      ]
   },
   {
      "instance" : "aluToDM",
      "instance_module" : "MUX32",
      "input" : [
         {
            "net" : "EX_MEM_ALUResult_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data1_i"
         },
         {
            "net" : "EX_MEM_VALUResult_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data2_i"
         },
         {
            "net" : "toDataMemory",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "select_i"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "aluToDM_data_o"
         }
      ]
   },
   {
      "instance" : "memToReg",
      "instance_module" : "MUX32",
      "input" : [
         {
            "net" : "MEM_WB_ALUResult_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data1_i"
         },
         {
            "pin" : "data2_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MEM_WB_DataMemReadData_o"
         },
         {
            "pin" : "select_i",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "net" : "MEM_WB_MemToReg_o"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "memToReg_data_o"
         }
      ]
   },
   {
      "instance" : "pcSelect",
      "instance_module" : "MUX32",
      "input" : [
         {
            "net" : "addPC",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data1_i"
         },
         {
            "net" : "AddSum_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data2_i"
         },
         {
            "net" : "isBranch",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "select_i"
         }
      ],
      "output" : [
         {
            "net" : "pcSelect_data_o",
            "pin" : "data_o"
         }
      ]
   },
   {
      "instance" : "shiftLeft",
      "instance_module" : "Shift1",
      "input" : [
         {
            "net" : "PCImmExtend_data_o",
            "connection" : "MEM_WB.MEM_WB_RegWrite_o",
            "pin" : "data_i"
         }
      ],
      "output" : [
         {
            "pin" : "data_o",
            "net" : "shiftLeft_data_o"
         }
      ]
   }
]
