// Seed: 1510144498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_4;
  logic id_5;
  assign id_4 = 1'h0 ? 1'b0 : "" ? 1 : !id_4;
endmodule
