
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401658 <.init>:
  401658:	stp	x29, x30, [sp, #-16]!
  40165c:	mov	x29, sp
  401660:	bl	401b00 <__fxstatat@plt+0x60>
  401664:	ldp	x29, x30, [sp], #16
  401668:	ret

Disassembly of section .plt:

0000000000401670 <mbrtowc@plt-0x20>:
  401670:	stp	x16, x30, [sp, #-16]!
  401674:	adrp	x16, 41a000 <__fxstatat@plt+0x18560>
  401678:	ldr	x17, [x16, #4088]
  40167c:	add	x16, x16, #0xff8
  401680:	br	x17
  401684:	nop
  401688:	nop
  40168c:	nop

0000000000401690 <mbrtowc@plt>:
  401690:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401694:	ldr	x17, [x16]
  401698:	add	x16, x16, #0x0
  40169c:	br	x17

00000000004016a0 <memcpy@plt>:
  4016a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016a4:	ldr	x17, [x16, #8]
  4016a8:	add	x16, x16, #0x8
  4016ac:	br	x17

00000000004016b0 <memmove@plt>:
  4016b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016b4:	ldr	x17, [x16, #16]
  4016b8:	add	x16, x16, #0x10
  4016bc:	br	x17

00000000004016c0 <_exit@plt>:
  4016c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016c4:	ldr	x17, [x16, #24]
  4016c8:	add	x16, x16, #0x18
  4016cc:	br	x17

00000000004016d0 <getcwd@plt>:
  4016d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016d4:	ldr	x17, [x16, #32]
  4016d8:	add	x16, x16, #0x20
  4016dc:	br	x17

00000000004016e0 <strlen@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016e4:	ldr	x17, [x16, #40]
  4016e8:	add	x16, x16, #0x28
  4016ec:	br	x17

00000000004016f0 <__sprintf_chk@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4016f4:	ldr	x17, [x16, #48]
  4016f8:	add	x16, x16, #0x30
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401704:	ldr	x17, [x16, #56]
  401708:	add	x16, x16, #0x38
  40170c:	br	x17

0000000000401710 <error@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401714:	ldr	x17, [x16, #64]
  401718:	add	x16, x16, #0x40
  40171c:	br	x17

0000000000401720 <fchdir@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401724:	ldr	x17, [x16, #72]
  401728:	add	x16, x16, #0x48
  40172c:	br	x17

0000000000401730 <__cxa_atexit@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401734:	ldr	x17, [x16, #80]
  401738:	add	x16, x16, #0x50
  40173c:	br	x17

0000000000401740 <qsort@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401744:	ldr	x17, [x16, #88]
  401748:	add	x16, x16, #0x58
  40174c:	br	x17

0000000000401750 <lseek@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401754:	ldr	x17, [x16, #96]
  401758:	add	x16, x16, #0x60
  40175c:	br	x17

0000000000401760 <__fpending@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401764:	ldr	x17, [x16, #104]
  401768:	add	x16, x16, #0x68
  40176c:	br	x17

0000000000401770 <fileno@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401774:	ldr	x17, [x16, #112]
  401778:	add	x16, x16, #0x70
  40177c:	br	x17

0000000000401780 <fclose@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401784:	ldr	x17, [x16, #120]
  401788:	add	x16, x16, #0x78
  40178c:	br	x17

0000000000401790 <nl_langinfo@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401794:	ldr	x17, [x16, #128]
  401798:	add	x16, x16, #0x80
  40179c:	br	x17

00000000004017a0 <malloc@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017a4:	ldr	x17, [x16, #136]
  4017a8:	add	x16, x16, #0x88
  4017ac:	br	x17

00000000004017b0 <open@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017b4:	ldr	x17, [x16, #144]
  4017b8:	add	x16, x16, #0x90
  4017bc:	br	x17

00000000004017c0 <strncmp@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017c4:	ldr	x17, [x16, #152]
  4017c8:	add	x16, x16, #0x98
  4017cc:	br	x17

00000000004017d0 <bindtextdomain@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017d4:	ldr	x17, [x16, #160]
  4017d8:	add	x16, x16, #0xa0
  4017dc:	br	x17

00000000004017e0 <__libc_start_main@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017e4:	ldr	x17, [x16, #168]
  4017e8:	add	x16, x16, #0xa8
  4017ec:	br	x17

00000000004017f0 <__printf_chk@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4017f4:	ldr	x17, [x16, #176]
  4017f8:	add	x16, x16, #0xb0
  4017fc:	br	x17

0000000000401800 <fstatfs@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401804:	ldr	x17, [x16, #184]
  401808:	add	x16, x16, #0xb8
  40180c:	br	x17

0000000000401810 <memset@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401814:	ldr	x17, [x16, #192]
  401818:	add	x16, x16, #0xc0
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401824:	ldr	x17, [x16, #200]
  401828:	add	x16, x16, #0xc8
  40182c:	br	x17

0000000000401830 <bcmp@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401834:	ldr	x17, [x16, #208]
  401838:	add	x16, x16, #0xd0
  40183c:	br	x17

0000000000401840 <readdir@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401844:	ldr	x17, [x16, #216]
  401848:	add	x16, x16, #0xd8
  40184c:	br	x17

0000000000401850 <realloc@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401854:	ldr	x17, [x16, #224]
  401858:	add	x16, x16, #0xe0
  40185c:	br	x17

0000000000401860 <closedir@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401864:	ldr	x17, [x16, #232]
  401868:	add	x16, x16, #0xe8
  40186c:	br	x17

0000000000401870 <close@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401874:	ldr	x17, [x16, #240]
  401878:	add	x16, x16, #0xf0
  40187c:	br	x17

0000000000401880 <strrchr@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401884:	ldr	x17, [x16, #248]
  401888:	add	x16, x16, #0xf8
  40188c:	br	x17

0000000000401890 <__gmon_start__@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401894:	ldr	x17, [x16, #256]
  401898:	add	x16, x16, #0x100
  40189c:	br	x17

00000000004018a0 <fdopendir@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018a4:	ldr	x17, [x16, #264]
  4018a8:	add	x16, x16, #0x108
  4018ac:	br	x17

00000000004018b0 <abort@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018b4:	ldr	x17, [x16, #272]
  4018b8:	add	x16, x16, #0x110
  4018bc:	br	x17

00000000004018c0 <mbsinit@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018c4:	ldr	x17, [x16, #280]
  4018c8:	add	x16, x16, #0x118
  4018cc:	br	x17

00000000004018d0 <access@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018d4:	ldr	x17, [x16, #288]
  4018d8:	add	x16, x16, #0x120
  4018dc:	br	x17

00000000004018e0 <textdomain@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018e4:	ldr	x17, [x16, #296]
  4018e8:	add	x16, x16, #0x128
  4018ec:	br	x17

00000000004018f0 <getopt_long@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4018f4:	ldr	x17, [x16, #304]
  4018f8:	add	x16, x16, #0x130
  4018fc:	br	x17

0000000000401900 <__fprintf_chk@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401904:	ldr	x17, [x16, #312]
  401908:	add	x16, x16, #0x138
  40190c:	br	x17

0000000000401910 <strcmp@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401914:	ldr	x17, [x16, #320]
  401918:	add	x16, x16, #0x140
  40191c:	br	x17

0000000000401920 <__ctype_b_loc@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401924:	ldr	x17, [x16, #328]
  401928:	add	x16, x16, #0x148
  40192c:	br	x17

0000000000401930 <fseeko@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401934:	ldr	x17, [x16, #336]
  401938:	add	x16, x16, #0x150
  40193c:	br	x17

0000000000401940 <chdir@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401944:	ldr	x17, [x16, #344]
  401948:	add	x16, x16, #0x158
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401954:	ldr	x17, [x16, #352]
  401958:	add	x16, x16, #0x160
  40195c:	br	x17

0000000000401960 <__ctype_get_mb_cur_max@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401964:	ldr	x17, [x16, #360]
  401968:	add	x16, x16, #0x168
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401974:	ldr	x17, [x16, #368]
  401978:	add	x16, x16, #0x170
  40197c:	br	x17

0000000000401980 <memrchr@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401984:	ldr	x17, [x16, #376]
  401988:	add	x16, x16, #0x178
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401994:	ldr	x17, [x16, #384]
  401998:	add	x16, x16, #0x180
  40199c:	br	x17

00000000004019a0 <fcntl@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019a4:	ldr	x17, [x16, #392]
  4019a8:	add	x16, x16, #0x188
  4019ac:	br	x17

00000000004019b0 <fflush@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019b4:	ldr	x17, [x16, #400]
  4019b8:	add	x16, x16, #0x190
  4019bc:	br	x17

00000000004019c0 <strcpy@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019c4:	ldr	x17, [x16, #408]
  4019c8:	add	x16, x16, #0x198
  4019cc:	br	x17

00000000004019d0 <dirfd@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019d4:	ldr	x17, [x16, #416]
  4019d8:	add	x16, x16, #0x1a0
  4019dc:	br	x17

00000000004019e0 <__lxstat@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019e4:	ldr	x17, [x16, #424]
  4019e8:	add	x16, x16, #0x1a8
  4019ec:	br	x17

00000000004019f0 <memchr@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  4019f4:	ldr	x17, [x16, #432]
  4019f8:	add	x16, x16, #0x1b0
  4019fc:	br	x17

0000000000401a00 <__fxstat@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a04:	ldr	x17, [x16, #440]
  401a08:	add	x16, x16, #0x1b8
  401a0c:	br	x17

0000000000401a10 <dcgettext@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a14:	ldr	x17, [x16, #448]
  401a18:	add	x16, x16, #0x1c0
  401a1c:	br	x17

0000000000401a20 <fputs_unlocked@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a24:	ldr	x17, [x16, #456]
  401a28:	add	x16, x16, #0x1c8
  401a2c:	br	x17

0000000000401a30 <__freading@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a34:	ldr	x17, [x16, #464]
  401a38:	add	x16, x16, #0x1d0
  401a3c:	br	x17

0000000000401a40 <iswprint@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a44:	ldr	x17, [x16, #472]
  401a48:	add	x16, x16, #0x1d8
  401a4c:	br	x17

0000000000401a50 <openat@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a54:	ldr	x17, [x16, #480]
  401a58:	add	x16, x16, #0x1e0
  401a5c:	br	x17

0000000000401a60 <__assert_fail@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a64:	ldr	x17, [x16, #488]
  401a68:	add	x16, x16, #0x1e8
  401a6c:	br	x17

0000000000401a70 <__errno_location@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a74:	ldr	x17, [x16, #496]
  401a78:	add	x16, x16, #0x1f0
  401a7c:	br	x17

0000000000401a80 <__xstat@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a84:	ldr	x17, [x16, #504]
  401a88:	add	x16, x16, #0x1f8
  401a8c:	br	x17

0000000000401a90 <setlocale@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401a94:	ldr	x17, [x16, #512]
  401a98:	add	x16, x16, #0x200
  401a9c:	br	x17

0000000000401aa0 <__fxstatat@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401aa4:	ldr	x17, [x16, #520]
  401aa8:	add	x16, x16, #0x208
  401aac:	br	x17

Disassembly of section .text:

0000000000401ab0 <.text>:
  401ab0:	mov	x29, #0x0                   	// #0
  401ab4:	mov	x30, #0x0                   	// #0
  401ab8:	mov	x5, x0
  401abc:	ldr	x1, [sp]
  401ac0:	add	x2, sp, #0x8
  401ac4:	mov	x6, sp
  401ac8:	movz	x0, #0x0, lsl #48
  401acc:	movk	x0, #0x0, lsl #32
  401ad0:	movk	x0, #0x40, lsl #16
  401ad4:	movk	x0, #0x1ebc
  401ad8:	movz	x3, #0x0, lsl #48
  401adc:	movk	x3, #0x0, lsl #32
  401ae0:	movk	x3, #0x40, lsl #16
  401ae4:	movk	x3, #0x92f0
  401ae8:	movz	x4, #0x0, lsl #48
  401aec:	movk	x4, #0x0, lsl #32
  401af0:	movk	x4, #0x40, lsl #16
  401af4:	movk	x4, #0x9370
  401af8:	bl	4017e0 <__libc_start_main@plt>
  401afc:	bl	4018b0 <abort@plt>
  401b00:	adrp	x0, 41a000 <__fxstatat@plt+0x18560>
  401b04:	ldr	x0, [x0, #4064]
  401b08:	cbz	x0, 401b10 <__fxstatat@plt+0x70>
  401b0c:	b	401890 <__gmon_start__@plt>
  401b10:	ret
  401b14:	nop
  401b18:	adrp	x0, 41b000 <__fxstatat@plt+0x19560>
  401b1c:	add	x0, x0, #0x288
  401b20:	adrp	x1, 41b000 <__fxstatat@plt+0x19560>
  401b24:	add	x1, x1, #0x288
  401b28:	cmp	x1, x0
  401b2c:	b.eq	401b44 <__fxstatat@plt+0xa4>  // b.none
  401b30:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401b34:	ldr	x1, [x1, #928]
  401b38:	cbz	x1, 401b44 <__fxstatat@plt+0xa4>
  401b3c:	mov	x16, x1
  401b40:	br	x16
  401b44:	ret
  401b48:	adrp	x0, 41b000 <__fxstatat@plt+0x19560>
  401b4c:	add	x0, x0, #0x288
  401b50:	adrp	x1, 41b000 <__fxstatat@plt+0x19560>
  401b54:	add	x1, x1, #0x288
  401b58:	sub	x1, x1, x0
  401b5c:	lsr	x2, x1, #63
  401b60:	add	x1, x2, x1, asr #3
  401b64:	cmp	xzr, x1, asr #1
  401b68:	asr	x1, x1, #1
  401b6c:	b.eq	401b84 <__fxstatat@plt+0xe4>  // b.none
  401b70:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401b74:	ldr	x2, [x2, #936]
  401b78:	cbz	x2, 401b84 <__fxstatat@plt+0xe4>
  401b7c:	mov	x16, x2
  401b80:	br	x16
  401b84:	ret
  401b88:	stp	x29, x30, [sp, #-32]!
  401b8c:	mov	x29, sp
  401b90:	str	x19, [sp, #16]
  401b94:	adrp	x19, 41b000 <__fxstatat@plt+0x19560>
  401b98:	ldrb	w0, [x19, #696]
  401b9c:	cbnz	w0, 401bac <__fxstatat@plt+0x10c>
  401ba0:	bl	401b18 <__fxstatat@plt+0x78>
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	strb	w0, [x19, #696]
  401bac:	ldr	x19, [sp, #16]
  401bb0:	ldp	x29, x30, [sp], #32
  401bb4:	ret
  401bb8:	b	401b48 <__fxstatat@plt+0xa8>
  401bbc:	sub	sp, sp, #0xa0
  401bc0:	stp	x20, x19, [sp, #144]
  401bc4:	mov	w19, w0
  401bc8:	stp	x29, x30, [sp, #112]
  401bcc:	stp	x22, x21, [sp, #128]
  401bd0:	add	x29, sp, #0x70
  401bd4:	cbnz	w0, 401e80 <__fxstatat@plt+0x3e0>
  401bd8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401bdc:	add	x1, x1, #0x70f
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, xzr
  401be8:	bl	401a10 <dcgettext@plt>
  401bec:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  401bf0:	ldr	x2, [x8, #800]
  401bf4:	mov	x1, x0
  401bf8:	mov	w0, #0x1                   	// #1
  401bfc:	mov	x3, x2
  401c00:	mov	x4, x2
  401c04:	bl	4017f0 <__printf_chk@plt>
  401c08:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c0c:	add	x1, x1, #0x7ad
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, xzr
  401c18:	bl	401a10 <dcgettext@plt>
  401c1c:	adrp	x22, 41b000 <__fxstatat@plt+0x19560>
  401c20:	ldr	x1, [x22, #680]
  401c24:	bl	401a20 <fputs_unlocked@plt>
  401c28:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c2c:	add	x1, x1, #0xf00
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	mov	x0, xzr
  401c38:	bl	401a10 <dcgettext@plt>
  401c3c:	ldr	x1, [x22, #680]
  401c40:	bl	401a20 <fputs_unlocked@plt>
  401c44:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c48:	add	x1, x1, #0x838
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	mov	x0, xzr
  401c54:	bl	401a10 <dcgettext@plt>
  401c58:	ldr	x1, [x22, #680]
  401c5c:	bl	401a20 <fputs_unlocked@plt>
  401c60:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c64:	add	x1, x1, #0x91f
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401a10 <dcgettext@plt>
  401c74:	ldr	x1, [x22, #680]
  401c78:	bl	401a20 <fputs_unlocked@plt>
  401c7c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c80:	add	x1, x1, #0xa3a
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401a10 <dcgettext@plt>
  401c90:	ldr	x1, [x22, #680]
  401c94:	bl	401a20 <fputs_unlocked@plt>
  401c98:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c9c:	add	x1, x1, #0xaba
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	mov	x0, xzr
  401ca8:	bl	401a10 <dcgettext@plt>
  401cac:	ldr	x1, [x22, #680]
  401cb0:	bl	401a20 <fputs_unlocked@plt>
  401cb4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401cb8:	add	x1, x1, #0xb31
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401a10 <dcgettext@plt>
  401cc8:	ldr	x1, [x22, #680]
  401ccc:	bl	401a20 <fputs_unlocked@plt>
  401cd0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401cd4:	add	x1, x1, #0xb78
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	mov	x0, xzr
  401ce0:	bl	401a10 <dcgettext@plt>
  401ce4:	ldr	x1, [x22, #680]
  401ce8:	bl	401a20 <fputs_unlocked@plt>
  401cec:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401cf0:	add	x1, x1, #0xbbf
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	401a10 <dcgettext@plt>
  401d00:	ldr	x1, [x22, #680]
  401d04:	bl	401a20 <fputs_unlocked@plt>
  401d08:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d0c:	add	x1, x1, #0xd90
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	mov	x0, xzr
  401d18:	bl	401a10 <dcgettext@plt>
  401d1c:	ldr	x1, [x22, #680]
  401d20:	bl	401a20 <fputs_unlocked@plt>
  401d24:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d28:	add	x1, x1, #0xdbd
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401a10 <dcgettext@plt>
  401d38:	ldr	x1, [x22, #680]
  401d3c:	bl	401a20 <fputs_unlocked@plt>
  401d40:	adrp	x8, 409000 <__fxstatat@plt+0x7560>
  401d44:	add	x8, x8, #0x678
  401d48:	ldp	q0, q1, [x8, #48]
  401d4c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d50:	adrp	x20, 409000 <__fxstatat@plt+0x7560>
  401d54:	add	x1, x1, #0xf4b
  401d58:	str	q0, [sp, #48]
  401d5c:	ldp	q2, q0, [x8, #80]
  401d60:	mov	x21, sp
  401d64:	add	x20, x20, #0xdf3
  401d68:	stp	q1, q2, [sp, #64]
  401d6c:	ldr	q1, [x8]
  401d70:	str	q0, [sp, #96]
  401d74:	ldp	q0, q3, [x8, #16]
  401d78:	stp	q1, q0, [sp]
  401d7c:	str	q3, [sp, #32]
  401d80:	mov	x0, x20
  401d84:	bl	401910 <strcmp@plt>
  401d88:	cbz	w0, 401d94 <__fxstatat@plt+0x2f4>
  401d8c:	ldr	x1, [x21, #16]!
  401d90:	cbnz	x1, 401d80 <__fxstatat@plt+0x2e0>
  401d94:	ldr	x8, [x21, #8]
  401d98:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401d9c:	add	x1, x1, #0xfaa
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	cmp	x8, #0x0
  401da8:	mov	x0, xzr
  401dac:	csel	x21, x20, x8, eq  // eq = none
  401db0:	bl	401a10 <dcgettext@plt>
  401db4:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401db8:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  401dbc:	mov	x1, x0
  401dc0:	add	x2, x2, #0xe1a
  401dc4:	add	x3, x3, #0xfc1
  401dc8:	mov	w0, #0x1                   	// #1
  401dcc:	bl	4017f0 <__printf_chk@plt>
  401dd0:	mov	w0, #0x5                   	// #5
  401dd4:	mov	x1, xzr
  401dd8:	bl	401a90 <setlocale@plt>
  401ddc:	cbz	x0, 401e10 <__fxstatat@plt+0x370>
  401de0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401de4:	add	x1, x1, #0xfe9
  401de8:	mov	w2, #0x3                   	// #3
  401dec:	bl	4017c0 <strncmp@plt>
  401df0:	cbz	w0, 401e10 <__fxstatat@plt+0x370>
  401df4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401df8:	add	x1, x1, #0xfed
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401a10 <dcgettext@plt>
  401e08:	ldr	x1, [x22, #680]
  401e0c:	bl	401a20 <fputs_unlocked@plt>
  401e10:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401e14:	add	x1, x1, #0x34
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401a10 <dcgettext@plt>
  401e24:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401e28:	mov	x1, x0
  401e2c:	add	x2, x2, #0xfc1
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	mov	x3, x20
  401e38:	bl	4017f0 <__printf_chk@plt>
  401e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401e40:	add	x1, x1, #0x4f
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401a10 <dcgettext@plt>
  401e50:	adrp	x8, 409000 <__fxstatat@plt+0x7560>
  401e54:	adrp	x9, 409000 <__fxstatat@plt+0x7560>
  401e58:	add	x8, x8, #0xd8f
  401e5c:	add	x9, x9, #0xf67
  401e60:	cmp	x21, x20
  401e64:	mov	x1, x0
  401e68:	csel	x3, x9, x8, eq  // eq = none
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	mov	x2, x21
  401e74:	bl	4017f0 <__printf_chk@plt>
  401e78:	mov	w0, w19
  401e7c:	bl	401700 <exit@plt>
  401e80:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  401e84:	ldr	x20, [x8, #656]
  401e88:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401e8c:	add	x1, x1, #0x6e8
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401a10 <dcgettext@plt>
  401e9c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  401ea0:	ldr	x3, [x8, #800]
  401ea4:	mov	x2, x0
  401ea8:	mov	w1, #0x1                   	// #1
  401eac:	mov	x0, x20
  401eb0:	bl	401900 <__fprintf_chk@plt>
  401eb4:	mov	w0, w19
  401eb8:	bl	401700 <exit@plt>
  401ebc:	sub	sp, sp, #0x70
  401ec0:	stp	x29, x30, [sp, #16]
  401ec4:	stp	x28, x27, [sp, #32]
  401ec8:	stp	x26, x25, [sp, #48]
  401ecc:	stp	x24, x23, [sp, #64]
  401ed0:	stp	x22, x21, [sp, #80]
  401ed4:	stp	x20, x19, [sp, #96]
  401ed8:	ldr	x8, [x1]
  401edc:	mov	w20, w0
  401ee0:	add	x29, sp, #0x10
  401ee4:	mov	x19, x1
  401ee8:	mov	x0, x8
  401eec:	bl	402a2c <__fxstatat@plt+0xf8c>
  401ef0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401ef4:	add	x1, x1, #0xd8f
  401ef8:	mov	w0, #0x6                   	// #6
  401efc:	bl	401a90 <setlocale@plt>
  401f00:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  401f04:	add	x21, x21, #0xe1e
  401f08:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401f0c:	add	x1, x1, #0xdf9
  401f10:	mov	x0, x21
  401f14:	bl	4017d0 <bindtextdomain@plt>
  401f18:	mov	x0, x21
  401f1c:	bl	4018e0 <textdomain@plt>
  401f20:	adrp	x0, 402000 <__fxstatat@plt+0x560>
  401f24:	add	x0, x0, #0x958
  401f28:	bl	409378 <__fxstatat@plt+0x78d8>
  401f2c:	adrp	x22, 409000 <__fxstatat@plt+0x7560>
  401f30:	adrp	x23, 409000 <__fxstatat@plt+0x7560>
  401f34:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  401f38:	mov	w27, wzr
  401f3c:	mov	w24, wzr
  401f40:	mov	w26, #0x10                  	// #16
  401f44:	mov	w28, #0xffffffff            	// #-1
  401f48:	add	x22, x22, #0xe0b
  401f4c:	add	x23, x23, #0x4b8
  401f50:	adrp	x25, 41b000 <__fxstatat@plt+0x19560>
  401f54:	add	x21, x21, #0x3b0
  401f58:	str	xzr, [sp]
  401f5c:	mov	w0, w20
  401f60:	mov	x1, x19
  401f64:	mov	x2, x22
  401f68:	mov	x3, x23
  401f6c:	mov	x4, xzr
  401f70:	bl	4018f0 <getopt_long@plt>
  401f74:	add	w8, w0, #0x3
  401f78:	cmp	w8, #0x79
  401f7c:	b.hi	401f98 <__fxstatat@plt+0x4f8>  // b.pmore
  401f80:	adr	x9, 401f5c <__fxstatat@plt+0x4bc>
  401f84:	ldrh	w10, [x21, x8, lsl #1]
  401f88:	add	x9, x9, x10, lsl #2
  401f8c:	br	x9
  401f90:	mov	w26, #0x11                  	// #17
  401f94:	b	401f5c <__fxstatat@plt+0x4bc>
  401f98:	sub	w8, w0, #0x100
  401f9c:	cmp	w8, #0x3
  401fa0:	b.hi	402804 <__fxstatat@plt+0xd64>  // b.pmore
  401fa4:	adrp	x11, 409000 <__fxstatat@plt+0x7560>
  401fa8:	add	x11, x11, #0x4a4
  401fac:	adr	x9, 401fbc <__fxstatat@plt+0x51c>
  401fb0:	ldrb	w10, [x11, x8]
  401fb4:	add	x9, x9, x10, lsl #2
  401fb8:	br	x9
  401fbc:	mov	w28, #0x1                   	// #1
  401fc0:	b	401f5c <__fxstatat@plt+0x4bc>
  401fc4:	ldr	x8, [x25, #664]
  401fc8:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  401fcc:	mov	w24, #0x1                   	// #1
  401fd0:	str	x8, [x9, #736]
  401fd4:	b	401f5c <__fxstatat@plt+0x4bc>
  401fd8:	ldr	x8, [x25, #664]
  401fdc:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  401fe0:	mov	w24, #0x1                   	// #1
  401fe4:	str	x8, [x9, #728]
  401fe8:	b	401f5c <__fxstatat@plt+0x4bc>
  401fec:	mov	w26, #0x10                  	// #16
  401ff0:	b	401f5c <__fxstatat@plt+0x4bc>
  401ff4:	mov	w26, #0x2                   	// #2
  401ff8:	b	401f5c <__fxstatat@plt+0x4bc>
  401ffc:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402000:	mov	w9, #0x1                   	// #1
  402004:	strb	w9, [x8, #705]
  402008:	b	401f5c <__fxstatat@plt+0x4bc>
  40200c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402010:	mov	w9, #0x1                   	// #1
  402014:	strb	w9, [x8, #704]
  402018:	b	401f5c <__fxstatat@plt+0x4bc>
  40201c:	mov	w27, #0x1                   	// #1
  402020:	b	401f5c <__fxstatat@plt+0x4bc>
  402024:	ldr	x8, [x25, #664]
  402028:	str	x8, [sp]
  40202c:	b	401f5c <__fxstatat@plt+0x4bc>
  402030:	mov	w28, wzr
  402034:	b	401f5c <__fxstatat@plt+0x4bc>
  402038:	mov	w27, wzr
  40203c:	b	401f5c <__fxstatat@plt+0x4bc>
  402040:	ldr	x8, [x25, #664]
  402044:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  402048:	mov	w24, #0x1                   	// #1
  40204c:	str	x8, [x9, #720]
  402050:	b	401f5c <__fxstatat@plt+0x4bc>
  402054:	ldr	x8, [x25, #664]
  402058:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  40205c:	mov	w24, #0x1                   	// #1
  402060:	str	x8, [x9, #712]
  402064:	b	401f5c <__fxstatat@plt+0x4bc>
  402068:	adrp	x25, 41b000 <__fxstatat@plt+0x19560>
  40206c:	ldrb	w8, [x25, #704]
  402070:	cmp	w8, #0x1
  402074:	b.ne	402090 <__fxstatat@plt+0x5f0>  // b.any
  402078:	cmp	w26, #0x10
  40207c:	b.ne	4020a0 <__fxstatat@plt+0x600>  // b.any
  402080:	cmp	w28, #0x1
  402084:	b.eq	40290c <__fxstatat@plt+0xe6c>  // b.none
  402088:	mov	w10, wzr
  40208c:	b	402098 <__fxstatat@plt+0x5f8>
  402090:	cmp	w28, #0x0
  402094:	cset	w10, ne  // ne = any
  402098:	mov	w26, #0x10                  	// #16
  40209c:	b	4020a8 <__fxstatat@plt+0x608>
  4020a0:	cbz	w28, 402918 <__fxstatat@plt+0xe78>
  4020a4:	mov	w10, #0x1                   	// #1
  4020a8:	ldr	x22, [sp]
  4020ac:	adrp	x21, 41b000 <__fxstatat@plt+0x19560>
  4020b0:	ldr	w9, [x21, #672]
  4020b4:	mov	w11, #0x1                   	// #1
  4020b8:	cmp	x22, #0x0
  4020bc:	cset	w12, ne  // ne = any
  4020c0:	orr	w12, w24, w12
  4020c4:	tst	w12, #0x1
  4020c8:	sub	w12, w20, w9
  4020cc:	cinc	w11, w11, eq  // eq = none
  4020d0:	adrp	x13, 41b000 <__fxstatat@plt+0x19560>
  4020d4:	cmp	w12, w11
  4020d8:	strb	w10, [x13, #744]
  4020dc:	b.lt	4027c0 <__fxstatat@plt+0xd20>  // b.tstop
  4020e0:	cbnz	x22, 40280c <__fxstatat@plt+0xd6c>
  4020e4:	tbz	w24, #0, 402840 <__fxstatat@plt+0xda0>
  4020e8:	and	w8, w27, w8
  4020ec:	adrp	x24, 41b000 <__fxstatat@plt+0x19560>
  4020f0:	cmp	w8, #0x1
  4020f4:	adrp	x20, 41b000 <__fxstatat@plt+0x19560>
  4020f8:	str	xzr, [x24, #752]
  4020fc:	b.ne	40211c <__fxstatat@plt+0x67c>  // b.any
  402100:	adrp	x0, 41b000 <__fxstatat@plt+0x19560>
  402104:	add	x0, x0, #0x2f8
  402108:	bl	404348 <__fxstatat@plt+0x28a8>
  40210c:	str	x0, [x20, #776]
  402110:	cbz	x0, 40289c <__fxstatat@plt+0xdfc>
  402114:	ldr	w9, [x21, #672]
  402118:	b	402120 <__fxstatat@plt+0x680>
  40211c:	str	xzr, [x20, #776]
  402120:	add	x0, x19, w9, sxtw #3
  402124:	orr	w1, w26, #0x8
  402128:	mov	x2, xzr
  40212c:	bl	404e0c <__fxstatat@plt+0x336c>
  402130:	mov	x19, x0
  402134:	bl	405704 <__fxstatat@plt+0x3c64>
  402138:	cbz	x0, 4026e0 <__fxstatat@plt+0xc40>
  40213c:	adrp	x23, 409000 <__fxstatat@plt+0x7560>
  402140:	mov	x26, x0
  402144:	mov	w28, #0x1                   	// #1
  402148:	add	x23, x23, #0x4a8
  40214c:	b	402168 <__fxstatat@plt+0x6c8>
  402150:	mov	w22, #0x1                   	// #1
  402154:	mov	x0, x19
  402158:	and	w28, w28, w22
  40215c:	bl	405704 <__fxstatat@plt+0x3c64>
  402160:	mov	x26, x0
  402164:	cbz	x0, 4026e4 <__fxstatat@plt+0xc44>
  402168:	ldrh	w8, [x26, #108]
  40216c:	ldp	x21, x20, [x26, #48]
  402170:	mov	w22, #0x1                   	// #1
  402174:	sub	w9, w8, #0x1
  402178:	cmp	w9, #0x9
  40217c:	b.hi	402358 <__fxstatat@plt+0x8b8>  // b.pmore
  402180:	adr	x10, 402190 <__fxstatat@plt+0x6f0>
  402184:	ldrb	w11, [x23, x9]
  402188:	add	x10, x10, x11, lsl #2
  40218c:	br	x10
  402190:	ldrb	w8, [x25, #704]
  402194:	cmp	w8, #0x1
  402198:	b.ne	402404 <__fxstatat@plt+0x964>  // b.any
  40219c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  4021a0:	ldr	x8, [x8, #776]
  4021a4:	cbz	x8, 402150 <__fxstatat@plt+0x6b0>
  4021a8:	ldr	x9, [x26, #128]
  4021ac:	ldr	x10, [x8]
  4021b0:	cmp	x9, x10
  4021b4:	b.ne	402150 <__fxstatat@plt+0x6b0>  // b.any
  4021b8:	ldr	x9, [x26, #120]
  4021bc:	ldr	x8, [x8, #8]
  4021c0:	cmp	x9, x8
  4021c4:	b.ne	402150 <__fxstatat@plt+0x6b0>  // b.any
  4021c8:	adrp	x22, 40a000 <__fxstatat@plt+0x8560>
  4021cc:	add	x22, x22, #0xac8
  4021d0:	mov	x0, x20
  4021d4:	mov	x1, x22
  4021d8:	bl	401910 <strcmp@plt>
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	cbz	w0, 40266c <__fxstatat@plt+0xbcc>
  4021e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4021e8:	mov	x0, xzr
  4021ec:	add	x1, x1, #0x124
  4021f0:	bl	401a10 <dcgettext@plt>
  4021f4:	mov	x21, x0
  4021f8:	mov	w1, #0x4                   	// #4
  4021fc:	mov	w0, wzr
  402200:	mov	x2, x20
  402204:	bl	403cf4 <__fxstatat@plt+0x2254>
  402208:	mov	x20, x0
  40220c:	mov	w0, #0x1                   	// #1
  402210:	mov	w1, #0x4                   	// #4
  402214:	mov	x2, x22
  402218:	bl	403cf4 <__fxstatat@plt+0x2254>
  40221c:	mov	x4, x0
  402220:	mov	w0, wzr
  402224:	mov	w1, wzr
  402228:	mov	x2, x21
  40222c:	mov	x3, x20
  402230:	bl	401710 <error@plt>
  402234:	b	4026a0 <__fxstatat@plt+0xc00>
  402238:	ldr	w22, [x26, #64]
  40223c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	add	x1, x1, #0x1a0
  40224c:	bl	401a10 <dcgettext@plt>
  402250:	mov	x27, x0
  402254:	mov	w0, #0x4                   	// #4
  402258:	mov	x1, x20
  40225c:	bl	403d8c <__fxstatat@plt+0x22ec>
  402260:	mov	x3, x0
  402264:	mov	w0, wzr
  402268:	mov	w1, w22
  40226c:	mov	x2, x27
  402270:	b	40234c <__fxstatat@plt+0x8ac>
  402274:	ldr	x8, [x26, #88]
  402278:	cbnz	x8, 402284 <__fxstatat@plt+0x7e4>
  40227c:	ldr	x8, [x26, #32]
  402280:	cbz	x8, 4025e4 <__fxstatat@plt+0xb44>
  402284:	ldr	w27, [x26, #64]
  402288:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	add	x1, x1, #0x18f
  402298:	bl	401a10 <dcgettext@plt>
  40229c:	mov	x22, x0
  4022a0:	mov	w0, #0x4                   	// #4
  4022a4:	mov	x1, x20
  4022a8:	bl	403d8c <__fxstatat@plt+0x22ec>
  4022ac:	mov	x3, x0
  4022b0:	mov	w0, wzr
  4022b4:	mov	w1, w27
  4022b8:	mov	x2, x22
  4022bc:	b	40234c <__fxstatat@plt+0x8ac>
  4022c0:	mov	x0, x19
  4022c4:	mov	x1, x26
  4022c8:	bl	404e5c <__fxstatat@plt+0x33bc>
  4022cc:	tbz	w0, #0, 402404 <__fxstatat@plt+0x964>
  4022d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	mov	x0, xzr
  4022dc:	add	x1, x1, #0x1b9
  4022e0:	bl	401a10 <dcgettext@plt>
  4022e4:	mov	x21, x0
  4022e8:	mov	w1, #0x3                   	// #3
  4022ec:	mov	w0, wzr
  4022f0:	mov	x2, x20
  4022f4:	bl	403fb8 <__fxstatat@plt+0x2518>
  4022f8:	mov	x3, x0
  4022fc:	mov	w0, wzr
  402300:	mov	w1, wzr
  402304:	mov	x2, x21
  402308:	bl	401710 <error@plt>
  40230c:	mov	w22, wzr
  402310:	b	402154 <__fxstatat@plt+0x6b4>
  402314:	ldrb	w8, [x25, #704]
  402318:	mov	w22, #0x1                   	// #1
  40231c:	tbz	w8, #0, 402154 <__fxstatat@plt+0x6b4>
  402320:	b	402360 <__fxstatat@plt+0x8c0>
  402324:	ldr	w22, [x26, #64]
  402328:	mov	w1, #0x3                   	// #3
  40232c:	mov	w0, wzr
  402330:	mov	x2, x20
  402334:	bl	403fb8 <__fxstatat@plt+0x2518>
  402338:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  40233c:	mov	x3, x0
  402340:	mov	w0, wzr
  402344:	mov	w1, w22
  402348:	add	x2, x2, #0x325
  40234c:	bl	401710 <error@plt>
  402350:	ldrh	w8, [x26, #108]
  402354:	mov	w22, wzr
  402358:	cmp	w8, #0x6
  40235c:	b.ne	402400 <__fxstatat@plt+0x960>  // b.any
  402360:	cbz	w22, 402400 <__fxstatat@plt+0x960>
  402364:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402368:	ldr	x8, [x8, #776]
  40236c:	cbz	x8, 402400 <__fxstatat@plt+0x960>
  402370:	ldr	x9, [x26, #128]
  402374:	ldr	x10, [x8]
  402378:	cmp	x9, x10
  40237c:	b.ne	402404 <__fxstatat@plt+0x964>  // b.any
  402380:	ldr	x9, [x26, #120]
  402384:	ldr	x8, [x8, #8]
  402388:	cmp	x9, x8
  40238c:	b.ne	402404 <__fxstatat@plt+0x964>  // b.any
  402390:	adrp	x22, 40a000 <__fxstatat@plt+0x8560>
  402394:	add	x22, x22, #0xac8
  402398:	mov	x0, x20
  40239c:	mov	x1, x22
  4023a0:	bl	401910 <strcmp@plt>
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	cbz	w0, 4025f4 <__fxstatat@plt+0xb54>
  4023ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4023b0:	mov	x0, xzr
  4023b4:	add	x1, x1, #0x124
  4023b8:	bl	401a10 <dcgettext@plt>
  4023bc:	mov	x21, x0
  4023c0:	mov	w1, #0x4                   	// #4
  4023c4:	mov	w0, wzr
  4023c8:	mov	x2, x20
  4023cc:	bl	403cf4 <__fxstatat@plt+0x2254>
  4023d0:	mov	x20, x0
  4023d4:	mov	w0, #0x1                   	// #1
  4023d8:	mov	w1, #0x4                   	// #4
  4023dc:	mov	x2, x22
  4023e0:	bl	403cf4 <__fxstatat@plt+0x2254>
  4023e4:	mov	x4, x0
  4023e8:	mov	w0, wzr
  4023ec:	mov	w1, wzr
  4023f0:	mov	x2, x21
  4023f4:	mov	x3, x20
  4023f8:	bl	401710 <error@plt>
  4023fc:	b	402628 <__fxstatat@plt+0xb88>
  402400:	cbz	w22, 4025d8 <__fxstatat@plt+0xb38>
  402404:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402408:	ldrb	w8, [x8, #705]
  40240c:	cmp	w8, #0x1
  402410:	b.ne	402448 <__fxstatat@plt+0x9a8>  // b.any
  402414:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	add	x1, x1, #0x273
  402424:	bl	401a10 <dcgettext@plt>
  402428:	mov	x22, x0
  40242c:	mov	w0, #0x4                   	// #4
  402430:	mov	x1, x20
  402434:	bl	403d8c <__fxstatat@plt+0x22ec>
  402438:	mov	x2, x0
  40243c:	mov	w0, #0x1                   	// #1
  402440:	mov	x1, x22
  402444:	bl	4017f0 <__printf_chk@plt>
  402448:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  40244c:	ldr	w0, [x19, #44]
  402450:	ldr	x20, [x24, #752]
  402454:	ldrb	w8, [x8, #744]
  402458:	str	xzr, [sp, #8]
  40245c:	cbz	x20, 4024d0 <__fxstatat@plt+0xa30>
  402460:	mov	x1, x21
  402464:	mov	x2, x20
  402468:	cbz	w8, 4024e8 <__fxstatat@plt+0xa48>
  40246c:	bl	40718c <__fxstatat@plt+0x56ec>
  402470:	cbz	w0, 4024f0 <__fxstatat@plt+0xa50>
  402474:	bl	401a70 <__errno_location@plt>
  402478:	ldr	w22, [x0]
  40247c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402480:	mov	w2, #0x5                   	// #5
  402484:	mov	x0, xzr
  402488:	add	x1, x1, #0x2c5
  40248c:	bl	401a10 <dcgettext@plt>
  402490:	mov	x27, x0
  402494:	mov	w1, #0x4                   	// #4
  402498:	mov	w0, wzr
  40249c:	mov	x2, x21
  4024a0:	bl	403cf4 <__fxstatat@plt+0x2254>
  4024a4:	mov	x21, x0
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	mov	x1, x20
  4024b0:	bl	4041e8 <__fxstatat@plt+0x2748>
  4024b4:	mov	x4, x0
  4024b8:	mov	w0, wzr
  4024bc:	mov	w1, w22
  4024c0:	mov	x2, x27
  4024c4:	mov	x3, x21
  4024c8:	bl	401710 <error@plt>
  4024cc:	b	40264c <__fxstatat@plt+0xbac>
  4024d0:	add	x2, sp, #0x8
  4024d4:	mov	x1, x21
  4024d8:	cbz	w8, 402500 <__fxstatat@plt+0xa60>
  4024dc:	bl	406f6c <__fxstatat@plt+0x54cc>
  4024e0:	tbz	w0, #31, 402518 <__fxstatat@plt+0xa78>
  4024e4:	b	402508 <__fxstatat@plt+0xa68>
  4024e8:	bl	40729c <__fxstatat@plt+0x57fc>
  4024ec:	cbnz	w0, 402474 <__fxstatat@plt+0x9d4>
  4024f0:	mov	w22, #0x1                   	// #1
  4024f4:	ldrb	w8, [x25, #704]
  4024f8:	tbnz	w8, #0, 402154 <__fxstatat@plt+0x6b4>
  4024fc:	b	402658 <__fxstatat@plt+0xbb8>
  402500:	bl	40707c <__fxstatat@plt+0x55dc>
  402504:	tbz	w0, #31, 402518 <__fxstatat@plt+0xa78>
  402508:	bl	401a70 <__errno_location@plt>
  40250c:	ldr	w20, [x0]
  402510:	cmp	w20, #0x3d
  402514:	b.ne	40259c <__fxstatat@plt+0xafc>  // b.any
  402518:	ldr	x20, [sp, #8]
  40251c:	cbz	x20, 402560 <__fxstatat@plt+0xac0>
  402520:	bl	401a70 <__errno_location@plt>
  402524:	mov	w8, #0x5f                  	// #95
  402528:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40252c:	str	w8, [x0]
  402530:	mov	w2, #0x5                   	// #5
  402534:	mov	x0, xzr
  402538:	add	x1, x1, #0x2ea
  40253c:	bl	401a10 <dcgettext@plt>
  402540:	mov	x21, x0
  402544:	mov	x0, x20
  402548:	bl	4041f8 <__fxstatat@plt+0x2758>
  40254c:	mov	x3, x0
  402550:	mov	w1, #0x5f                  	// #95
  402554:	mov	w0, wzr
  402558:	mov	x2, x21
  40255c:	b	402594 <__fxstatat@plt+0xaf4>
  402560:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402564:	mov	w2, #0x5                   	// #5
  402568:	mov	x0, xzr
  40256c:	add	x1, x1, #0x294
  402570:	bl	401a10 <dcgettext@plt>
  402574:	mov	x20, x0
  402578:	mov	w0, #0x4                   	// #4
  40257c:	mov	x1, x21
  402580:	bl	403d8c <__fxstatat@plt+0x22ec>
  402584:	mov	x3, x0
  402588:	mov	w0, wzr
  40258c:	mov	w1, wzr
  402590:	mov	x2, x20
  402594:	bl	401710 <error@plt>
  402598:	b	40264c <__fxstatat@plt+0xbac>
  40259c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	add	x1, x1, #0xea8
  4025ac:	bl	401a10 <dcgettext@plt>
  4025b0:	mov	x22, x0
  4025b4:	mov	w0, #0x4                   	// #4
  4025b8:	mov	x1, x21
  4025bc:	bl	403d8c <__fxstatat@plt+0x22ec>
  4025c0:	mov	x3, x0
  4025c4:	mov	w0, wzr
  4025c8:	mov	w1, w20
  4025cc:	mov	x2, x22
  4025d0:	bl	401710 <error@plt>
  4025d4:	mov	w22, wzr
  4025d8:	ldrb	w8, [x25, #704]
  4025dc:	tbnz	w8, #0, 402154 <__fxstatat@plt+0x6b4>
  4025e0:	b	402658 <__fxstatat@plt+0xbb8>
  4025e4:	mov	w22, #0x1                   	// #1
  4025e8:	str	x22, [x26, #32]
  4025ec:	mov	w2, #0x1                   	// #1
  4025f0:	b	40265c <__fxstatat@plt+0xbbc>
  4025f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4025f8:	mov	x0, xzr
  4025fc:	add	x1, x1, #0xf7
  402600:	bl	401a10 <dcgettext@plt>
  402604:	mov	x21, x0
  402608:	mov	w0, #0x4                   	// #4
  40260c:	mov	x1, x20
  402610:	bl	403d8c <__fxstatat@plt+0x22ec>
  402614:	mov	x3, x0
  402618:	mov	w0, wzr
  40261c:	mov	w1, wzr
  402620:	mov	x2, x21
  402624:	bl	401710 <error@plt>
  402628:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40262c:	mov	w2, #0x5                   	// #5
  402630:	mov	x0, xzr
  402634:	add	x1, x1, #0x15e
  402638:	bl	401a10 <dcgettext@plt>
  40263c:	mov	x2, x0
  402640:	mov	w0, wzr
  402644:	mov	w1, wzr
  402648:	bl	401710 <error@plt>
  40264c:	mov	w22, wzr
  402650:	ldrb	w8, [x25, #704]
  402654:	tbnz	w8, #0, 402154 <__fxstatat@plt+0x6b4>
  402658:	mov	w2, #0x4                   	// #4
  40265c:	mov	x0, x19
  402660:	mov	x1, x26
  402664:	bl	406b64 <__fxstatat@plt+0x50c4>
  402668:	b	402154 <__fxstatat@plt+0x6b4>
  40266c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402670:	mov	x0, xzr
  402674:	add	x1, x1, #0xf7
  402678:	bl	401a10 <dcgettext@plt>
  40267c:	mov	x21, x0
  402680:	mov	w0, #0x4                   	// #4
  402684:	mov	x1, x20
  402688:	bl	403d8c <__fxstatat@plt+0x22ec>
  40268c:	mov	x3, x0
  402690:	mov	w0, wzr
  402694:	mov	w1, wzr
  402698:	mov	x2, x21
  40269c:	bl	401710 <error@plt>
  4026a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	mov	x0, xzr
  4026ac:	add	x1, x1, #0x15e
  4026b0:	bl	401a10 <dcgettext@plt>
  4026b4:	mov	x2, x0
  4026b8:	mov	w0, wzr
  4026bc:	mov	w1, wzr
  4026c0:	bl	401710 <error@plt>
  4026c4:	mov	w2, #0x4                   	// #4
  4026c8:	mov	x0, x19
  4026cc:	mov	x1, x26
  4026d0:	bl	406b64 <__fxstatat@plt+0x50c4>
  4026d4:	mov	x0, x19
  4026d8:	bl	405704 <__fxstatat@plt+0x3c64>
  4026dc:	b	40230c <__fxstatat@plt+0x86c>
  4026e0:	mov	w28, #0x1                   	// #1
  4026e4:	bl	401a70 <__errno_location@plt>
  4026e8:	ldr	w21, [x0]
  4026ec:	mov	x20, x0
  4026f0:	cbz	w21, 40271c <__fxstatat@plt+0xc7c>
  4026f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026f8:	add	x1, x1, #0xd6
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	401a10 <dcgettext@plt>
  402708:	mov	x2, x0
  40270c:	mov	w0, wzr
  402710:	mov	w1, w21
  402714:	bl	401710 <error@plt>
  402718:	mov	w28, wzr
  40271c:	mov	x0, x19
  402720:	bl	40559c <__fxstatat@plt+0x3afc>
  402724:	cbz	w0, 402754 <__fxstatat@plt+0xcb4>
  402728:	ldr	w19, [x20]
  40272c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402730:	add	x1, x1, #0xe6
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	401a10 <dcgettext@plt>
  402740:	mov	x2, x0
  402744:	mov	w0, wzr
  402748:	mov	w1, w19
  40274c:	bl	401710 <error@plt>
  402750:	mov	w28, wzr
  402754:	eor	w0, w28, #0x1
  402758:	ldp	x20, x19, [sp, #96]
  40275c:	ldp	x22, x21, [sp, #80]
  402760:	ldp	x24, x23, [sp, #64]
  402764:	ldp	x26, x25, [sp, #48]
  402768:	ldp	x28, x27, [sp, #32]
  40276c:	ldp	x29, x30, [sp, #16]
  402770:	add	sp, sp, #0x70
  402774:	ret
  402778:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  40277c:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  402780:	ldr	x0, [x8, #680]
  402784:	ldr	x3, [x9, #544]
  402788:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40278c:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  402790:	adrp	x4, 409000 <__fxstatat@plt+0x7560>
  402794:	adrp	x5, 409000 <__fxstatat@plt+0x7560>
  402798:	add	x1, x1, #0xdf3
  40279c:	add	x2, x2, #0xe1a
  4027a0:	add	x4, x4, #0xe28
  4027a4:	add	x5, x5, #0xe36
  4027a8:	mov	x6, xzr
  4027ac:	bl	40498c <__fxstatat@plt+0x2eec>
  4027b0:	mov	w0, wzr
  4027b4:	bl	401700 <exit@plt>
  4027b8:	mov	w0, wzr
  4027bc:	bl	401bbc <__fxstatat@plt+0x11c>
  4027c0:	cmp	w9, w20
  4027c4:	b.ge	4028e0 <__fxstatat@plt+0xe40>  // b.tcont
  4027c8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4027cc:	add	x1, x1, #0xe8f
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	mov	x0, xzr
  4027d8:	bl	401a10 <dcgettext@plt>
  4027dc:	sub	w8, w20, #0x1
  4027e0:	ldr	x8, [x19, w8, sxtw #3]
  4027e4:	mov	x19, x0
  4027e8:	mov	x0, x8
  4027ec:	bl	4041f8 <__fxstatat@plt+0x2758>
  4027f0:	mov	x3, x0
  4027f4:	mov	w0, wzr
  4027f8:	mov	w1, wzr
  4027fc:	mov	x2, x19
  402800:	bl	401710 <error@plt>
  402804:	mov	w0, #0x1                   	// #1
  402808:	bl	401bbc <__fxstatat@plt+0x11c>
  40280c:	bl	401a70 <__errno_location@plt>
  402810:	mov	w8, #0x5f                  	// #95
  402814:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402818:	str	w8, [x0]
  40281c:	add	x1, x1, #0xea8
  402820:	mov	w2, #0x5                   	// #5
  402824:	mov	x0, xzr
  402828:	bl	401a10 <dcgettext@plt>
  40282c:	mov	x19, x0
  402830:	mov	w0, #0x4                   	// #4
  402834:	mov	x1, x22
  402838:	bl	403d8c <__fxstatat@plt+0x22ec>
  40283c:	b	402888 <__fxstatat@plt+0xde8>
  402840:	sxtw	x8, w9
  402844:	add	w9, w9, #0x1
  402848:	str	w9, [x21, #672]
  40284c:	ldr	x8, [x19, x8, lsl #3]
  402850:	adrp	x19, 41b000 <__fxstatat@plt+0x19560>
  402854:	str	x8, [x19, #752]
  402858:	bl	401a70 <__errno_location@plt>
  40285c:	mov	w8, #0x5f                  	// #95
  402860:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402864:	str	w8, [x0]
  402868:	add	x1, x1, #0xecd
  40286c:	mov	w2, #0x5                   	// #5
  402870:	mov	x0, xzr
  402874:	bl	401a10 <dcgettext@plt>
  402878:	ldr	x8, [x19, #752]
  40287c:	mov	x19, x0
  402880:	mov	x0, x8
  402884:	bl	4041f8 <__fxstatat@plt+0x2758>
  402888:	mov	x3, x0
  40288c:	mov	w0, #0x1                   	// #1
  402890:	mov	w1, #0x5f                  	// #95
  402894:	mov	x2, x19
  402898:	bl	401710 <error@plt>
  40289c:	bl	401a70 <__errno_location@plt>
  4028a0:	ldr	w19, [x0]
  4028a4:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4028a8:	add	x1, x1, #0xee1
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	mov	x0, xzr
  4028b4:	bl	401a10 <dcgettext@plt>
  4028b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4028bc:	mov	x20, x0
  4028c0:	add	x1, x1, #0xac8
  4028c4:	mov	w0, #0x4                   	// #4
  4028c8:	bl	403d8c <__fxstatat@plt+0x22ec>
  4028cc:	mov	x3, x0
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	mov	w1, w19
  4028d8:	mov	x2, x20
  4028dc:	bl	401710 <error@plt>
  4028e0:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  4028e4:	add	x1, x1, #0xe7f
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	mov	x0, xzr
  4028f0:	bl	401a10 <dcgettext@plt>
  4028f4:	mov	x2, x0
  4028f8:	mov	w0, wzr
  4028fc:	mov	w1, wzr
  402900:	bl	401710 <error@plt>
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	401bbc <__fxstatat@plt+0x11c>
  40290c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  402910:	add	x1, x1, #0xe43
  402914:	b	402920 <__fxstatat@plt+0xe80>
  402918:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  40291c:	add	x1, x1, #0xe6d
  402920:	mov	w2, #0x5                   	// #5
  402924:	mov	x0, xzr
  402928:	bl	401a10 <dcgettext@plt>
  40292c:	mov	x2, x0
  402930:	mov	w0, #0x1                   	// #1
  402934:	mov	w1, wzr
  402938:	bl	401710 <error@plt>
  40293c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402940:	str	x0, [x8, #784]
  402944:	ret
  402948:	and	w8, w0, #0x1
  40294c:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  402950:	strb	w8, [x9, #792]
  402954:	ret
  402958:	stp	x29, x30, [sp, #-48]!
  40295c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402960:	ldr	x0, [x8, #680]
  402964:	str	x21, [sp, #16]
  402968:	stp	x20, x19, [sp, #32]
  40296c:	mov	x29, sp
  402970:	bl	4073ac <__fxstatat@plt+0x590c>
  402974:	cbz	w0, 402994 <__fxstatat@plt+0xef4>
  402978:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  40297c:	ldrb	w8, [x8, #792]
  402980:	cbz	w8, 4029b4 <__fxstatat@plt+0xf14>
  402984:	bl	401a70 <__errno_location@plt>
  402988:	ldr	w8, [x0]
  40298c:	cmp	w8, #0x20
  402990:	b.ne	4029b4 <__fxstatat@plt+0xf14>  // b.any
  402994:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402998:	ldr	x0, [x8, #656]
  40299c:	bl	4073ac <__fxstatat@plt+0x590c>
  4029a0:	cbnz	w0, 402a20 <__fxstatat@plt+0xf80>
  4029a4:	ldp	x20, x19, [sp, #32]
  4029a8:	ldr	x21, [sp, #16]
  4029ac:	ldp	x29, x30, [sp], #48
  4029b0:	ret
  4029b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4029b8:	add	x1, x1, #0x315
  4029bc:	mov	w2, #0x5                   	// #5
  4029c0:	mov	x0, xzr
  4029c4:	bl	401a10 <dcgettext@plt>
  4029c8:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  4029cc:	ldr	x21, [x8, #784]
  4029d0:	mov	x19, x0
  4029d4:	bl	401a70 <__errno_location@plt>
  4029d8:	ldr	w20, [x0]
  4029dc:	cbnz	x21, 4029fc <__fxstatat@plt+0xf5c>
  4029e0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4029e4:	add	x2, x2, #0x325
  4029e8:	mov	w0, wzr
  4029ec:	mov	w1, w20
  4029f0:	mov	x3, x19
  4029f4:	bl	401710 <error@plt>
  4029f8:	b	402a20 <__fxstatat@plt+0xf80>
  4029fc:	mov	x0, x21
  402a00:	bl	403f08 <__fxstatat@plt+0x2468>
  402a04:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402a08:	mov	x3, x0
  402a0c:	add	x2, x2, #0x321
  402a10:	mov	w0, wzr
  402a14:	mov	w1, w20
  402a18:	mov	x4, x19
  402a1c:	bl	401710 <error@plt>
  402a20:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402a24:	ldr	w0, [x8, #552]
  402a28:	bl	4016c0 <_exit@plt>
  402a2c:	stp	x29, x30, [sp, #-32]!
  402a30:	stp	x20, x19, [sp, #16]
  402a34:	mov	x29, sp
  402a38:	cbz	x0, 402ab8 <__fxstatat@plt+0x1018>
  402a3c:	mov	w1, #0x2f                  	// #47
  402a40:	mov	x19, x0
  402a44:	bl	401880 <strrchr@plt>
  402a48:	cmp	x0, #0x0
  402a4c:	csinc	x20, x19, x0, eq  // eq = none
  402a50:	sub	x8, x20, x19
  402a54:	cmp	x8, #0x7
  402a58:	b.lt	402a9c <__fxstatat@plt+0xffc>  // b.tstop
  402a5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402a60:	sub	x0, x20, #0x7
  402a64:	add	x1, x1, #0x360
  402a68:	mov	w2, #0x7                   	// #7
  402a6c:	bl	4017c0 <strncmp@plt>
  402a70:	cbnz	w0, 402a9c <__fxstatat@plt+0xffc>
  402a74:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402a78:	add	x1, x1, #0x368
  402a7c:	mov	w2, #0x3                   	// #3
  402a80:	mov	x0, x20
  402a84:	bl	4017c0 <strncmp@plt>
  402a88:	mov	x19, x20
  402a8c:	cbnz	w0, 402a9c <__fxstatat@plt+0xffc>
  402a90:	add	x19, x20, #0x3
  402a94:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402a98:	str	x19, [x8, #688]
  402a9c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402aa0:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  402aa4:	str	x19, [x8, #800]
  402aa8:	str	x19, [x9, #648]
  402aac:	ldp	x20, x19, [sp, #16]
  402ab0:	ldp	x29, x30, [sp], #32
  402ab4:	ret
  402ab8:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402abc:	ldr	x3, [x8, #656]
  402ac0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402ac4:	add	x0, x0, #0x328
  402ac8:	mov	w1, #0x37                  	// #55
  402acc:	mov	w2, #0x1                   	// #1
  402ad0:	bl	401990 <fwrite@plt>
  402ad4:	bl	4018b0 <abort@plt>
  402ad8:	stp	x29, x30, [sp, #-48]!
  402adc:	str	x21, [sp, #16]
  402ae0:	stp	x20, x19, [sp, #32]
  402ae4:	mov	x29, sp
  402ae8:	mov	x19, x0
  402aec:	bl	401a70 <__errno_location@plt>
  402af0:	ldr	w21, [x0]
  402af4:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402af8:	add	x8, x8, #0x328
  402afc:	cmp	x19, #0x0
  402b00:	mov	x20, x0
  402b04:	csel	x0, x8, x19, eq  // eq = none
  402b08:	mov	w1, #0x38                  	// #56
  402b0c:	bl	404d1c <__fxstatat@plt+0x327c>
  402b10:	str	w21, [x20]
  402b14:	ldp	x20, x19, [sp, #32]
  402b18:	ldr	x21, [sp, #16]
  402b1c:	ldp	x29, x30, [sp], #48
  402b20:	ret
  402b24:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402b28:	add	x8, x8, #0x328
  402b2c:	cmp	x0, #0x0
  402b30:	csel	x8, x8, x0, eq  // eq = none
  402b34:	ldr	w0, [x8]
  402b38:	ret
  402b3c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402b40:	add	x8, x8, #0x328
  402b44:	cmp	x0, #0x0
  402b48:	csel	x8, x8, x0, eq  // eq = none
  402b4c:	str	w1, [x8]
  402b50:	ret
  402b54:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402b58:	add	x8, x8, #0x328
  402b5c:	cmp	x0, #0x0
  402b60:	ubfx	w9, w1, #5, #3
  402b64:	csel	x8, x8, x0, eq  // eq = none
  402b68:	add	x8, x8, w9, uxtw #2
  402b6c:	ldr	w9, [x8, #8]
  402b70:	lsr	w10, w9, w1
  402b74:	and	w0, w10, #0x1
  402b78:	and	w10, w2, #0x1
  402b7c:	eor	w10, w0, w10
  402b80:	lsl	w10, w10, w1
  402b84:	eor	w9, w10, w9
  402b88:	str	w9, [x8, #8]
  402b8c:	ret
  402b90:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402b94:	add	x8, x8, #0x328
  402b98:	cmp	x0, #0x0
  402b9c:	csel	x8, x8, x0, eq  // eq = none
  402ba0:	ldr	w0, [x8, #4]
  402ba4:	str	w1, [x8, #4]
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-16]!
  402bb0:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402bb4:	add	x8, x8, #0x328
  402bb8:	cmp	x0, #0x0
  402bbc:	csel	x8, x8, x0, eq  // eq = none
  402bc0:	mov	w9, #0xa                   	// #10
  402bc4:	mov	x29, sp
  402bc8:	str	w9, [x8]
  402bcc:	cbz	x1, 402be0 <__fxstatat@plt+0x1140>
  402bd0:	cbz	x2, 402be0 <__fxstatat@plt+0x1140>
  402bd4:	stp	x1, x2, [x8, #40]
  402bd8:	ldp	x29, x30, [sp], #16
  402bdc:	ret
  402be0:	bl	4018b0 <abort@plt>
  402be4:	sub	sp, sp, #0x60
  402be8:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  402bec:	add	x8, x8, #0x328
  402bf0:	cmp	x4, #0x0
  402bf4:	stp	x29, x30, [sp, #16]
  402bf8:	str	x25, [sp, #32]
  402bfc:	stp	x24, x23, [sp, #48]
  402c00:	stp	x22, x21, [sp, #64]
  402c04:	stp	x20, x19, [sp, #80]
  402c08:	add	x29, sp, #0x10
  402c0c:	mov	x19, x3
  402c10:	mov	x20, x2
  402c14:	mov	x21, x1
  402c18:	mov	x22, x0
  402c1c:	csel	x24, x8, x4, eq  // eq = none
  402c20:	bl	401a70 <__errno_location@plt>
  402c24:	ldp	w4, w5, [x24]
  402c28:	ldp	x7, x8, [x24, #40]
  402c2c:	ldr	w25, [x0]
  402c30:	mov	x23, x0
  402c34:	add	x6, x24, #0x8
  402c38:	mov	x0, x22
  402c3c:	mov	x1, x21
  402c40:	mov	x2, x20
  402c44:	mov	x3, x19
  402c48:	str	x8, [sp]
  402c4c:	bl	402c70 <__fxstatat@plt+0x11d0>
  402c50:	str	w25, [x23]
  402c54:	ldp	x20, x19, [sp, #80]
  402c58:	ldp	x22, x21, [sp, #64]
  402c5c:	ldp	x24, x23, [sp, #48]
  402c60:	ldr	x25, [sp, #32]
  402c64:	ldp	x29, x30, [sp, #16]
  402c68:	add	sp, sp, #0x60
  402c6c:	ret
  402c70:	sub	sp, sp, #0x120
  402c74:	stp	x29, x30, [sp, #192]
  402c78:	add	x29, sp, #0xc0
  402c7c:	ldr	x8, [x29, #96]
  402c80:	stp	x28, x27, [sp, #208]
  402c84:	stp	x26, x25, [sp, #224]
  402c88:	stp	x24, x23, [sp, #240]
  402c8c:	stp	x22, x21, [sp, #256]
  402c90:	stp	x20, x19, [sp, #272]
  402c94:	str	x7, [sp, #88]
  402c98:	stur	x6, [x29, #-40]
  402c9c:	mov	w19, w5
  402ca0:	mov	w22, w4
  402ca4:	mov	x28, x3
  402ca8:	mov	x20, x2
  402cac:	mov	x24, x1
  402cb0:	stur	x8, [x29, #-88]
  402cb4:	mov	x21, x0
  402cb8:	bl	401960 <__ctype_get_mb_cur_max@plt>
  402cbc:	mov	w4, w22
  402cc0:	mov	w8, wzr
  402cc4:	mov	w14, wzr
  402cc8:	str	w19, [sp, #80]
  402ccc:	ubfx	w19, w19, #1, #1
  402cd0:	add	x9, x20, #0x1
  402cd4:	mov	w25, #0x1                   	// #1
  402cd8:	str	x0, [sp, #48]
  402cdc:	str	xzr, [sp, #64]
  402ce0:	stur	xzr, [x29, #-64]
  402ce4:	stur	xzr, [x29, #-32]
  402ce8:	str	wzr, [sp, #72]
  402cec:	stur	x20, [x29, #-80]
  402cf0:	str	x9, [sp, #96]
  402cf4:	cmp	w4, #0xa
  402cf8:	b.hi	4038c4 <__fxstatat@plt+0x1e24>  // b.pmore
  402cfc:	adrp	x12, 40a000 <__fxstatat@plt+0x8560>
  402d00:	mov	w9, w4
  402d04:	add	x12, x12, #0x370
  402d08:	mov	x22, x24
  402d0c:	adr	x10, 402d2c <__fxstatat@plt+0x128c>
  402d10:	ldrb	w11, [x12, x9]
  402d14:	add	x10, x10, x11, lsl #2
  402d18:	ldur	x24, [x29, #-80]
  402d1c:	mov	x20, xzr
  402d20:	mov	w16, wzr
  402d24:	mov	w9, #0x1                   	// #1
  402d28:	br	x10
  402d2c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402d30:	add	x0, x0, #0x4ce
  402d34:	mov	w1, w4
  402d38:	mov	w20, w4
  402d3c:	mov	w23, w14
  402d40:	bl	404210 <__fxstatat@plt+0x2770>
  402d44:	str	x0, [sp, #88]
  402d48:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402d4c:	add	x0, x0, #0xa3d
  402d50:	mov	w1, w20
  402d54:	bl	404210 <__fxstatat@plt+0x2770>
  402d58:	mov	w14, w23
  402d5c:	mov	w4, w20
  402d60:	stur	x0, [x29, #-88]
  402d64:	tbnz	w19, #0, 402da8 <__fxstatat@plt+0x1308>
  402d68:	ldr	x8, [sp, #88]
  402d6c:	ldrb	w9, [x8]
  402d70:	cbz	w9, 402da8 <__fxstatat@plt+0x1308>
  402d74:	mov	w27, w14
  402d78:	mov	w26, w4
  402d7c:	mov	x10, xzr
  402d80:	add	x8, x8, #0x1
  402d84:	b	402d98 <__fxstatat@plt+0x12f8>
  402d88:	ldrb	w9, [x8, x10]
  402d8c:	add	x20, x10, #0x1
  402d90:	mov	x10, x20
  402d94:	cbz	w9, 402db4 <__fxstatat@plt+0x1314>
  402d98:	cmp	x10, x22
  402d9c:	b.cs	402d88 <__fxstatat@plt+0x12e8>  // b.hs, b.nlast
  402da0:	strb	w9, [x21, x10]
  402da4:	b	402d88 <__fxstatat@plt+0x12e8>
  402da8:	mov	w27, w14
  402dac:	mov	w26, w4
  402db0:	mov	x20, xzr
  402db4:	ldur	x23, [x29, #-88]
  402db8:	mov	x0, x23
  402dbc:	bl	4016e0 <strlen@plt>
  402dc0:	stur	x0, [x29, #-32]
  402dc4:	stur	x23, [x29, #-64]
  402dc8:	mov	w9, #0x1                   	// #1
  402dcc:	mov	w16, w19
  402dd0:	mov	w4, w26
  402dd4:	mov	w14, w27
  402dd8:	b	402e80 <__fxstatat@plt+0x13e0>
  402ddc:	mov	w8, #0x1                   	// #1
  402de0:	b	402e5c <__fxstatat@plt+0x13bc>
  402de4:	mov	w4, wzr
  402de8:	mov	x20, xzr
  402dec:	mov	w16, wzr
  402df0:	mov	w9, w8
  402df4:	b	402e80 <__fxstatat@plt+0x13e0>
  402df8:	tbnz	w19, #0, 402e5c <__fxstatat@plt+0x13bc>
  402dfc:	mov	w9, w8
  402e00:	mov	w16, wzr
  402e04:	cbz	x22, 402e10 <__fxstatat@plt+0x1370>
  402e08:	mov	w8, #0x27                  	// #39
  402e0c:	strb	w8, [x21]
  402e10:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402e14:	add	x8, x8, #0xa3d
  402e18:	stur	x8, [x29, #-64]
  402e1c:	mov	w8, #0x1                   	// #1
  402e20:	mov	w4, #0x2                   	// #2
  402e24:	mov	w20, #0x1                   	// #1
  402e28:	stur	x8, [x29, #-32]
  402e2c:	b	402e80 <__fxstatat@plt+0x13e0>
  402e30:	tbz	w19, #0, 40375c <__fxstatat@plt+0x1cbc>
  402e34:	mov	w8, #0x1                   	// #1
  402e38:	stur	x8, [x29, #-32]
  402e3c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402e40:	add	x8, x8, #0x4cc
  402e44:	mov	x20, xzr
  402e48:	mov	w4, #0x5                   	// #5
  402e4c:	stur	x8, [x29, #-64]
  402e50:	mov	w9, #0x1                   	// #1
  402e54:	b	402e7c <__fxstatat@plt+0x13dc>
  402e58:	tbz	w19, #0, 403790 <__fxstatat@plt+0x1cf0>
  402e5c:	mov	w9, #0x1                   	// #1
  402e60:	stur	x9, [x29, #-32]
  402e64:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  402e68:	add	x9, x9, #0xa3d
  402e6c:	mov	x20, xzr
  402e70:	mov	w4, #0x2                   	// #2
  402e74:	stur	x9, [x29, #-64]
  402e78:	mov	w9, w8
  402e7c:	mov	w16, #0x1                   	// #1
  402e80:	mov	w15, w9
  402e84:	ldp	x8, x9, [x29, #-40]
  402e88:	eor	w17, w16, #0x1
  402e8c:	stur	w17, [x29, #-68]
  402e90:	mov	x23, xzr
  402e94:	cmp	x8, #0x0
  402e98:	cset	w8, eq  // eq = none
  402e9c:	cmp	x9, #0x0
  402ea0:	cset	w9, ne  // ne = any
  402ea4:	cmp	w4, #0x2
  402ea8:	cset	w10, ne  // ne = any
  402eac:	and	w13, w10, w15
  402eb0:	and	w12, w9, w16
  402eb4:	orr	w10, w10, w17
  402eb8:	and	w17, w9, w13
  402ebc:	orr	w9, w13, w16
  402ec0:	eor	w9, w9, #0x1
  402ec4:	cset	w11, eq  // eq = none
  402ec8:	orr	w8, w8, w9
  402ecc:	and	w12, w15, w12
  402ed0:	str	w10, [sp, #84]
  402ed4:	and	w10, w11, w16
  402ed8:	stur	w8, [x29, #-24]
  402edc:	eor	w8, w15, #0x1
  402ee0:	str	w12, [sp, #56]
  402ee4:	str	w10, [sp, #76]
  402ee8:	stur	w15, [x29, #-72]
  402eec:	str	w8, [sp, #60]
  402ef0:	stp	w16, w4, [x29, #-48]
  402ef4:	stur	w17, [x29, #-52]
  402ef8:	cmn	x28, #0x1
  402efc:	b.eq	402f0c <__fxstatat@plt+0x146c>  // b.none
  402f00:	cmp	x23, x28
  402f04:	b.ne	402f14 <__fxstatat@plt+0x1474>  // b.any
  402f08:	b	4036ec <__fxstatat@plt+0x1c4c>
  402f0c:	ldrb	w8, [x24, x23]
  402f10:	cbz	w8, 4036f4 <__fxstatat@plt+0x1c54>
  402f14:	cbz	w17, 402f54 <__fxstatat@plt+0x14b4>
  402f18:	ldur	x8, [x29, #-32]
  402f1c:	cmp	x8, #0x2
  402f20:	add	x19, x23, x8
  402f24:	b.cc	402f4c <__fxstatat@plt+0x14ac>  // b.lo, b.ul, b.last
  402f28:	cmn	x28, #0x1
  402f2c:	b.ne	402f4c <__fxstatat@plt+0x14ac>  // b.any
  402f30:	mov	x0, x24
  402f34:	mov	w26, w14
  402f38:	bl	4016e0 <strlen@plt>
  402f3c:	ldp	w17, w16, [x29, #-52]
  402f40:	ldur	w4, [x29, #-44]
  402f44:	mov	w14, w26
  402f48:	mov	x28, x0
  402f4c:	cmp	x19, x28
  402f50:	b.ls	402f5c <__fxstatat@plt+0x14bc>  // b.plast
  402f54:	mov	w27, wzr
  402f58:	b	402f94 <__fxstatat@plt+0x14f4>
  402f5c:	ldur	x1, [x29, #-64]
  402f60:	ldur	x2, [x29, #-32]
  402f64:	add	x0, x24, x23
  402f68:	mov	w19, w14
  402f6c:	bl	401830 <bcmp@plt>
  402f70:	ldur	w9, [x29, #-68]
  402f74:	cmp	w0, #0x0
  402f78:	cset	w8, ne  // ne = any
  402f7c:	cset	w27, eq  // eq = none
  402f80:	orr	w8, w8, w9
  402f84:	tbz	w8, #0, 4037c8 <__fxstatat@plt+0x1d28>
  402f88:	ldp	w16, w4, [x29, #-48]
  402f8c:	ldur	w17, [x29, #-52]
  402f90:	mov	w14, w19
  402f94:	ldrb	w19, [x24, x23]
  402f98:	cmp	w19, #0x7e
  402f9c:	b.hi	4031dc <__fxstatat@plt+0x173c>  // b.pmore
  402fa0:	adrp	x13, 40a000 <__fxstatat@plt+0x8560>
  402fa4:	add	x13, x13, #0x37b
  402fa8:	adr	x12, 402fcc <__fxstatat@plt+0x152c>
  402fac:	ldrb	w9, [x13, x19]
  402fb0:	add	x12, x12, x9, lsl #2
  402fb4:	mov	w10, wzr
  402fb8:	mov	w8, wzr
  402fbc:	mov	w26, #0x1                   	// #1
  402fc0:	mov	w11, #0x6e                  	// #110
  402fc4:	mov	w9, #0x61                  	// #97
  402fc8:	br	x12
  402fcc:	ldur	w9, [x29, #-24]
  402fd0:	tbnz	w9, #0, 402ff0 <__fxstatat@plt+0x1550>
  402fd4:	ldur	x10, [x29, #-40]
  402fd8:	lsr	w9, w19, #5
  402fdc:	ldr	w9, [x10, w9, uxtw #2]
  402fe0:	lsr	w9, w9, w19
  402fe4:	tbz	w9, #0, 402ff0 <__fxstatat@plt+0x1550>
  402fe8:	mov	w9, w19
  402fec:	b	402ff8 <__fxstatat@plt+0x1558>
  402ff0:	mov	w9, w19
  402ff4:	cbz	w27, 403240 <__fxstatat@plt+0x17a0>
  402ff8:	tbnz	w16, #0, 4037a0 <__fxstatat@plt+0x1d00>
  402ffc:	cmp	w4, #0x2
  403000:	cset	w8, ne  // ne = any
  403004:	orr	w8, w8, w14
  403008:	tbnz	w8, #0, 40304c <__fxstatat@plt+0x15ac>
  40300c:	cmp	x20, x22
  403010:	b.cs	40301c <__fxstatat@plt+0x157c>  // b.hs, b.nlast
  403014:	mov	w8, #0x27                  	// #39
  403018:	strb	w8, [x21, x20]
  40301c:	add	x8, x20, #0x1
  403020:	cmp	x8, x22
  403024:	b.cs	403030 <__fxstatat@plt+0x1590>  // b.hs, b.nlast
  403028:	mov	w10, #0x24                  	// #36
  40302c:	strb	w10, [x21, x8]
  403030:	add	x8, x20, #0x2
  403034:	cmp	x8, x22
  403038:	b.cs	403044 <__fxstatat@plt+0x15a4>  // b.hs, b.nlast
  40303c:	mov	w10, #0x27                  	// #39
  403040:	strb	w10, [x21, x8]
  403044:	add	x20, x20, #0x3
  403048:	mov	w14, #0x1                   	// #1
  40304c:	cmp	x20, x22
  403050:	b.cs	40305c <__fxstatat@plt+0x15bc>  // b.hs, b.nlast
  403054:	mov	w8, #0x5c                  	// #92
  403058:	strb	w8, [x21, x20]
  40305c:	add	x20, x20, #0x1
  403060:	cmp	x20, x22
  403064:	b.cs	40306c <__fxstatat@plt+0x15cc>  // b.hs, b.nlast
  403068:	strb	w9, [x21, x20]
  40306c:	add	x20, x20, #0x1
  403070:	and	w25, w25, w26
  403074:	add	x23, x23, #0x1
  403078:	cmn	x28, #0x1
  40307c:	b.ne	402f00 <__fxstatat@plt+0x1460>  // b.any
  403080:	b	402f0c <__fxstatat@plt+0x146c>
  403084:	cmp	x28, #0x1
  403088:	b.eq	4030ac <__fxstatat@plt+0x160c>  // b.none
  40308c:	cmn	x28, #0x1
  403090:	b.ne	4030b0 <__fxstatat@plt+0x1610>  // b.any
  403094:	ldrb	w8, [x24, #1]
  403098:	cbz	w8, 4030ac <__fxstatat@plt+0x160c>
  40309c:	mov	w8, wzr
  4030a0:	mov	w26, wzr
  4030a4:	mov	x28, #0xffffffffffffffff    	// #-1
  4030a8:	b	402fcc <__fxstatat@plt+0x152c>
  4030ac:	cbz	x23, 4030bc <__fxstatat@plt+0x161c>
  4030b0:	mov	w8, wzr
  4030b4:	mov	w26, wzr
  4030b8:	b	402fcc <__fxstatat@plt+0x152c>
  4030bc:	mov	w10, #0x1                   	// #1
  4030c0:	cmp	w4, #0x2
  4030c4:	b.ne	4030cc <__fxstatat@plt+0x162c>  // b.any
  4030c8:	tbnz	w16, #0, 4037a0 <__fxstatat@plt+0x1d00>
  4030cc:	mov	w8, wzr
  4030d0:	mov	w26, w10
  4030d4:	b	402fcc <__fxstatat@plt+0x152c>
  4030d8:	cmp	w4, #0x2
  4030dc:	b.ne	403228 <__fxstatat@plt+0x1788>  // b.any
  4030e0:	tbz	w16, #0, 403234 <__fxstatat@plt+0x1794>
  4030e4:	b	4037a0 <__fxstatat@plt+0x1d00>
  4030e8:	mov	w9, #0x66                  	// #102
  4030ec:	b	403284 <__fxstatat@plt+0x17e4>
  4030f0:	mov	w11, #0x74                  	// #116
  4030f4:	b	403104 <__fxstatat@plt+0x1664>
  4030f8:	mov	w9, #0x62                  	// #98
  4030fc:	b	403284 <__fxstatat@plt+0x17e4>
  403100:	mov	w11, #0x72                  	// #114
  403104:	ldr	w8, [sp, #84]
  403108:	mov	w9, w11
  40310c:	tbnz	w8, #0, 403284 <__fxstatat@plt+0x17e4>
  403110:	b	4037a0 <__fxstatat@plt+0x1d00>
  403114:	ldur	w8, [x29, #-72]
  403118:	tbz	w8, #0, 403298 <__fxstatat@plt+0x17f8>
  40311c:	cmp	w4, #0x2
  403120:	tbnz	w16, #0, 4038b8 <__fxstatat@plt+0x1e18>
  403124:	cset	w8, ne  // ne = any
  403128:	orr	w8, w8, w14
  40312c:	tbz	w8, #0, 4035c8 <__fxstatat@plt+0x1b28>
  403130:	mov	x8, x20
  403134:	cmp	x8, x22
  403138:	b.cc	403610 <__fxstatat@plt+0x1b70>  // b.lo, b.ul, b.last
  40313c:	b	403618 <__fxstatat@plt+0x1b78>
  403140:	cmp	w4, #0x5
  403144:	b.eq	4033c4 <__fxstatat@plt+0x1924>  // b.none
  403148:	cmp	w4, #0x2
  40314c:	b.ne	403474 <__fxstatat@plt+0x19d4>  // b.any
  403150:	tbz	w16, #0, 403474 <__fxstatat@plt+0x19d4>
  403154:	b	4037a0 <__fxstatat@plt+0x1d00>
  403158:	mov	w9, #0x76                  	// #118
  40315c:	b	403284 <__fxstatat@plt+0x17e4>
  403160:	cmp	w4, #0x2
  403164:	b.ne	4032a8 <__fxstatat@plt+0x1808>  // b.any
  403168:	tbnz	w16, #0, 4037a0 <__fxstatat@plt+0x1d00>
  40316c:	ldr	x10, [sp, #64]
  403170:	cmp	x22, #0x0
  403174:	cset	w8, eq  // eq = none
  403178:	cmp	x10, #0x0
  40317c:	cset	w9, ne  // ne = any
  403180:	orr	w8, w9, w8
  403184:	cmp	w8, #0x0
  403188:	csel	x10, x10, x22, ne  // ne = any
  40318c:	csel	x22, x22, xzr, ne  // ne = any
  403190:	cmp	x20, x22
  403194:	str	x10, [sp, #64]
  403198:	b.cs	4031a4 <__fxstatat@plt+0x1704>  // b.hs, b.nlast
  40319c:	mov	w8, #0x27                  	// #39
  4031a0:	strb	w8, [x21, x20]
  4031a4:	add	x8, x20, #0x1
  4031a8:	cmp	x8, x22
  4031ac:	b.cs	4031b8 <__fxstatat@plt+0x1718>  // b.hs, b.nlast
  4031b0:	mov	w9, #0x5c                  	// #92
  4031b4:	strb	w9, [x21, x8]
  4031b8:	add	x8, x20, #0x2
  4031bc:	cmp	x8, x22
  4031c0:	b.cs	4031cc <__fxstatat@plt+0x172c>  // b.hs, b.nlast
  4031c4:	mov	w9, #0x27                  	// #39
  4031c8:	strb	w9, [x21, x8]
  4031cc:	mov	w14, wzr
  4031d0:	mov	w8, wzr
  4031d4:	add	x20, x20, #0x3
  4031d8:	b	4032ac <__fxstatat@plt+0x180c>
  4031dc:	ldr	x8, [sp, #48]
  4031e0:	str	w14, [sp, #28]
  4031e4:	cmp	x8, #0x1
  4031e8:	b.ne	4032c0 <__fxstatat@plt+0x1820>  // b.any
  4031ec:	bl	401920 <__ctype_b_loc@plt>
  4031f0:	ldr	x8, [x0]
  4031f4:	mov	w11, #0x1                   	// #1
  4031f8:	ldrh	w8, [x8, x19, lsl #1]
  4031fc:	ubfx	w26, w8, #14, #1
  403200:	ldr	w8, [sp, #60]
  403204:	ldp	w16, w4, [x29, #-48]
  403208:	ldr	w14, [sp, #28]
  40320c:	ldur	w17, [x29, #-52]
  403210:	cmp	x11, #0x1
  403214:	orr	w8, w26, w8
  403218:	b.hi	403484 <__fxstatat@plt+0x19e4>  // b.pmore
  40321c:	tbz	w8, #0, 403484 <__fxstatat@plt+0x19e4>
  403220:	mov	w8, wzr
  403224:	b	402fcc <__fxstatat@plt+0x152c>
  403228:	ldr	w8, [sp, #56]
  40322c:	mov	w9, #0x5c                  	// #92
  403230:	tbz	w8, #0, 403284 <__fxstatat@plt+0x17e4>
  403234:	mov	w8, wzr
  403238:	mov	w26, wzr
  40323c:	mov	w19, #0x5c                  	// #92
  403240:	tbnz	w8, #0, 403274 <__fxstatat@plt+0x17d4>
  403244:	tbz	w14, #0, 403274 <__fxstatat@plt+0x17d4>
  403248:	cmp	x20, x22
  40324c:	b.cs	403258 <__fxstatat@plt+0x17b8>  // b.hs, b.nlast
  403250:	mov	w8, #0x27                  	// #39
  403254:	strb	w8, [x21, x20]
  403258:	add	x8, x20, #0x1
  40325c:	cmp	x8, x22
  403260:	b.cs	40326c <__fxstatat@plt+0x17cc>  // b.hs, b.nlast
  403264:	mov	w9, #0x27                  	// #39
  403268:	strb	w9, [x21, x8]
  40326c:	mov	w14, wzr
  403270:	add	x20, x20, #0x2
  403274:	mov	w9, w19
  403278:	cmp	x20, x22
  40327c:	b.cc	403068 <__fxstatat@plt+0x15c8>  // b.lo, b.ul, b.last
  403280:	b	40306c <__fxstatat@plt+0x15cc>
  403284:	ldur	w10, [x29, #-72]
  403288:	mov	w8, wzr
  40328c:	mov	w26, wzr
  403290:	tbz	w10, #0, 402fcc <__fxstatat@plt+0x152c>
  403294:	b	402ff8 <__fxstatat@plt+0x1558>
  403298:	ldr	w8, [sp, #80]
  40329c:	tbnz	w8, #0, 403074 <__fxstatat@plt+0x15d4>
  4032a0:	mov	w19, wzr
  4032a4:	b	4030b0 <__fxstatat@plt+0x1610>
  4032a8:	mov	w8, wzr
  4032ac:	mov	w9, #0x1                   	// #1
  4032b0:	mov	w19, #0x27                  	// #39
  4032b4:	str	w9, [sp, #72]
  4032b8:	mov	w26, #0x1                   	// #1
  4032bc:	b	402fcc <__fxstatat@plt+0x152c>
  4032c0:	cmn	x28, #0x1
  4032c4:	stur	xzr, [x29, #-16]
  4032c8:	b.ne	4032d8 <__fxstatat@plt+0x1838>  // b.any
  4032cc:	mov	x0, x24
  4032d0:	bl	4016e0 <strlen@plt>
  4032d4:	mov	x28, x0
  4032d8:	ldr	x8, [sp, #96]
  4032dc:	mov	x11, xzr
  4032e0:	mov	w26, #0x1                   	// #1
  4032e4:	str	x21, [sp, #32]
  4032e8:	add	x8, x8, x23
  4032ec:	str	x8, [sp, #16]
  4032f0:	b	403328 <__fxstatat@plt+0x1888>
  4032f4:	ldur	w0, [x29, #-20]
  4032f8:	bl	401a40 <iswprint@plt>
  4032fc:	ldr	x21, [sp, #40]
  403300:	cmp	w0, #0x0
  403304:	cset	w8, ne  // ne = any
  403308:	sub	x0, x29, #0x10
  40330c:	and	w26, w26, w8
  403310:	add	x21, x24, x21
  403314:	bl	4018c0 <mbsinit@plt>
  403318:	mov	x11, x21
  40331c:	ldr	x21, [sp, #32]
  403320:	ldur	x24, [x29, #-80]
  403324:	cbnz	w0, 403200 <__fxstatat@plt+0x1760>
  403328:	add	x21, x11, x23
  40332c:	add	x1, x24, x21
  403330:	sub	x2, x28, x21
  403334:	sub	x0, x29, #0x14
  403338:	sub	x3, x29, #0x10
  40333c:	str	x11, [sp, #40]
  403340:	bl	406efc <__fxstatat@plt+0x545c>
  403344:	cbz	x0, 4036cc <__fxstatat@plt+0x1c2c>
  403348:	mov	x24, x0
  40334c:	cmn	x0, #0x1
  403350:	b.eq	4036c8 <__fxstatat@plt+0x1c28>  // b.none
  403354:	cmn	x24, #0x2
  403358:	b.eq	40368c <__fxstatat@plt+0x1bec>  // b.none
  40335c:	ldr	w9, [sp, #76]
  403360:	ldr	x21, [sp, #32]
  403364:	cmp	x24, #0x2
  403368:	cset	w8, cc  // cc = lo, ul, last
  40336c:	eor	w9, w9, #0x1
  403370:	mov	x12, #0x2b                  	// #43
  403374:	orr	w8, w9, w8
  403378:	mov	w11, #0x1                   	// #1
  40337c:	movk	x12, #0x2, lsl #32
  403380:	tbnz	w8, #0, 4032f4 <__fxstatat@plt+0x1854>
  403384:	ldr	x9, [sp, #40]
  403388:	ldr	x10, [sp, #16]
  40338c:	sub	x8, x24, #0x1
  403390:	add	x9, x10, x9
  403394:	b	4033a4 <__fxstatat@plt+0x1904>
  403398:	subs	x8, x8, #0x1
  40339c:	add	x9, x9, #0x1
  4033a0:	b.eq	4032f4 <__fxstatat@plt+0x1854>  // b.none
  4033a4:	ldrb	w10, [x9]
  4033a8:	sub	w10, w10, #0x5b
  4033ac:	cmp	w10, #0x21
  4033b0:	b.hi	403398 <__fxstatat@plt+0x18f8>  // b.pmore
  4033b4:	lsl	x10, x11, x10
  4033b8:	tst	x10, x12
  4033bc:	b.eq	403398 <__fxstatat@plt+0x18f8>  // b.none
  4033c0:	b	4037d4 <__fxstatat@plt+0x1d34>
  4033c4:	ldr	w8, [sp, #80]
  4033c8:	tbz	w8, #2, 403474 <__fxstatat@plt+0x19d4>
  4033cc:	add	x9, x23, #0x2
  4033d0:	cmp	x9, x28
  4033d4:	b.cs	403474 <__fxstatat@plt+0x19d4>  // b.hs, b.nlast
  4033d8:	add	x8, x23, x24
  4033dc:	ldrb	w8, [x8, #1]
  4033e0:	cmp	w8, #0x3f
  4033e4:	b.ne	403474 <__fxstatat@plt+0x19d4>  // b.any
  4033e8:	ldrb	w19, [x24, x9]
  4033ec:	mov	w8, wzr
  4033f0:	cmp	w19, #0x3e
  4033f4:	b.hi	4036e0 <__fxstatat@plt+0x1c40>  // b.pmore
  4033f8:	mov	w10, #0x1                   	// #1
  4033fc:	mov	x11, #0xa38200000000        	// #179778741075968
  403400:	lsl	x10, x10, x19
  403404:	movk	x11, #0x7000, lsl #48
  403408:	tst	x10, x11
  40340c:	b.eq	4036e0 <__fxstatat@plt+0x1c40>  // b.none
  403410:	tbnz	w16, #0, 4037a0 <__fxstatat@plt+0x1d00>
  403414:	cmp	x20, x22
  403418:	b.cs	403424 <__fxstatat@plt+0x1984>  // b.hs, b.nlast
  40341c:	mov	w8, #0x3f                  	// #63
  403420:	strb	w8, [x21, x20]
  403424:	add	x8, x20, #0x1
  403428:	cmp	x8, x22
  40342c:	b.cs	403438 <__fxstatat@plt+0x1998>  // b.hs, b.nlast
  403430:	mov	w10, #0x22                  	// #34
  403434:	strb	w10, [x21, x8]
  403438:	add	x8, x20, #0x2
  40343c:	cmp	x8, x22
  403440:	b.cs	40344c <__fxstatat@plt+0x19ac>  // b.hs, b.nlast
  403444:	mov	w10, #0x22                  	// #34
  403448:	strb	w10, [x21, x8]
  40344c:	add	x8, x20, #0x3
  403450:	cmp	x8, x22
  403454:	b.cs	403460 <__fxstatat@plt+0x19c0>  // b.hs, b.nlast
  403458:	mov	w10, #0x3f                  	// #63
  40345c:	strb	w10, [x21, x8]
  403460:	mov	w8, wzr
  403464:	mov	w26, wzr
  403468:	add	x20, x20, #0x4
  40346c:	mov	x23, x9
  403470:	b	402fcc <__fxstatat@plt+0x152c>
  403474:	mov	w8, wzr
  403478:	mov	w26, wzr
  40347c:	mov	w19, #0x3f                  	// #63
  403480:	b	402fcc <__fxstatat@plt+0x152c>
  403484:	mov	w10, wzr
  403488:	add	x9, x11, x23
  40348c:	b	4034a0 <__fxstatat@plt+0x1a00>
  403490:	ldr	x12, [sp, #96]
  403494:	add	x20, x20, #0x1
  403498:	ldrb	w19, [x12, x23]
  40349c:	mov	x23, x11
  4034a0:	tbz	w8, #0, 4034c4 <__fxstatat@plt+0x1a24>
  4034a4:	tbz	w27, #0, 403570 <__fxstatat@plt+0x1ad0>
  4034a8:	cmp	x20, x22
  4034ac:	b.cs	4034b8 <__fxstatat@plt+0x1a18>  // b.hs, b.nlast
  4034b0:	mov	w11, #0x5c                  	// #92
  4034b4:	strb	w11, [x21, x20]
  4034b8:	mov	w27, wzr
  4034bc:	add	x20, x20, #0x1
  4034c0:	b	403574 <__fxstatat@plt+0x1ad4>
  4034c4:	tbnz	w16, #0, 4037a0 <__fxstatat@plt+0x1d00>
  4034c8:	cmp	w4, #0x2
  4034cc:	cset	w10, ne  // ne = any
  4034d0:	orr	w10, w10, w14
  4034d4:	tbnz	w10, #0, 403518 <__fxstatat@plt+0x1a78>
  4034d8:	cmp	x20, x22
  4034dc:	b.cs	4034e8 <__fxstatat@plt+0x1a48>  // b.hs, b.nlast
  4034e0:	mov	w10, #0x27                  	// #39
  4034e4:	strb	w10, [x21, x20]
  4034e8:	add	x10, x20, #0x1
  4034ec:	cmp	x10, x22
  4034f0:	b.cs	4034fc <__fxstatat@plt+0x1a5c>  // b.hs, b.nlast
  4034f4:	mov	w11, #0x24                  	// #36
  4034f8:	strb	w11, [x21, x10]
  4034fc:	add	x10, x20, #0x2
  403500:	cmp	x10, x22
  403504:	b.cs	403510 <__fxstatat@plt+0x1a70>  // b.hs, b.nlast
  403508:	mov	w11, #0x27                  	// #39
  40350c:	strb	w11, [x21, x10]
  403510:	add	x20, x20, #0x3
  403514:	mov	w14, #0x1                   	// #1
  403518:	cmp	x20, x22
  40351c:	b.cs	403528 <__fxstatat@plt+0x1a88>  // b.hs, b.nlast
  403520:	mov	w10, #0x5c                  	// #92
  403524:	strb	w10, [x21, x20]
  403528:	add	x10, x20, #0x1
  40352c:	cmp	x10, x22
  403530:	b.cs	403540 <__fxstatat@plt+0x1aa0>  // b.hs, b.nlast
  403534:	mov	w11, #0x30                  	// #48
  403538:	bfxil	w11, w19, #6, #2
  40353c:	strb	w11, [x21, x10]
  403540:	add	x10, x20, #0x2
  403544:	cmp	x10, x22
  403548:	b.cs	403558 <__fxstatat@plt+0x1ab8>  // b.hs, b.nlast
  40354c:	mov	w11, #0x30                  	// #48
  403550:	bfxil	w11, w19, #3, #3
  403554:	strb	w11, [x21, x10]
  403558:	mov	w11, #0x30                  	// #48
  40355c:	bfxil	w11, w19, #0, #3
  403560:	add	x20, x20, #0x3
  403564:	mov	w10, #0x1                   	// #1
  403568:	mov	w19, w11
  40356c:	b	403574 <__fxstatat@plt+0x1ad4>
  403570:	mov	w27, wzr
  403574:	add	x11, x23, #0x1
  403578:	cmp	x9, x11
  40357c:	b.ls	403680 <__fxstatat@plt+0x1be0>  // b.plast
  403580:	and	w12, w10, #0x1
  403584:	orn	w12, w12, w14
  403588:	tbnz	w12, #0, 4035b8 <__fxstatat@plt+0x1b18>
  40358c:	cmp	x20, x22
  403590:	b.cs	40359c <__fxstatat@plt+0x1afc>  // b.hs, b.nlast
  403594:	mov	w12, #0x27                  	// #39
  403598:	strb	w12, [x21, x20]
  40359c:	add	x12, x20, #0x1
  4035a0:	cmp	x12, x22
  4035a4:	b.cs	4035b0 <__fxstatat@plt+0x1b10>  // b.hs, b.nlast
  4035a8:	mov	w13, #0x27                  	// #39
  4035ac:	strb	w13, [x21, x12]
  4035b0:	mov	w14, wzr
  4035b4:	add	x20, x20, #0x2
  4035b8:	cmp	x20, x22
  4035bc:	b.cs	403490 <__fxstatat@plt+0x19f0>  // b.hs, b.nlast
  4035c0:	strb	w19, [x21, x20]
  4035c4:	b	403490 <__fxstatat@plt+0x19f0>
  4035c8:	cmp	x20, x22
  4035cc:	b.cs	4035d8 <__fxstatat@plt+0x1b38>  // b.hs, b.nlast
  4035d0:	mov	w8, #0x27                  	// #39
  4035d4:	strb	w8, [x21, x20]
  4035d8:	add	x8, x20, #0x1
  4035dc:	cmp	x8, x22
  4035e0:	b.cs	4035ec <__fxstatat@plt+0x1b4c>  // b.hs, b.nlast
  4035e4:	mov	w9, #0x24                  	// #36
  4035e8:	strb	w9, [x21, x8]
  4035ec:	add	x8, x20, #0x2
  4035f0:	cmp	x8, x22
  4035f4:	b.cs	403600 <__fxstatat@plt+0x1b60>  // b.hs, b.nlast
  4035f8:	mov	w9, #0x27                  	// #39
  4035fc:	strb	w9, [x21, x8]
  403600:	add	x8, x20, #0x3
  403604:	mov	w14, #0x1                   	// #1
  403608:	cmp	x8, x22
  40360c:	b.cs	403618 <__fxstatat@plt+0x1b78>  // b.hs, b.nlast
  403610:	mov	w9, #0x5c                  	// #92
  403614:	strb	w9, [x21, x8]
  403618:	cmp	w4, #0x2
  40361c:	add	x20, x8, #0x1
  403620:	b.eq	403670 <__fxstatat@plt+0x1bd0>  // b.none
  403624:	add	x9, x23, #0x1
  403628:	cmp	x9, x28
  40362c:	b.cs	403670 <__fxstatat@plt+0x1bd0>  // b.hs, b.nlast
  403630:	ldrb	w9, [x24, x9]
  403634:	sub	w9, w9, #0x30
  403638:	cmp	w9, #0x9
  40363c:	b.hi	403670 <__fxstatat@plt+0x1bd0>  // b.pmore
  403640:	cmp	x20, x22
  403644:	b.cs	403650 <__fxstatat@plt+0x1bb0>  // b.hs, b.nlast
  403648:	mov	w9, #0x30                  	// #48
  40364c:	strb	w9, [x21, x20]
  403650:	add	x9, x8, #0x2
  403654:	cmp	x9, x22
  403658:	b.cs	403664 <__fxstatat@plt+0x1bc4>  // b.hs, b.nlast
  40365c:	mov	w10, #0x30                  	// #48
  403660:	strb	w10, [x21, x9]
  403664:	mov	w26, wzr
  403668:	add	x20, x8, #0x3
  40366c:	b	403674 <__fxstatat@plt+0x1bd4>
  403670:	mov	w26, wzr
  403674:	mov	w8, #0x1                   	// #1
  403678:	mov	w19, #0x30                  	// #48
  40367c:	b	402fcc <__fxstatat@plt+0x152c>
  403680:	and	w8, w10, #0x1
  403684:	tbz	w8, #0, 403244 <__fxstatat@plt+0x17a4>
  403688:	b	403274 <__fxstatat@plt+0x17d4>
  40368c:	cmp	x28, x21
  403690:	b.ls	4036c8 <__fxstatat@plt+0x1c28>  // b.plast
  403694:	ldur	x24, [x29, #-80]
  403698:	ldp	x21, x11, [sp, #32]
  40369c:	sub	x8, x28, x23
  4036a0:	add	x9, x24, x23
  4036a4:	ldrb	w10, [x9, x11]
  4036a8:	cbz	w10, 4036d8 <__fxstatat@plt+0x1c38>
  4036ac:	add	x11, x11, #0x1
  4036b0:	add	x10, x23, x11
  4036b4:	cmp	x10, x28
  4036b8:	b.cc	4036a4 <__fxstatat@plt+0x1c04>  // b.lo, b.ul, b.last
  4036bc:	mov	w26, wzr
  4036c0:	mov	x11, x8
  4036c4:	b	403200 <__fxstatat@plt+0x1760>
  4036c8:	mov	w26, wzr
  4036cc:	ldp	x21, x11, [sp, #32]
  4036d0:	ldur	x24, [x29, #-80]
  4036d4:	b	403200 <__fxstatat@plt+0x1760>
  4036d8:	mov	w26, wzr
  4036dc:	b	403200 <__fxstatat@plt+0x1760>
  4036e0:	mov	w19, #0x3f                  	// #63
  4036e4:	mov	w26, w8
  4036e8:	b	402fcc <__fxstatat@plt+0x152c>
  4036ec:	mov	x28, x23
  4036f0:	b	4036f8 <__fxstatat@plt+0x1c58>
  4036f4:	mov	x28, #0xffffffffffffffff    	// #-1
  4036f8:	cmp	w4, #0x2
  4036fc:	ldur	w10, [x29, #-72]
  403700:	cset	w8, eq  // eq = none
  403704:	cmp	x20, #0x0
  403708:	cset	w9, eq  // eq = none
  40370c:	and	w8, w8, w9
  403710:	and	w8, w16, w8
  403714:	tbnz	w8, #0, 4037a4 <__fxstatat@plt+0x1d04>
  403718:	cmp	w4, #0x2
  40371c:	cset	w8, ne  // ne = any
  403720:	orr	w8, w16, w8
  403724:	tbnz	w8, #0, 403870 <__fxstatat@plt+0x1dd0>
  403728:	ldr	w8, [sp, #72]
  40372c:	eor	w8, w8, #0x1
  403730:	tbnz	w8, #0, 403870 <__fxstatat@plt+0x1dd0>
  403734:	tbnz	w25, #0, 403840 <__fxstatat@plt+0x1da0>
  403738:	ldr	x24, [sp, #64]
  40373c:	mov	w19, wzr
  403740:	cbz	x24, 40386c <__fxstatat@plt+0x1dcc>
  403744:	mov	w4, #0x2                   	// #2
  403748:	mov	w8, w10
  40374c:	mov	w25, w19
  403750:	mov	w16, w19
  403754:	cbz	x22, 402cf4 <__fxstatat@plt+0x1254>
  403758:	b	403870 <__fxstatat@plt+0x1dd0>
  40375c:	mov	w16, wzr
  403760:	cbz	x22, 40376c <__fxstatat@plt+0x1ccc>
  403764:	mov	w8, #0x22                  	// #34
  403768:	strb	w8, [x21]
  40376c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  403770:	add	x8, x8, #0x4cc
  403774:	stur	x8, [x29, #-64]
  403778:	mov	w8, #0x1                   	// #1
  40377c:	mov	w20, #0x1                   	// #1
  403780:	mov	w4, #0x5                   	// #5
  403784:	stur	x8, [x29, #-32]
  403788:	mov	w9, #0x1                   	// #1
  40378c:	b	402e80 <__fxstatat@plt+0x13e0>
  403790:	mov	w9, #0x1                   	// #1
  403794:	mov	w16, wzr
  403798:	cbnz	x22, 402e08 <__fxstatat@plt+0x1368>
  40379c:	b	402e10 <__fxstatat@plt+0x1370>
  4037a0:	ldur	w10, [x29, #-72]
  4037a4:	tst	w10, #0x1
  4037a8:	mov	w8, #0x2                   	// #2
  4037ac:	mov	w9, #0x4                   	// #4
  4037b0:	csel	w8, w9, w8, ne  // ne = any
  4037b4:	cmp	w4, #0x2
  4037b8:	b.ne	4037c0 <__fxstatat@plt+0x1d20>  // b.any
  4037bc:	mov	w4, w8
  4037c0:	ldr	x7, [sp, #88]
  4037c4:	b	4037f0 <__fxstatat@plt+0x1d50>
  4037c8:	ldr	x7, [sp, #88]
  4037cc:	ldur	w4, [x29, #-44]
  4037d0:	b	4037f0 <__fxstatat@plt+0x1d50>
  4037d4:	ldur	w8, [x29, #-72]
  4037d8:	ldr	x7, [sp, #88]
  4037dc:	ldur	x24, [x29, #-80]
  4037e0:	mov	w9, #0x4                   	// #4
  4037e4:	tst	w8, #0x1
  4037e8:	mov	w8, #0x2                   	// #2
  4037ec:	csel	w4, w9, w8, ne  // ne = any
  4037f0:	ldr	w8, [sp, #80]
  4037f4:	mov	x0, x21
  4037f8:	mov	x1, x22
  4037fc:	mov	x2, x24
  403800:	and	w5, w8, #0xfffffffd
  403804:	ldur	x8, [x29, #-88]
  403808:	mov	x3, x28
  40380c:	mov	x6, xzr
  403810:	str	x8, [sp]
  403814:	bl	402c70 <__fxstatat@plt+0x11d0>
  403818:	mov	x20, x0
  40381c:	mov	x0, x20
  403820:	ldp	x20, x19, [sp, #272]
  403824:	ldp	x22, x21, [sp, #256]
  403828:	ldp	x24, x23, [sp, #240]
  40382c:	ldp	x26, x25, [sp, #224]
  403830:	ldp	x28, x27, [sp, #208]
  403834:	ldp	x29, x30, [sp, #192]
  403838:	add	sp, sp, #0x120
  40383c:	ret
  403840:	ldur	x8, [x29, #-88]
  403844:	ldr	x1, [sp, #64]
  403848:	ldur	x2, [x29, #-80]
  40384c:	ldr	w5, [sp, #80]
  403850:	ldur	x6, [x29, #-40]
  403854:	ldr	x7, [sp, #88]
  403858:	mov	w4, #0x5                   	// #5
  40385c:	str	x8, [sp]
  403860:	mov	x0, x21
  403864:	mov	x3, x28
  403868:	b	403814 <__fxstatat@plt+0x1d74>
  40386c:	mov	w16, w19
  403870:	ldur	x8, [x29, #-64]
  403874:	cbz	x8, 4038a8 <__fxstatat@plt+0x1e08>
  403878:	tbnz	w16, #0, 4038a8 <__fxstatat@plt+0x1e08>
  40387c:	ldrb	w9, [x8]
  403880:	cbz	w9, 4038a8 <__fxstatat@plt+0x1e08>
  403884:	add	x8, x8, #0x1
  403888:	b	403898 <__fxstatat@plt+0x1df8>
  40388c:	ldrb	w9, [x8], #1
  403890:	add	x20, x20, #0x1
  403894:	cbz	w9, 4038a8 <__fxstatat@plt+0x1e08>
  403898:	cmp	x20, x22
  40389c:	b.cs	40388c <__fxstatat@plt+0x1dec>  // b.hs, b.nlast
  4038a0:	strb	w9, [x21, x20]
  4038a4:	b	40388c <__fxstatat@plt+0x1dec>
  4038a8:	cmp	x20, x22
  4038ac:	b.cs	40381c <__fxstatat@plt+0x1d7c>  // b.hs, b.nlast
  4038b0:	strb	wzr, [x21, x20]
  4038b4:	b	40381c <__fxstatat@plt+0x1d7c>
  4038b8:	b.ne	4037c0 <__fxstatat@plt+0x1d20>  // b.any
  4038bc:	mov	w4, #0x4                   	// #4
  4038c0:	b	4037c0 <__fxstatat@plt+0x1d20>
  4038c4:	bl	4018b0 <abort@plt>
  4038c8:	sub	sp, sp, #0x60
  4038cc:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  4038d0:	add	x8, x8, #0x328
  4038d4:	cmp	x2, #0x0
  4038d8:	stp	x29, x30, [sp, #16]
  4038dc:	stp	x26, x25, [sp, #32]
  4038e0:	stp	x24, x23, [sp, #48]
  4038e4:	stp	x22, x21, [sp, #64]
  4038e8:	stp	x20, x19, [sp, #80]
  4038ec:	add	x29, sp, #0x10
  4038f0:	mov	x19, x1
  4038f4:	mov	x20, x0
  4038f8:	csel	x25, x8, x2, eq  // eq = none
  4038fc:	bl	401a70 <__errno_location@plt>
  403900:	ldp	w4, w8, [x25]
  403904:	ldp	x7, x9, [x25, #40]
  403908:	ldr	w26, [x0]
  40390c:	add	x23, x25, #0x8
  403910:	orr	w22, w8, #0x1
  403914:	mov	x21, x0
  403918:	mov	x0, xzr
  40391c:	mov	x1, xzr
  403920:	mov	x2, x20
  403924:	mov	x3, x19
  403928:	mov	w5, w22
  40392c:	mov	x6, x23
  403930:	str	x9, [sp]
  403934:	bl	402c70 <__fxstatat@plt+0x11d0>
  403938:	add	x24, x0, #0x1
  40393c:	mov	x0, x24
  403940:	bl	404ab4 <__fxstatat@plt+0x3014>
  403944:	ldr	w4, [x25]
  403948:	ldp	x7, x8, [x25, #40]
  40394c:	mov	x1, x24
  403950:	mov	x2, x20
  403954:	mov	x3, x19
  403958:	mov	w5, w22
  40395c:	mov	x6, x23
  403960:	mov	x25, x0
  403964:	str	x8, [sp]
  403968:	bl	402c70 <__fxstatat@plt+0x11d0>
  40396c:	str	w26, [x21]
  403970:	mov	x0, x25
  403974:	ldp	x20, x19, [sp, #80]
  403978:	ldp	x22, x21, [sp, #64]
  40397c:	ldp	x24, x23, [sp, #48]
  403980:	ldp	x26, x25, [sp, #32]
  403984:	ldp	x29, x30, [sp, #16]
  403988:	add	sp, sp, #0x60
  40398c:	ret
  403990:	sub	sp, sp, #0x70
  403994:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  403998:	add	x8, x8, #0x328
  40399c:	cmp	x3, #0x0
  4039a0:	stp	x29, x30, [sp, #16]
  4039a4:	stp	x28, x27, [sp, #32]
  4039a8:	stp	x26, x25, [sp, #48]
  4039ac:	stp	x24, x23, [sp, #64]
  4039b0:	stp	x22, x21, [sp, #80]
  4039b4:	stp	x20, x19, [sp, #96]
  4039b8:	add	x29, sp, #0x10
  4039bc:	mov	x19, x2
  4039c0:	mov	x22, x1
  4039c4:	mov	x23, x0
  4039c8:	csel	x21, x8, x3, eq  // eq = none
  4039cc:	bl	401a70 <__errno_location@plt>
  4039d0:	ldp	w4, w8, [x21]
  4039d4:	cmp	x19, #0x0
  4039d8:	ldp	x7, x9, [x21, #40]
  4039dc:	ldr	w28, [x0]
  4039e0:	cset	w10, eq  // eq = none
  4039e4:	orr	w25, w8, w10
  4039e8:	add	x26, x21, #0x8
  4039ec:	mov	x24, x0
  4039f0:	mov	x0, xzr
  4039f4:	mov	x1, xzr
  4039f8:	mov	x2, x23
  4039fc:	mov	x3, x22
  403a00:	mov	w5, w25
  403a04:	mov	x6, x26
  403a08:	str	x9, [sp]
  403a0c:	bl	402c70 <__fxstatat@plt+0x11d0>
  403a10:	add	x27, x0, #0x1
  403a14:	mov	x20, x0
  403a18:	mov	x0, x27
  403a1c:	bl	404ab4 <__fxstatat@plt+0x3014>
  403a20:	ldr	w4, [x21]
  403a24:	ldp	x7, x8, [x21, #40]
  403a28:	mov	x1, x27
  403a2c:	mov	x2, x23
  403a30:	mov	x3, x22
  403a34:	mov	w5, w25
  403a38:	mov	x6, x26
  403a3c:	mov	x21, x0
  403a40:	str	x8, [sp]
  403a44:	bl	402c70 <__fxstatat@plt+0x11d0>
  403a48:	str	w28, [x24]
  403a4c:	cbz	x19, 403a54 <__fxstatat@plt+0x1fb4>
  403a50:	str	x20, [x19]
  403a54:	mov	x0, x21
  403a58:	ldp	x20, x19, [sp, #96]
  403a5c:	ldp	x22, x21, [sp, #80]
  403a60:	ldp	x24, x23, [sp, #64]
  403a64:	ldp	x26, x25, [sp, #48]
  403a68:	ldp	x28, x27, [sp, #32]
  403a6c:	ldp	x29, x30, [sp, #16]
  403a70:	add	sp, sp, #0x70
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-64]!
  403a7c:	stp	x20, x19, [sp, #48]
  403a80:	adrp	x20, 41b000 <__fxstatat@plt+0x19560>
  403a84:	stp	x22, x21, [sp, #32]
  403a88:	ldr	w8, [x20, #568]
  403a8c:	adrp	x21, 41b000 <__fxstatat@plt+0x19560>
  403a90:	ldr	x19, [x21, #560]
  403a94:	str	x23, [sp, #16]
  403a98:	cmp	w8, #0x2
  403a9c:	mov	x29, sp
  403aa0:	b.lt	403ac4 <__fxstatat@plt+0x2024>  // b.tstop
  403aa4:	add	x22, x19, #0x18
  403aa8:	mov	w23, #0x1                   	// #1
  403aac:	ldr	x0, [x22], #16
  403ab0:	bl	401950 <free@plt>
  403ab4:	ldrsw	x8, [x20, #568]
  403ab8:	add	x23, x23, #0x1
  403abc:	cmp	x23, x8
  403ac0:	b.lt	403aac <__fxstatat@plt+0x200c>  // b.tstop
  403ac4:	ldr	x0, [x19, #8]
  403ac8:	adrp	x23, 41b000 <__fxstatat@plt+0x19560>
  403acc:	add	x23, x23, #0x360
  403ad0:	adrp	x22, 41b000 <__fxstatat@plt+0x19560>
  403ad4:	cmp	x0, x23
  403ad8:	add	x22, x22, #0x240
  403adc:	b.eq	403aec <__fxstatat@plt+0x204c>  // b.none
  403ae0:	bl	401950 <free@plt>
  403ae4:	mov	w8, #0x100                 	// #256
  403ae8:	stp	x8, x23, [x22]
  403aec:	cmp	x19, x22
  403af0:	b.eq	403b00 <__fxstatat@plt+0x2060>  // b.none
  403af4:	mov	x0, x19
  403af8:	bl	401950 <free@plt>
  403afc:	str	x22, [x21, #560]
  403b00:	mov	w8, #0x1                   	// #1
  403b04:	str	w8, [x20, #568]
  403b08:	ldp	x20, x19, [sp, #48]
  403b0c:	ldp	x22, x21, [sp, #32]
  403b10:	ldr	x23, [sp, #16]
  403b14:	ldp	x29, x30, [sp], #64
  403b18:	ret
  403b1c:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  403b20:	add	x3, x3, #0x328
  403b24:	mov	x2, #0xffffffffffffffff    	// #-1
  403b28:	b	403b2c <__fxstatat@plt+0x208c>
  403b2c:	sub	sp, sp, #0x80
  403b30:	stp	x29, x30, [sp, #32]
  403b34:	add	x29, sp, #0x20
  403b38:	stp	x28, x27, [sp, #48]
  403b3c:	stp	x26, x25, [sp, #64]
  403b40:	stp	x24, x23, [sp, #80]
  403b44:	stp	x22, x21, [sp, #96]
  403b48:	stp	x20, x19, [sp, #112]
  403b4c:	mov	x22, x3
  403b50:	stur	x2, [x29, #-8]
  403b54:	mov	x21, x1
  403b58:	mov	w23, w0
  403b5c:	bl	401a70 <__errno_location@plt>
  403b60:	tbnz	w23, #31, 403cb0 <__fxstatat@plt+0x2210>
  403b64:	adrp	x25, 41b000 <__fxstatat@plt+0x19560>
  403b68:	ldr	w8, [x25, #568]
  403b6c:	adrp	x28, 41b000 <__fxstatat@plt+0x19560>
  403b70:	ldr	w20, [x0]
  403b74:	ldr	x27, [x28, #560]
  403b78:	mov	x19, x0
  403b7c:	cmp	w8, w23
  403b80:	b.gt	403bec <__fxstatat@plt+0x214c>
  403b84:	mov	w8, #0x7fffffff            	// #2147483647
  403b88:	cmp	w23, w8
  403b8c:	stur	w20, [x29, #-12]
  403b90:	b.eq	403cb4 <__fxstatat@plt+0x2214>  // b.none
  403b94:	adrp	x20, 41b000 <__fxstatat@plt+0x19560>
  403b98:	add	x20, x20, #0x240
  403b9c:	add	w26, w23, #0x1
  403ba0:	cmp	x27, x20
  403ba4:	csel	x0, xzr, x27, eq  // eq = none
  403ba8:	sbfiz	x1, x26, #4, #32
  403bac:	bl	404b34 <__fxstatat@plt+0x3094>
  403bb0:	mov	x24, x0
  403bb4:	cmp	x27, x20
  403bb8:	str	x0, [x28, #560]
  403bbc:	b.ne	403bc8 <__fxstatat@plt+0x2128>  // b.any
  403bc0:	ldr	q0, [x20]
  403bc4:	str	q0, [x24]
  403bc8:	ldrsw	x8, [x25, #568]
  403bcc:	mov	w1, wzr
  403bd0:	add	x0, x24, x8, lsl #4
  403bd4:	sub	w8, w26, w8
  403bd8:	sbfiz	x2, x8, #4, #32
  403bdc:	bl	401810 <memset@plt>
  403be0:	ldur	w20, [x29, #-12]
  403be4:	mov	x27, x24
  403be8:	str	w26, [x25, #568]
  403bec:	add	x28, x27, w23, uxtw #4
  403bf0:	mov	x27, x28
  403bf4:	ldr	x26, [x28]
  403bf8:	ldr	x23, [x27, #8]!
  403bfc:	ldp	w4, w8, [x22]
  403c00:	ldp	x7, x9, [x22, #40]
  403c04:	ldur	x3, [x29, #-8]
  403c08:	add	x24, x22, #0x8
  403c0c:	orr	w25, w8, #0x1
  403c10:	mov	x0, x23
  403c14:	mov	x1, x26
  403c18:	mov	x2, x21
  403c1c:	mov	w5, w25
  403c20:	mov	x6, x24
  403c24:	str	x9, [sp]
  403c28:	bl	402c70 <__fxstatat@plt+0x11d0>
  403c2c:	cmp	x26, x0
  403c30:	b.hi	403c88 <__fxstatat@plt+0x21e8>  // b.pmore
  403c34:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  403c38:	add	x8, x8, #0x360
  403c3c:	add	x26, x0, #0x1
  403c40:	cmp	x23, x8
  403c44:	str	x26, [x28]
  403c48:	b.eq	403c54 <__fxstatat@plt+0x21b4>  // b.none
  403c4c:	mov	x0, x23
  403c50:	bl	401950 <free@plt>
  403c54:	mov	x0, x26
  403c58:	bl	404ab4 <__fxstatat@plt+0x3014>
  403c5c:	str	x0, [x27]
  403c60:	ldr	w4, [x22]
  403c64:	ldp	x7, x8, [x22, #40]
  403c68:	ldur	x3, [x29, #-8]
  403c6c:	mov	x1, x26
  403c70:	mov	x2, x21
  403c74:	mov	w5, w25
  403c78:	mov	x6, x24
  403c7c:	mov	x23, x0
  403c80:	str	x8, [sp]
  403c84:	bl	402c70 <__fxstatat@plt+0x11d0>
  403c88:	str	w20, [x19]
  403c8c:	mov	x0, x23
  403c90:	ldp	x20, x19, [sp, #112]
  403c94:	ldp	x22, x21, [sp, #96]
  403c98:	ldp	x24, x23, [sp, #80]
  403c9c:	ldp	x26, x25, [sp, #64]
  403ca0:	ldp	x28, x27, [sp, #48]
  403ca4:	ldp	x29, x30, [sp, #32]
  403ca8:	add	sp, sp, #0x80
  403cac:	ret
  403cb0:	bl	4018b0 <abort@plt>
  403cb4:	bl	404dc8 <__fxstatat@plt+0x3328>
  403cb8:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  403cbc:	add	x3, x3, #0x328
  403cc0:	b	403b2c <__fxstatat@plt+0x208c>
  403cc4:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  403cc8:	add	x3, x3, #0x328
  403ccc:	mov	x2, #0xffffffffffffffff    	// #-1
  403cd0:	mov	x1, x0
  403cd4:	mov	w0, wzr
  403cd8:	b	403b2c <__fxstatat@plt+0x208c>
  403cdc:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  403ce0:	mov	x2, x1
  403ce4:	add	x3, x3, #0x328
  403ce8:	mov	x1, x0
  403cec:	mov	w0, wzr
  403cf0:	b	403b2c <__fxstatat@plt+0x208c>
  403cf4:	sub	sp, sp, #0x50
  403cf8:	movi	v0.2d, #0x0
  403cfc:	cmp	w1, #0xa
  403d00:	stp	x29, x30, [sp, #64]
  403d04:	add	x29, sp, #0x40
  403d08:	str	xzr, [sp, #48]
  403d0c:	stp	q0, q0, [sp, #16]
  403d10:	str	q0, [sp]
  403d14:	b.eq	403d3c <__fxstatat@plt+0x229c>  // b.none
  403d18:	mov	x8, x2
  403d1c:	str	w1, [sp]
  403d20:	mov	x3, sp
  403d24:	mov	x2, #0xffffffffffffffff    	// #-1
  403d28:	mov	x1, x8
  403d2c:	bl	403b2c <__fxstatat@plt+0x208c>
  403d30:	ldp	x29, x30, [sp, #64]
  403d34:	add	sp, sp, #0x50
  403d38:	ret
  403d3c:	bl	4018b0 <abort@plt>
  403d40:	sub	sp, sp, #0x50
  403d44:	movi	v0.2d, #0x0
  403d48:	cmp	w1, #0xa
  403d4c:	stp	x29, x30, [sp, #64]
  403d50:	add	x29, sp, #0x40
  403d54:	str	xzr, [sp, #48]
  403d58:	stp	q0, q0, [sp, #16]
  403d5c:	str	q0, [sp]
  403d60:	b.eq	403d88 <__fxstatat@plt+0x22e8>  // b.none
  403d64:	mov	x8, x3
  403d68:	str	w1, [sp]
  403d6c:	mov	x3, sp
  403d70:	mov	x1, x2
  403d74:	mov	x2, x8
  403d78:	bl	403b2c <__fxstatat@plt+0x208c>
  403d7c:	ldp	x29, x30, [sp, #64]
  403d80:	add	sp, sp, #0x50
  403d84:	ret
  403d88:	bl	4018b0 <abort@plt>
  403d8c:	sub	sp, sp, #0x50
  403d90:	movi	v0.2d, #0x0
  403d94:	cmp	w0, #0xa
  403d98:	stp	x29, x30, [sp, #64]
  403d9c:	add	x29, sp, #0x40
  403da0:	str	xzr, [sp, #48]
  403da4:	stp	q0, q0, [sp, #16]
  403da8:	str	q0, [sp]
  403dac:	b.eq	403dd0 <__fxstatat@plt+0x2330>  // b.none
  403db0:	str	w0, [sp]
  403db4:	mov	x3, sp
  403db8:	mov	x2, #0xffffffffffffffff    	// #-1
  403dbc:	mov	w0, wzr
  403dc0:	bl	403b2c <__fxstatat@plt+0x208c>
  403dc4:	ldp	x29, x30, [sp, #64]
  403dc8:	add	sp, sp, #0x50
  403dcc:	ret
  403dd0:	bl	4018b0 <abort@plt>
  403dd4:	sub	sp, sp, #0x50
  403dd8:	movi	v0.2d, #0x0
  403ddc:	cmp	w0, #0xa
  403de0:	stp	x29, x30, [sp, #64]
  403de4:	add	x29, sp, #0x40
  403de8:	str	xzr, [sp, #48]
  403dec:	stp	q0, q0, [sp, #16]
  403df0:	str	q0, [sp]
  403df4:	b.eq	403e14 <__fxstatat@plt+0x2374>  // b.none
  403df8:	str	w0, [sp]
  403dfc:	mov	x3, sp
  403e00:	mov	w0, wzr
  403e04:	bl	403b2c <__fxstatat@plt+0x208c>
  403e08:	ldp	x29, x30, [sp, #64]
  403e0c:	add	sp, sp, #0x50
  403e10:	ret
  403e14:	bl	4018b0 <abort@plt>
  403e18:	sub	sp, sp, #0x50
  403e1c:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  403e20:	add	x9, x9, #0x328
  403e24:	ldp	q0, q1, [x9]
  403e28:	ubfx	w10, w2, #5, #3
  403e2c:	mov	x11, sp
  403e30:	mov	x8, x1
  403e34:	stp	q0, q1, [sp]
  403e38:	ldr	q0, [x9, #32]
  403e3c:	ldr	x9, [x9, #48]
  403e40:	mov	x1, x0
  403e44:	mov	x3, sp
  403e48:	str	q0, [sp, #32]
  403e4c:	str	x9, [sp, #48]
  403e50:	add	x9, x11, w10, uxtw #2
  403e54:	ldr	w10, [x9, #8]
  403e58:	mov	w0, wzr
  403e5c:	stp	x29, x30, [sp, #64]
  403e60:	add	x29, sp, #0x40
  403e64:	lsr	w11, w10, w2
  403e68:	mvn	w11, w11
  403e6c:	and	w11, w11, #0x1
  403e70:	lsl	w11, w11, w2
  403e74:	eor	w10, w11, w10
  403e78:	mov	x2, x8
  403e7c:	str	w10, [x9, #8]
  403e80:	bl	403b2c <__fxstatat@plt+0x208c>
  403e84:	ldp	x29, x30, [sp, #64]
  403e88:	add	sp, sp, #0x50
  403e8c:	ret
  403e90:	sub	sp, sp, #0x50
  403e94:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  403e98:	add	x9, x9, #0x328
  403e9c:	ldp	q0, q1, [x9]
  403ea0:	ubfx	w10, w1, #5, #3
  403ea4:	mov	x11, sp
  403ea8:	mov	x8, x0
  403eac:	stp	q0, q1, [sp]
  403eb0:	ldr	q0, [x9, #32]
  403eb4:	ldr	x9, [x9, #48]
  403eb8:	mov	x3, sp
  403ebc:	mov	x2, #0xffffffffffffffff    	// #-1
  403ec0:	str	q0, [sp, #32]
  403ec4:	str	x9, [sp, #48]
  403ec8:	add	x9, x11, w10, uxtw #2
  403ecc:	ldr	w10, [x9, #8]
  403ed0:	mov	w0, wzr
  403ed4:	stp	x29, x30, [sp, #64]
  403ed8:	add	x29, sp, #0x40
  403edc:	lsr	w11, w10, w1
  403ee0:	mvn	w11, w11
  403ee4:	and	w11, w11, #0x1
  403ee8:	lsl	w11, w11, w1
  403eec:	eor	w10, w11, w10
  403ef0:	mov	x1, x8
  403ef4:	str	w10, [x9, #8]
  403ef8:	bl	403b2c <__fxstatat@plt+0x208c>
  403efc:	ldp	x29, x30, [sp, #64]
  403f00:	add	sp, sp, #0x50
  403f04:	ret
  403f08:	sub	sp, sp, #0x50
  403f0c:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  403f10:	add	x8, x8, #0x328
  403f14:	ldp	q0, q1, [x8]
  403f18:	ldr	q2, [x8, #32]
  403f1c:	ldr	x8, [x8, #48]
  403f20:	mov	x1, x0
  403f24:	stp	q0, q1, [sp]
  403f28:	ldr	w9, [sp, #12]
  403f2c:	str	x8, [sp, #48]
  403f30:	mov	x3, sp
  403f34:	mov	x2, #0xffffffffffffffff    	// #-1
  403f38:	orr	w8, w9, #0x4000000
  403f3c:	mov	w0, wzr
  403f40:	stp	x29, x30, [sp, #64]
  403f44:	add	x29, sp, #0x40
  403f48:	str	q2, [sp, #32]
  403f4c:	str	w8, [sp, #12]
  403f50:	bl	403b2c <__fxstatat@plt+0x208c>
  403f54:	ldp	x29, x30, [sp, #64]
  403f58:	add	sp, sp, #0x50
  403f5c:	ret
  403f60:	sub	sp, sp, #0x50
  403f64:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  403f68:	add	x8, x8, #0x328
  403f6c:	ldp	q0, q1, [x8]
  403f70:	ldr	q2, [x8, #32]
  403f74:	ldr	x8, [x8, #48]
  403f78:	mov	x2, x1
  403f7c:	stp	q0, q1, [sp]
  403f80:	ldr	w9, [sp, #12]
  403f84:	mov	x1, x0
  403f88:	str	x8, [sp, #48]
  403f8c:	mov	x3, sp
  403f90:	orr	w8, w9, #0x4000000
  403f94:	mov	w0, wzr
  403f98:	stp	x29, x30, [sp, #64]
  403f9c:	add	x29, sp, #0x40
  403fa0:	str	q2, [sp, #32]
  403fa4:	str	w8, [sp, #12]
  403fa8:	bl	403b2c <__fxstatat@plt+0x208c>
  403fac:	ldp	x29, x30, [sp, #64]
  403fb0:	add	sp, sp, #0x50
  403fb4:	ret
  403fb8:	sub	sp, sp, #0x80
  403fbc:	movi	v0.2d, #0x0
  403fc0:	cmp	w1, #0xa
  403fc4:	stp	x29, x30, [sp, #112]
  403fc8:	add	x29, sp, #0x70
  403fcc:	str	wzr, [sp, #48]
  403fd0:	stp	q0, q0, [sp, #16]
  403fd4:	str	q0, [sp]
  403fd8:	b.eq	404028 <__fxstatat@plt+0x2588>  // b.none
  403fdc:	ldp	q0, q1, [sp]
  403fe0:	ldr	w9, [sp, #48]
  403fe4:	ldr	q2, [sp, #32]
  403fe8:	mov	x8, x2
  403fec:	stur	q0, [sp, #60]
  403ff0:	ldr	w10, [sp, #68]
  403ff4:	str	w1, [sp, #56]
  403ff8:	str	w9, [sp, #108]
  403ffc:	add	x3, sp, #0x38
  404000:	orr	w9, w10, #0x4000000
  404004:	mov	x2, #0xffffffffffffffff    	// #-1
  404008:	mov	x1, x8
  40400c:	stur	q1, [sp, #76]
  404010:	stur	q2, [sp, #92]
  404014:	str	w9, [sp, #68]
  404018:	bl	403b2c <__fxstatat@plt+0x208c>
  40401c:	ldp	x29, x30, [sp, #112]
  404020:	add	sp, sp, #0x80
  404024:	ret
  404028:	bl	4018b0 <abort@plt>
  40402c:	sub	sp, sp, #0x50
  404030:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  404034:	add	x9, x9, #0x328
  404038:	ldp	q0, q1, [x9]
  40403c:	ldr	q2, [x9, #32]
  404040:	ldr	x9, [x9, #48]
  404044:	mov	w10, #0xa                   	// #10
  404048:	stp	x29, x30, [sp, #64]
  40404c:	add	x29, sp, #0x40
  404050:	stp	q0, q1, [sp]
  404054:	str	q2, [sp, #32]
  404058:	str	x9, [sp, #48]
  40405c:	str	w10, [sp]
  404060:	cbz	x1, 40408c <__fxstatat@plt+0x25ec>
  404064:	cbz	x2, 40408c <__fxstatat@plt+0x25ec>
  404068:	mov	x8, x3
  40406c:	stp	x1, x2, [sp, #40]
  404070:	mov	x3, sp
  404074:	mov	x2, #0xffffffffffffffff    	// #-1
  404078:	mov	x1, x8
  40407c:	bl	403b2c <__fxstatat@plt+0x208c>
  404080:	ldp	x29, x30, [sp, #64]
  404084:	add	sp, sp, #0x50
  404088:	ret
  40408c:	bl	4018b0 <abort@plt>
  404090:	sub	sp, sp, #0x50
  404094:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  404098:	add	x9, x9, #0x328
  40409c:	ldp	q0, q1, [x9]
  4040a0:	ldr	x10, [x9, #48]
  4040a4:	stp	x29, x30, [sp, #64]
  4040a8:	add	x29, sp, #0x40
  4040ac:	stp	q0, q1, [sp]
  4040b0:	ldr	q0, [x9, #32]
  4040b4:	mov	w9, #0xa                   	// #10
  4040b8:	str	x10, [sp, #48]
  4040bc:	str	w9, [sp]
  4040c0:	str	q0, [sp, #32]
  4040c4:	cbz	x1, 4040f0 <__fxstatat@plt+0x2650>
  4040c8:	cbz	x2, 4040f0 <__fxstatat@plt+0x2650>
  4040cc:	mov	x8, x3
  4040d0:	stp	x1, x2, [sp, #40]
  4040d4:	mov	x3, sp
  4040d8:	mov	x1, x8
  4040dc:	mov	x2, x4
  4040e0:	bl	403b2c <__fxstatat@plt+0x208c>
  4040e4:	ldp	x29, x30, [sp, #64]
  4040e8:	add	sp, sp, #0x50
  4040ec:	ret
  4040f0:	bl	4018b0 <abort@plt>
  4040f4:	sub	sp, sp, #0x50
  4040f8:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  4040fc:	add	x9, x9, #0x328
  404100:	ldp	q0, q1, [x9]
  404104:	ldr	q2, [x9, #32]
  404108:	ldr	x9, [x9, #48]
  40410c:	mov	w10, #0xa                   	// #10
  404110:	stp	x29, x30, [sp, #64]
  404114:	add	x29, sp, #0x40
  404118:	stp	q0, q1, [sp]
  40411c:	str	q2, [sp, #32]
  404120:	str	x9, [sp, #48]
  404124:	str	w10, [sp]
  404128:	cbz	x0, 404158 <__fxstatat@plt+0x26b8>
  40412c:	cbz	x1, 404158 <__fxstatat@plt+0x26b8>
  404130:	mov	x8, x2
  404134:	stp	x0, x1, [sp, #40]
  404138:	mov	x3, sp
  40413c:	mov	x2, #0xffffffffffffffff    	// #-1
  404140:	mov	w0, wzr
  404144:	mov	x1, x8
  404148:	bl	403b2c <__fxstatat@plt+0x208c>
  40414c:	ldp	x29, x30, [sp, #64]
  404150:	add	sp, sp, #0x50
  404154:	ret
  404158:	bl	4018b0 <abort@plt>
  40415c:	sub	sp, sp, #0x50
  404160:	adrp	x9, 41b000 <__fxstatat@plt+0x19560>
  404164:	add	x9, x9, #0x328
  404168:	ldp	q0, q1, [x9]
  40416c:	ldr	q2, [x9, #32]
  404170:	ldr	x9, [x9, #48]
  404174:	mov	w10, #0xa                   	// #10
  404178:	stp	x29, x30, [sp, #64]
  40417c:	add	x29, sp, #0x40
  404180:	stp	q0, q1, [sp]
  404184:	str	q2, [sp, #32]
  404188:	str	x9, [sp, #48]
  40418c:	str	w10, [sp]
  404190:	cbz	x0, 4041c0 <__fxstatat@plt+0x2720>
  404194:	cbz	x1, 4041c0 <__fxstatat@plt+0x2720>
  404198:	mov	x8, x3
  40419c:	stp	x0, x1, [sp, #40]
  4041a0:	mov	x3, sp
  4041a4:	mov	w0, wzr
  4041a8:	mov	x1, x2
  4041ac:	mov	x2, x8
  4041b0:	bl	403b2c <__fxstatat@plt+0x208c>
  4041b4:	ldp	x29, x30, [sp, #64]
  4041b8:	add	sp, sp, #0x50
  4041bc:	ret
  4041c0:	bl	4018b0 <abort@plt>
  4041c4:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  4041c8:	add	x3, x3, #0x250
  4041cc:	b	403b2c <__fxstatat@plt+0x208c>
  4041d0:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  4041d4:	mov	x2, x1
  4041d8:	add	x3, x3, #0x250
  4041dc:	mov	x1, x0
  4041e0:	mov	w0, wzr
  4041e4:	b	403b2c <__fxstatat@plt+0x208c>
  4041e8:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  4041ec:	add	x3, x3, #0x250
  4041f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4041f4:	b	403b2c <__fxstatat@plt+0x208c>
  4041f8:	adrp	x3, 41b000 <__fxstatat@plt+0x19560>
  4041fc:	add	x3, x3, #0x250
  404200:	mov	x2, #0xffffffffffffffff    	// #-1
  404204:	mov	x1, x0
  404208:	mov	w0, wzr
  40420c:	b	403b2c <__fxstatat@plt+0x208c>
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	stp	x20, x19, [sp, #16]
  404218:	mov	x20, x0
  40421c:	mov	w19, w1
  404220:	mov	w2, #0x5                   	// #5
  404224:	mov	x0, xzr
  404228:	mov	x1, x20
  40422c:	mov	x29, sp
  404230:	bl	401a10 <dcgettext@plt>
  404234:	cmp	x0, x20
  404238:	b.ne	40431c <__fxstatat@plt+0x287c>  // b.any
  40423c:	bl	4087b0 <__fxstatat@plt+0x6d10>
  404240:	ldrb	w8, [x0]
  404244:	and	w8, w8, #0xffffffdf
  404248:	cmp	w8, #0x47
  40424c:	b.eq	4042b0 <__fxstatat@plt+0x2810>  // b.none
  404250:	cmp	w8, #0x55
  404254:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  404258:	ldrb	w8, [x0, #1]
  40425c:	and	w8, w8, #0xffffffdf
  404260:	cmp	w8, #0x54
  404264:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  404268:	ldrb	w8, [x0, #2]
  40426c:	and	w8, w8, #0xffffffdf
  404270:	cmp	w8, #0x46
  404274:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  404278:	ldrb	w8, [x0, #3]
  40427c:	cmp	w8, #0x2d
  404280:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  404284:	ldrb	w8, [x0, #4]
  404288:	cmp	w8, #0x38
  40428c:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  404290:	ldrb	w8, [x0, #5]
  404294:	cbnz	w8, 404304 <__fxstatat@plt+0x2864>
  404298:	ldrb	w8, [x20]
  40429c:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  4042a0:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  4042a4:	add	x9, x9, #0x4d4
  4042a8:	add	x10, x10, #0x4d0
  4042ac:	b	40433c <__fxstatat@plt+0x289c>
  4042b0:	ldrb	w8, [x0, #1]
  4042b4:	and	w8, w8, #0xffffffdf
  4042b8:	cmp	w8, #0x42
  4042bc:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042c0:	ldrb	w8, [x0, #2]
  4042c4:	cmp	w8, #0x31
  4042c8:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042cc:	ldrb	w8, [x0, #3]
  4042d0:	cmp	w8, #0x38
  4042d4:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042d8:	ldrb	w8, [x0, #4]
  4042dc:	cmp	w8, #0x30
  4042e0:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042e4:	ldrb	w8, [x0, #5]
  4042e8:	cmp	w8, #0x33
  4042ec:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042f0:	ldrb	w8, [x0, #6]
  4042f4:	cmp	w8, #0x30
  4042f8:	b.ne	404304 <__fxstatat@plt+0x2864>  // b.any
  4042fc:	ldrb	w8, [x0, #7]
  404300:	cbz	w8, 404328 <__fxstatat@plt+0x2888>
  404304:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  404308:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  40430c:	add	x8, x8, #0xa3d
  404310:	add	x9, x9, #0x4cc
  404314:	cmp	w19, #0x9
  404318:	csel	x0, x9, x8, eq  // eq = none
  40431c:	ldp	x20, x19, [sp, #16]
  404320:	ldp	x29, x30, [sp], #32
  404324:	ret
  404328:	ldrb	w8, [x20]
  40432c:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  404330:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  404334:	add	x9, x9, #0x4dc
  404338:	add	x10, x10, #0x4d8
  40433c:	cmp	w8, #0x60
  404340:	csel	x0, x10, x9, eq  // eq = none
  404344:	b	40431c <__fxstatat@plt+0x287c>
  404348:	sub	sp, sp, #0xa0
  40434c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404350:	str	x19, [sp, #144]
  404354:	mov	x19, x0
  404358:	add	x1, x1, #0xac8
  40435c:	mov	x2, sp
  404360:	mov	w0, wzr
  404364:	stp	x29, x30, [sp, #128]
  404368:	add	x29, sp, #0x80
  40436c:	bl	4019e0 <__lxstat@plt>
  404370:	cbz	w0, 40437c <__fxstatat@plt+0x28dc>
  404374:	mov	x19, xzr
  404378:	b	404388 <__fxstatat@plt+0x28e8>
  40437c:	ldr	q0, [sp]
  404380:	ext	v0.16b, v0.16b, v0.16b, #8
  404384:	str	q0, [x19]
  404388:	mov	x0, x19
  40438c:	ldr	x19, [sp, #144]
  404390:	ldp	x29, x30, [sp, #128]
  404394:	add	sp, sp, #0xa0
  404398:	ret
  40439c:	sub	sp, sp, #0x50
  4043a0:	str	x21, [sp, #48]
  4043a4:	stp	x20, x19, [sp, #64]
  4043a8:	mov	x21, x5
  4043ac:	mov	x20, x4
  4043b0:	mov	x5, x3
  4043b4:	mov	x4, x2
  4043b8:	mov	x19, x0
  4043bc:	stp	x29, x30, [sp, #32]
  4043c0:	add	x29, sp, #0x20
  4043c4:	cbz	x1, 4043e4 <__fxstatat@plt+0x2944>
  4043c8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4043cc:	mov	x3, x1
  4043d0:	add	x2, x2, #0x4e9
  4043d4:	mov	w1, #0x1                   	// #1
  4043d8:	mov	x0, x19
  4043dc:	bl	401900 <__fprintf_chk@plt>
  4043e0:	b	404400 <__fxstatat@plt+0x2960>
  4043e4:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4043e8:	add	x2, x2, #0x4f5
  4043ec:	mov	w1, #0x1                   	// #1
  4043f0:	mov	x0, x19
  4043f4:	mov	x3, x4
  4043f8:	mov	x4, x5
  4043fc:	bl	401900 <__fprintf_chk@plt>
  404400:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404404:	add	x1, x1, #0x4fc
  404408:	mov	w2, #0x5                   	// #5
  40440c:	mov	x0, xzr
  404410:	bl	401a10 <dcgettext@plt>
  404414:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404418:	mov	x3, x0
  40441c:	add	x2, x2, #0x7c7
  404420:	mov	w1, #0x1                   	// #1
  404424:	mov	w4, #0x7e3                 	// #2019
  404428:	mov	x0, x19
  40442c:	bl	401900 <__fprintf_chk@plt>
  404430:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404434:	add	x1, x1, #0x500
  404438:	mov	w2, #0x5                   	// #5
  40443c:	mov	x0, xzr
  404440:	bl	401a10 <dcgettext@plt>
  404444:	mov	x1, x19
  404448:	bl	401a20 <fputs_unlocked@plt>
  40444c:	cmp	x21, #0x9
  404450:	b.hi	4044a4 <__fxstatat@plt+0x2a04>  // b.pmore
  404454:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  404458:	add	x8, x8, #0x4df
  40445c:	adr	x9, 40446c <__fxstatat@plt+0x29cc>
  404460:	ldrb	w10, [x8, x21]
  404464:	add	x9, x9, x10, lsl #2
  404468:	br	x9
  40446c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404470:	add	x1, x1, #0x5cc
  404474:	mov	w2, #0x5                   	// #5
  404478:	mov	x0, xzr
  40447c:	bl	401a10 <dcgettext@plt>
  404480:	ldr	x3, [x20]
  404484:	mov	x2, x0
  404488:	mov	x0, x19
  40448c:	ldp	x20, x19, [sp, #64]
  404490:	ldr	x21, [sp, #48]
  404494:	ldp	x29, x30, [sp, #32]
  404498:	mov	w1, #0x1                   	// #1
  40449c:	add	sp, sp, #0x50
  4044a0:	b	401900 <__fprintf_chk@plt>
  4044a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4044a8:	add	x1, x1, #0x70b
  4044ac:	b	404608 <__fxstatat@plt+0x2b68>
  4044b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4044b4:	add	x1, x1, #0x5dc
  4044b8:	mov	w2, #0x5                   	// #5
  4044bc:	mov	x0, xzr
  4044c0:	bl	401a10 <dcgettext@plt>
  4044c4:	ldp	x3, x4, [x20]
  4044c8:	mov	x2, x0
  4044cc:	mov	x0, x19
  4044d0:	ldp	x20, x19, [sp, #64]
  4044d4:	ldr	x21, [sp, #48]
  4044d8:	ldp	x29, x30, [sp, #32]
  4044dc:	mov	w1, #0x1                   	// #1
  4044e0:	add	sp, sp, #0x50
  4044e4:	b	401900 <__fprintf_chk@plt>
  4044e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4044ec:	add	x1, x1, #0x5f3
  4044f0:	mov	w2, #0x5                   	// #5
  4044f4:	mov	x0, xzr
  4044f8:	bl	401a10 <dcgettext@plt>
  4044fc:	ldp	x3, x4, [x20]
  404500:	ldr	x5, [x20, #16]
  404504:	mov	x2, x0
  404508:	mov	x0, x19
  40450c:	ldp	x20, x19, [sp, #64]
  404510:	ldr	x21, [sp, #48]
  404514:	ldp	x29, x30, [sp, #32]
  404518:	mov	w1, #0x1                   	// #1
  40451c:	add	sp, sp, #0x50
  404520:	b	401900 <__fprintf_chk@plt>
  404524:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404528:	add	x1, x1, #0x60f
  40452c:	mov	w2, #0x5                   	// #5
  404530:	mov	x0, xzr
  404534:	bl	401a10 <dcgettext@plt>
  404538:	ldp	x3, x4, [x20]
  40453c:	ldp	x5, x6, [x20, #16]
  404540:	mov	x2, x0
  404544:	mov	x0, x19
  404548:	ldp	x20, x19, [sp, #64]
  40454c:	ldr	x21, [sp, #48]
  404550:	ldp	x29, x30, [sp, #32]
  404554:	mov	w1, #0x1                   	// #1
  404558:	add	sp, sp, #0x50
  40455c:	b	401900 <__fprintf_chk@plt>
  404560:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404564:	add	x1, x1, #0x62f
  404568:	mov	w2, #0x5                   	// #5
  40456c:	mov	x0, xzr
  404570:	bl	401a10 <dcgettext@plt>
  404574:	ldp	x3, x4, [x20]
  404578:	ldp	x5, x6, [x20, #16]
  40457c:	ldr	x7, [x20, #32]
  404580:	mov	x2, x0
  404584:	mov	x0, x19
  404588:	ldp	x20, x19, [sp, #64]
  40458c:	ldr	x21, [sp, #48]
  404590:	ldp	x29, x30, [sp, #32]
  404594:	mov	w1, #0x1                   	// #1
  404598:	add	sp, sp, #0x50
  40459c:	b	401900 <__fprintf_chk@plt>
  4045a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4045a4:	add	x1, x1, #0x653
  4045a8:	mov	w2, #0x5                   	// #5
  4045ac:	mov	x0, xzr
  4045b0:	bl	401a10 <dcgettext@plt>
  4045b4:	ldp	x3, x4, [x20]
  4045b8:	ldp	x5, x6, [x20, #16]
  4045bc:	ldp	x7, x8, [x20, #32]
  4045c0:	mov	x2, x0
  4045c4:	b	4045f4 <__fxstatat@plt+0x2b54>
  4045c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4045cc:	add	x1, x1, #0x67b
  4045d0:	mov	w2, #0x5                   	// #5
  4045d4:	mov	x0, xzr
  4045d8:	bl	401a10 <dcgettext@plt>
  4045dc:	ldr	x9, [x20, #48]
  4045e0:	ldp	x3, x4, [x20]
  4045e4:	ldp	x5, x6, [x20, #16]
  4045e8:	ldp	x7, x8, [x20, #32]
  4045ec:	mov	x2, x0
  4045f0:	str	x9, [sp, #8]
  4045f4:	mov	w1, #0x1                   	// #1
  4045f8:	str	x8, [sp]
  4045fc:	b	40466c <__fxstatat@plt+0x2bcc>
  404600:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404604:	add	x1, x1, #0x6d7
  404608:	mov	w2, #0x5                   	// #5
  40460c:	mov	x0, xzr
  404610:	bl	401a10 <dcgettext@plt>
  404614:	ldp	x8, x9, [x20, #56]
  404618:	ldp	x3, x4, [x20]
  40461c:	ldp	x5, x6, [x20, #16]
  404620:	ldr	x7, [x20, #32]
  404624:	ldur	q0, [x20, #40]
  404628:	mov	x2, x0
  40462c:	str	x9, [sp, #24]
  404630:	b	404660 <__fxstatat@plt+0x2bc0>
  404634:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404638:	add	x1, x1, #0x6a7
  40463c:	mov	w2, #0x5                   	// #5
  404640:	mov	x0, xzr
  404644:	bl	401a10 <dcgettext@plt>
  404648:	ldp	x3, x4, [x20]
  40464c:	ldp	x5, x6, [x20, #16]
  404650:	ldr	x7, [x20, #32]
  404654:	ldur	q0, [x20, #40]
  404658:	ldr	x8, [x20, #56]
  40465c:	mov	x2, x0
  404660:	str	x8, [sp, #16]
  404664:	mov	w1, #0x1                   	// #1
  404668:	str	q0, [sp]
  40466c:	mov	x0, x19
  404670:	bl	401900 <__fprintf_chk@plt>
  404674:	ldp	x20, x19, [sp, #64]
  404678:	ldr	x21, [sp, #48]
  40467c:	ldp	x29, x30, [sp, #32]
  404680:	add	sp, sp, #0x50
  404684:	ret
  404688:	mov	x8, xzr
  40468c:	ldr	x9, [x4, x8, lsl #3]
  404690:	add	x8, x8, #0x1
  404694:	cbnz	x9, 40468c <__fxstatat@plt+0x2bec>
  404698:	sub	x5, x8, #0x1
  40469c:	b	40439c <__fxstatat@plt+0x28fc>
  4046a0:	sub	sp, sp, #0x60
  4046a4:	stp	x29, x30, [sp, #80]
  4046a8:	ldr	w9, [x4, #24]
  4046ac:	add	x29, sp, #0x50
  4046b0:	mov	w8, w9
  4046b4:	tbz	w9, #31, 4046d8 <__fxstatat@plt+0x2c38>
  4046b8:	add	w8, w9, #0x8
  4046bc:	cmn	w9, #0x8
  4046c0:	str	w8, [x4, #24]
  4046c4:	b.gt	4046d8 <__fxstatat@plt+0x2c38>
  4046c8:	ldr	x10, [x4, #8]
  4046cc:	sxtw	x9, w9
  4046d0:	add	x9, x10, x9
  4046d4:	b	4046e4 <__fxstatat@plt+0x2c44>
  4046d8:	ldr	x9, [x4]
  4046dc:	add	x10, x9, #0x8
  4046e0:	str	x10, [x4]
  4046e4:	ldr	x9, [x9]
  4046e8:	str	x9, [sp]
  4046ec:	cbz	x9, 4046fc <__fxstatat@plt+0x2c5c>
  4046f0:	tbnz	w8, #31, 404704 <__fxstatat@plt+0x2c64>
  4046f4:	mov	w9, w8
  4046f8:	b	404720 <__fxstatat@plt+0x2c80>
  4046fc:	mov	x5, xzr
  404700:	b	404978 <__fxstatat@plt+0x2ed8>
  404704:	add	w9, w8, #0x8
  404708:	cmn	w8, #0x8
  40470c:	str	w9, [x4, #24]
  404710:	b.gt	404720 <__fxstatat@plt+0x2c80>
  404714:	ldr	x10, [x4, #8]
  404718:	add	x8, x10, w8, sxtw
  40471c:	b	40472c <__fxstatat@plt+0x2c8c>
  404720:	ldr	x8, [x4]
  404724:	add	x10, x8, #0x8
  404728:	str	x10, [x4]
  40472c:	ldr	x8, [x8]
  404730:	str	x8, [sp, #8]
  404734:	cbz	x8, 404744 <__fxstatat@plt+0x2ca4>
  404738:	tbnz	w9, #31, 40474c <__fxstatat@plt+0x2cac>
  40473c:	mov	w8, w9
  404740:	b	404768 <__fxstatat@plt+0x2cc8>
  404744:	mov	w5, #0x1                   	// #1
  404748:	b	404978 <__fxstatat@plt+0x2ed8>
  40474c:	add	w8, w9, #0x8
  404750:	cmn	w9, #0x8
  404754:	str	w8, [x4, #24]
  404758:	b.gt	404768 <__fxstatat@plt+0x2cc8>
  40475c:	ldr	x10, [x4, #8]
  404760:	add	x9, x10, w9, sxtw
  404764:	b	404774 <__fxstatat@plt+0x2cd4>
  404768:	ldr	x9, [x4]
  40476c:	add	x10, x9, #0x8
  404770:	str	x10, [x4]
  404774:	ldr	x9, [x9]
  404778:	str	x9, [sp, #16]
  40477c:	cbz	x9, 40478c <__fxstatat@plt+0x2cec>
  404780:	tbnz	w8, #31, 404794 <__fxstatat@plt+0x2cf4>
  404784:	mov	w9, w8
  404788:	b	4047b0 <__fxstatat@plt+0x2d10>
  40478c:	mov	w5, #0x2                   	// #2
  404790:	b	404978 <__fxstatat@plt+0x2ed8>
  404794:	add	w9, w8, #0x8
  404798:	cmn	w8, #0x8
  40479c:	str	w9, [x4, #24]
  4047a0:	b.gt	4047b0 <__fxstatat@plt+0x2d10>
  4047a4:	ldr	x10, [x4, #8]
  4047a8:	add	x8, x10, w8, sxtw
  4047ac:	b	4047bc <__fxstatat@plt+0x2d1c>
  4047b0:	ldr	x8, [x4]
  4047b4:	add	x10, x8, #0x8
  4047b8:	str	x10, [x4]
  4047bc:	ldr	x8, [x8]
  4047c0:	str	x8, [sp, #24]
  4047c4:	cbz	x8, 4047d4 <__fxstatat@plt+0x2d34>
  4047c8:	tbnz	w9, #31, 4047dc <__fxstatat@plt+0x2d3c>
  4047cc:	mov	w8, w9
  4047d0:	b	4047f8 <__fxstatat@plt+0x2d58>
  4047d4:	mov	w5, #0x3                   	// #3
  4047d8:	b	404978 <__fxstatat@plt+0x2ed8>
  4047dc:	add	w8, w9, #0x8
  4047e0:	cmn	w9, #0x8
  4047e4:	str	w8, [x4, #24]
  4047e8:	b.gt	4047f8 <__fxstatat@plt+0x2d58>
  4047ec:	ldr	x10, [x4, #8]
  4047f0:	add	x9, x10, w9, sxtw
  4047f4:	b	404804 <__fxstatat@plt+0x2d64>
  4047f8:	ldr	x9, [x4]
  4047fc:	add	x10, x9, #0x8
  404800:	str	x10, [x4]
  404804:	ldr	x9, [x9]
  404808:	str	x9, [sp, #32]
  40480c:	cbz	x9, 40481c <__fxstatat@plt+0x2d7c>
  404810:	tbnz	w8, #31, 404824 <__fxstatat@plt+0x2d84>
  404814:	mov	w9, w8
  404818:	b	404840 <__fxstatat@plt+0x2da0>
  40481c:	mov	w5, #0x4                   	// #4
  404820:	b	404978 <__fxstatat@plt+0x2ed8>
  404824:	add	w9, w8, #0x8
  404828:	cmn	w8, #0x8
  40482c:	str	w9, [x4, #24]
  404830:	b.gt	404840 <__fxstatat@plt+0x2da0>
  404834:	ldr	x10, [x4, #8]
  404838:	add	x8, x10, w8, sxtw
  40483c:	b	40484c <__fxstatat@plt+0x2dac>
  404840:	ldr	x8, [x4]
  404844:	add	x10, x8, #0x8
  404848:	str	x10, [x4]
  40484c:	ldr	x8, [x8]
  404850:	str	x8, [sp, #40]
  404854:	cbz	x8, 404864 <__fxstatat@plt+0x2dc4>
  404858:	tbnz	w9, #31, 40486c <__fxstatat@plt+0x2dcc>
  40485c:	mov	w8, w9
  404860:	b	404888 <__fxstatat@plt+0x2de8>
  404864:	mov	w5, #0x5                   	// #5
  404868:	b	404978 <__fxstatat@plt+0x2ed8>
  40486c:	add	w8, w9, #0x8
  404870:	cmn	w9, #0x8
  404874:	str	w8, [x4, #24]
  404878:	b.gt	404888 <__fxstatat@plt+0x2de8>
  40487c:	ldr	x10, [x4, #8]
  404880:	add	x9, x10, w9, sxtw
  404884:	b	404894 <__fxstatat@plt+0x2df4>
  404888:	ldr	x9, [x4]
  40488c:	add	x10, x9, #0x8
  404890:	str	x10, [x4]
  404894:	ldr	x9, [x9]
  404898:	str	x9, [sp, #48]
  40489c:	cbz	x9, 4048ac <__fxstatat@plt+0x2e0c>
  4048a0:	tbnz	w8, #31, 4048b4 <__fxstatat@plt+0x2e14>
  4048a4:	mov	w9, w8
  4048a8:	b	4048d0 <__fxstatat@plt+0x2e30>
  4048ac:	mov	w5, #0x6                   	// #6
  4048b0:	b	404978 <__fxstatat@plt+0x2ed8>
  4048b4:	add	w9, w8, #0x8
  4048b8:	cmn	w8, #0x8
  4048bc:	str	w9, [x4, #24]
  4048c0:	b.gt	4048d0 <__fxstatat@plt+0x2e30>
  4048c4:	ldr	x10, [x4, #8]
  4048c8:	add	x8, x10, w8, sxtw
  4048cc:	b	4048dc <__fxstatat@plt+0x2e3c>
  4048d0:	ldr	x8, [x4]
  4048d4:	add	x10, x8, #0x8
  4048d8:	str	x10, [x4]
  4048dc:	ldr	x8, [x8]
  4048e0:	str	x8, [sp, #56]
  4048e4:	cbz	x8, 4048f4 <__fxstatat@plt+0x2e54>
  4048e8:	tbnz	w9, #31, 4048fc <__fxstatat@plt+0x2e5c>
  4048ec:	mov	w8, w9
  4048f0:	b	404918 <__fxstatat@plt+0x2e78>
  4048f4:	mov	w5, #0x7                   	// #7
  4048f8:	b	404978 <__fxstatat@plt+0x2ed8>
  4048fc:	add	w8, w9, #0x8
  404900:	cmn	w9, #0x8
  404904:	str	w8, [x4, #24]
  404908:	b.gt	404918 <__fxstatat@plt+0x2e78>
  40490c:	ldr	x10, [x4, #8]
  404910:	add	x9, x10, w9, sxtw
  404914:	b	404924 <__fxstatat@plt+0x2e84>
  404918:	ldr	x9, [x4]
  40491c:	add	x10, x9, #0x8
  404920:	str	x10, [x4]
  404924:	ldr	x9, [x9]
  404928:	str	x9, [sp, #64]
  40492c:	cbz	x9, 404974 <__fxstatat@plt+0x2ed4>
  404930:	tbz	w8, #31, 404950 <__fxstatat@plt+0x2eb0>
  404934:	add	w9, w8, #0x8
  404938:	cmn	w8, #0x8
  40493c:	str	w9, [x4, #24]
  404940:	b.gt	404950 <__fxstatat@plt+0x2eb0>
  404944:	ldr	x9, [x4, #8]
  404948:	add	x8, x9, w8, sxtw
  40494c:	b	40495c <__fxstatat@plt+0x2ebc>
  404950:	ldr	x8, [x4]
  404954:	add	x9, x8, #0x8
  404958:	str	x9, [x4]
  40495c:	ldr	x8, [x8]
  404960:	str	x8, [sp, #72]
  404964:	cmp	x8, #0x0
  404968:	mov	w8, #0x9                   	// #9
  40496c:	cinc	x5, x8, ne  // ne = any
  404970:	b	404978 <__fxstatat@plt+0x2ed8>
  404974:	mov	w5, #0x8                   	// #8
  404978:	mov	x4, sp
  40497c:	bl	40439c <__fxstatat@plt+0x28fc>
  404980:	ldp	x29, x30, [sp, #80]
  404984:	add	sp, sp, #0x60
  404988:	ret
  40498c:	sub	sp, sp, #0xf0
  404990:	stp	x29, x30, [sp, #224]
  404994:	add	x29, sp, #0xe0
  404998:	mov	x8, #0xffffffffffffffe0    	// #-32
  40499c:	mov	x9, sp
  4049a0:	sub	x10, x29, #0x60
  4049a4:	movk	x8, #0xff80, lsl #32
  4049a8:	add	x11, x29, #0x10
  4049ac:	add	x9, x9, #0x80
  4049b0:	add	x10, x10, #0x20
  4049b4:	stp	x9, x8, [x29, #-16]
  4049b8:	stp	x11, x10, [x29, #-32]
  4049bc:	stp	x4, x5, [x29, #-96]
  4049c0:	stp	x6, x7, [x29, #-80]
  4049c4:	stp	q0, q1, [sp]
  4049c8:	ldp	q0, q1, [x29, #-32]
  4049cc:	sub	x4, x29, #0x40
  4049d0:	stp	q2, q3, [sp, #32]
  4049d4:	stp	q4, q5, [sp, #64]
  4049d8:	stp	q6, q7, [sp, #96]
  4049dc:	stp	q0, q1, [x29, #-64]
  4049e0:	bl	4046a0 <__fxstatat@plt+0x2c00>
  4049e4:	ldp	x29, x30, [sp, #224]
  4049e8:	add	sp, sp, #0xf0
  4049ec:	ret
  4049f0:	stp	x29, x30, [sp, #-16]!
  4049f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4049f8:	add	x1, x1, #0x747
  4049fc:	mov	w2, #0x5                   	// #5
  404a00:	mov	x0, xzr
  404a04:	mov	x29, sp
  404a08:	bl	401a10 <dcgettext@plt>
  404a0c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404a10:	mov	x1, x0
  404a14:	add	x2, x2, #0x75c
  404a18:	mov	w0, #0x1                   	// #1
  404a1c:	bl	4017f0 <__printf_chk@plt>
  404a20:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404a24:	add	x1, x1, #0x772
  404a28:	mov	w2, #0x5                   	// #5
  404a2c:	mov	x0, xzr
  404a30:	bl	401a10 <dcgettext@plt>
  404a34:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  404a38:	adrp	x3, 409000 <__fxstatat@plt+0x7560>
  404a3c:	mov	x1, x0
  404a40:	add	x2, x2, #0xe1a
  404a44:	add	x3, x3, #0xfc1
  404a48:	mov	w0, #0x1                   	// #1
  404a4c:	bl	4017f0 <__printf_chk@plt>
  404a50:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404a54:	add	x1, x1, #0x786
  404a58:	mov	w2, #0x5                   	// #5
  404a5c:	mov	x0, xzr
  404a60:	bl	401a10 <dcgettext@plt>
  404a64:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  404a68:	ldr	x1, [x8, #680]
  404a6c:	ldp	x29, x30, [sp], #16
  404a70:	b	401a20 <fputs_unlocked@plt>
  404a74:	stp	x29, x30, [sp, #-32]!
  404a78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404a7c:	udiv	x8, x8, x1
  404a80:	cmp	x8, x0
  404a84:	str	x19, [sp, #16]
  404a88:	mov	x29, sp
  404a8c:	b.cc	404ab0 <__fxstatat@plt+0x3010>  // b.lo, b.ul, b.last
  404a90:	mul	x19, x1, x0
  404a94:	mov	x0, x19
  404a98:	bl	4017a0 <malloc@plt>
  404a9c:	cbz	x19, 404aa4 <__fxstatat@plt+0x3004>
  404aa0:	cbz	x0, 404ab0 <__fxstatat@plt+0x3010>
  404aa4:	ldr	x19, [sp, #16]
  404aa8:	ldp	x29, x30, [sp], #32
  404aac:	ret
  404ab0:	bl	404dc8 <__fxstatat@plt+0x3328>
  404ab4:	stp	x29, x30, [sp, #-32]!
  404ab8:	str	x19, [sp, #16]
  404abc:	mov	x29, sp
  404ac0:	mov	x19, x0
  404ac4:	bl	4017a0 <malloc@plt>
  404ac8:	cbz	x19, 404ad0 <__fxstatat@plt+0x3030>
  404acc:	cbz	x0, 404adc <__fxstatat@plt+0x303c>
  404ad0:	ldr	x19, [sp, #16]
  404ad4:	ldp	x29, x30, [sp], #32
  404ad8:	ret
  404adc:	bl	404dc8 <__fxstatat@plt+0x3328>
  404ae0:	stp	x29, x30, [sp, #-32]!
  404ae4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ae8:	udiv	x8, x8, x2
  404aec:	cmp	x8, x1
  404af0:	str	x19, [sp, #16]
  404af4:	mov	x29, sp
  404af8:	b.cc	404b30 <__fxstatat@plt+0x3090>  // b.lo, b.ul, b.last
  404afc:	mul	x19, x2, x1
  404b00:	cbz	x0, 404b14 <__fxstatat@plt+0x3074>
  404b04:	cbnz	x19, 404b14 <__fxstatat@plt+0x3074>
  404b08:	bl	401950 <free@plt>
  404b0c:	mov	x0, xzr
  404b10:	b	404b24 <__fxstatat@plt+0x3084>
  404b14:	mov	x1, x19
  404b18:	bl	401850 <realloc@plt>
  404b1c:	cbz	x19, 404b24 <__fxstatat@plt+0x3084>
  404b20:	cbz	x0, 404b30 <__fxstatat@plt+0x3090>
  404b24:	ldr	x19, [sp, #16]
  404b28:	ldp	x29, x30, [sp], #32
  404b2c:	ret
  404b30:	bl	404dc8 <__fxstatat@plt+0x3328>
  404b34:	stp	x29, x30, [sp, #-32]!
  404b38:	str	x19, [sp, #16]
  404b3c:	mov	x19, x1
  404b40:	mov	x29, sp
  404b44:	cbz	x0, 404b58 <__fxstatat@plt+0x30b8>
  404b48:	cbnz	x19, 404b58 <__fxstatat@plt+0x30b8>
  404b4c:	bl	401950 <free@plt>
  404b50:	mov	x0, xzr
  404b54:	b	404b68 <__fxstatat@plt+0x30c8>
  404b58:	mov	x1, x19
  404b5c:	bl	401850 <realloc@plt>
  404b60:	cbz	x19, 404b68 <__fxstatat@plt+0x30c8>
  404b64:	cbz	x0, 404b74 <__fxstatat@plt+0x30d4>
  404b68:	ldr	x19, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #32
  404b70:	ret
  404b74:	bl	404dc8 <__fxstatat@plt+0x3328>
  404b78:	stp	x29, x30, [sp, #-32]!
  404b7c:	ldr	x8, [x1]
  404b80:	str	x19, [sp, #16]
  404b84:	mov	x29, sp
  404b88:	cbz	x0, 404bc0 <__fxstatat@plt+0x3120>
  404b8c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404b90:	movk	x9, #0x5554
  404b94:	udiv	x9, x9, x2
  404b98:	cmp	x9, x8
  404b9c:	b.ls	404c08 <__fxstatat@plt+0x3168>  // b.plast
  404ba0:	add	x8, x8, x8, lsr #1
  404ba4:	add	x8, x8, #0x1
  404ba8:	mul	x19, x8, x2
  404bac:	str	x8, [x1]
  404bb0:	cbnz	x19, 404bec <__fxstatat@plt+0x314c>
  404bb4:	bl	401950 <free@plt>
  404bb8:	mov	x0, xzr
  404bbc:	b	404bfc <__fxstatat@plt+0x315c>
  404bc0:	cbnz	x8, 404bd4 <__fxstatat@plt+0x3134>
  404bc4:	mov	w8, #0x80                  	// #128
  404bc8:	udiv	x8, x8, x2
  404bcc:	cmp	x2, #0x80
  404bd0:	cinc	x8, x8, hi  // hi = pmore
  404bd4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  404bd8:	udiv	x9, x9, x2
  404bdc:	cmp	x9, x8
  404be0:	b.cc	404c08 <__fxstatat@plt+0x3168>  // b.lo, b.ul, b.last
  404be4:	mul	x19, x8, x2
  404be8:	str	x8, [x1]
  404bec:	mov	x1, x19
  404bf0:	bl	401850 <realloc@plt>
  404bf4:	cbz	x19, 404bfc <__fxstatat@plt+0x315c>
  404bf8:	cbz	x0, 404c08 <__fxstatat@plt+0x3168>
  404bfc:	ldr	x19, [sp, #16]
  404c00:	ldp	x29, x30, [sp], #32
  404c04:	ret
  404c08:	bl	404dc8 <__fxstatat@plt+0x3328>
  404c0c:	stp	x29, x30, [sp, #-32]!
  404c10:	str	x19, [sp, #16]
  404c14:	mov	x29, sp
  404c18:	mov	x19, x0
  404c1c:	bl	4017a0 <malloc@plt>
  404c20:	cbz	x19, 404c28 <__fxstatat@plt+0x3188>
  404c24:	cbz	x0, 404c34 <__fxstatat@plt+0x3194>
  404c28:	ldr	x19, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #32
  404c30:	ret
  404c34:	bl	404dc8 <__fxstatat@plt+0x3328>
  404c38:	stp	x29, x30, [sp, #-32]!
  404c3c:	str	x19, [sp, #16]
  404c40:	ldr	x19, [x1]
  404c44:	mov	x29, sp
  404c48:	cbz	x0, 404c78 <__fxstatat@plt+0x31d8>
  404c4c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404c50:	movk	x8, #0x5554
  404c54:	cmp	x19, x8
  404c58:	b.cs	404ca8 <__fxstatat@plt+0x3208>  // b.hs, b.nlast
  404c5c:	add	x8, x19, x19, lsr #1
  404c60:	adds	x19, x8, #0x1
  404c64:	str	x19, [x1]
  404c68:	b.ne	404c8c <__fxstatat@plt+0x31ec>  // b.any
  404c6c:	bl	401950 <free@plt>
  404c70:	mov	x0, xzr
  404c74:	b	404c9c <__fxstatat@plt+0x31fc>
  404c78:	cbz	x19, 404c84 <__fxstatat@plt+0x31e4>
  404c7c:	tbz	x19, #63, 404c88 <__fxstatat@plt+0x31e8>
  404c80:	b	404ca8 <__fxstatat@plt+0x3208>
  404c84:	mov	w19, #0x80                  	// #128
  404c88:	str	x19, [x1]
  404c8c:	mov	x1, x19
  404c90:	bl	401850 <realloc@plt>
  404c94:	cbz	x19, 404c9c <__fxstatat@plt+0x31fc>
  404c98:	cbz	x0, 404ca8 <__fxstatat@plt+0x3208>
  404c9c:	ldr	x19, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #32
  404ca4:	ret
  404ca8:	bl	404dc8 <__fxstatat@plt+0x3328>
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	stp	x20, x19, [sp, #16]
  404cb4:	mov	x29, sp
  404cb8:	mov	x19, x0
  404cbc:	bl	4017a0 <malloc@plt>
  404cc0:	mov	x20, x0
  404cc4:	cbz	x19, 404ccc <__fxstatat@plt+0x322c>
  404cc8:	cbz	x20, 404cec <__fxstatat@plt+0x324c>
  404ccc:	mov	x0, x20
  404cd0:	mov	w1, wzr
  404cd4:	mov	x2, x19
  404cd8:	bl	401810 <memset@plt>
  404cdc:	mov	x0, x20
  404ce0:	ldp	x20, x19, [sp, #16]
  404ce4:	ldp	x29, x30, [sp], #32
  404ce8:	ret
  404cec:	bl	404dc8 <__fxstatat@plt+0x3328>
  404cf0:	stp	x29, x30, [sp, #-16]!
  404cf4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404cf8:	udiv	x8, x8, x1
  404cfc:	cmp	x8, x0
  404d00:	mov	x29, sp
  404d04:	b.cc	404d18 <__fxstatat@plt+0x3278>  // b.lo, b.ul, b.last
  404d08:	bl	404e98 <__fxstatat@plt+0x33f8>
  404d0c:	cbz	x0, 404d18 <__fxstatat@plt+0x3278>
  404d10:	ldp	x29, x30, [sp], #16
  404d14:	ret
  404d18:	bl	404dc8 <__fxstatat@plt+0x3328>
  404d1c:	stp	x29, x30, [sp, #-48]!
  404d20:	stp	x20, x19, [sp, #32]
  404d24:	mov	x20, x0
  404d28:	mov	x0, x1
  404d2c:	str	x21, [sp, #16]
  404d30:	mov	x29, sp
  404d34:	mov	x19, x1
  404d38:	bl	4017a0 <malloc@plt>
  404d3c:	mov	x21, x0
  404d40:	cbz	x19, 404d48 <__fxstatat@plt+0x32a8>
  404d44:	cbz	x21, 404d6c <__fxstatat@plt+0x32cc>
  404d48:	mov	x0, x21
  404d4c:	mov	x1, x20
  404d50:	mov	x2, x19
  404d54:	bl	4016a0 <memcpy@plt>
  404d58:	mov	x0, x21
  404d5c:	ldp	x20, x19, [sp, #32]
  404d60:	ldr	x21, [sp, #16]
  404d64:	ldp	x29, x30, [sp], #48
  404d68:	ret
  404d6c:	bl	404dc8 <__fxstatat@plt+0x3328>
  404d70:	stp	x29, x30, [sp, #-48]!
  404d74:	str	x21, [sp, #16]
  404d78:	stp	x20, x19, [sp, #32]
  404d7c:	mov	x29, sp
  404d80:	mov	x19, x0
  404d84:	bl	4016e0 <strlen@plt>
  404d88:	add	x20, x0, #0x1
  404d8c:	mov	x0, x20
  404d90:	bl	4017a0 <malloc@plt>
  404d94:	mov	x21, x0
  404d98:	cbz	x20, 404da0 <__fxstatat@plt+0x3300>
  404d9c:	cbz	x21, 404dc4 <__fxstatat@plt+0x3324>
  404da0:	mov	x0, x21
  404da4:	mov	x1, x19
  404da8:	mov	x2, x20
  404dac:	bl	4016a0 <memcpy@plt>
  404db0:	mov	x0, x21
  404db4:	ldp	x20, x19, [sp, #32]
  404db8:	ldr	x21, [sp, #16]
  404dbc:	ldp	x29, x30, [sp], #48
  404dc0:	ret
  404dc4:	bl	404dc8 <__fxstatat@plt+0x3328>
  404dc8:	stp	x29, x30, [sp, #-32]!
  404dcc:	str	x19, [sp, #16]
  404dd0:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  404dd4:	ldr	w19, [x8, #552]
  404dd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404ddc:	add	x1, x1, #0x7f6
  404de0:	mov	w2, #0x5                   	// #5
  404de4:	mov	x0, xzr
  404de8:	mov	x29, sp
  404dec:	bl	401a10 <dcgettext@plt>
  404df0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404df4:	mov	x3, x0
  404df8:	add	x2, x2, #0x325
  404dfc:	mov	w0, w19
  404e00:	mov	w1, wzr
  404e04:	bl	401710 <error@plt>
  404e08:	bl	4018b0 <abort@plt>
  404e0c:	stp	x29, x30, [sp, #-16]!
  404e10:	orr	w1, w1, #0x200
  404e14:	mov	x29, sp
  404e18:	bl	404ee4 <__fxstatat@plt+0x3444>
  404e1c:	cbz	x0, 404e28 <__fxstatat@plt+0x3388>
  404e20:	ldp	x29, x30, [sp], #16
  404e24:	ret
  404e28:	bl	401a70 <__errno_location@plt>
  404e2c:	ldr	w8, [x0]
  404e30:	cmp	w8, #0x16
  404e34:	b.ne	404e58 <__fxstatat@plt+0x33b8>  // b.any
  404e38:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  404e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404e40:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  404e44:	add	x0, x0, #0x807
  404e48:	add	x1, x1, #0x817
  404e4c:	add	x3, x3, #0x822
  404e50:	mov	w2, #0x29                  	// #41
  404e54:	bl	401a60 <__assert_fail@plt>
  404e58:	bl	404dc8 <__fxstatat@plt+0x3328>
  404e5c:	ldr	w8, [x0, #72]
  404e60:	mov	w9, #0x11                  	// #17
  404e64:	and	w8, w8, w9
  404e68:	cmp	w8, #0x10
  404e6c:	b.eq	404e88 <__fxstatat@plt+0x33e8>  // b.none
  404e70:	cmp	w8, #0x11
  404e74:	b.ne	404e90 <__fxstatat@plt+0x33f0>  // b.any
  404e78:	ldr	x8, [x1, #88]
  404e7c:	cmp	x8, #0x0
  404e80:	cset	w0, ne  // ne = any
  404e84:	ret
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	ret
  404e90:	mov	w0, wzr
  404e94:	ret
  404e98:	mov	x8, x1
  404e9c:	mov	w1, #0x1                   	// #1
  404ea0:	mov	w9, #0x1                   	// #1
  404ea4:	cbz	x0, 404edc <__fxstatat@plt+0x343c>
  404ea8:	cbz	x8, 404edc <__fxstatat@plt+0x343c>
  404eac:	umulh	x10, x8, x0
  404eb0:	mov	x1, x8
  404eb4:	mov	x9, x0
  404eb8:	cbz	x10, 404edc <__fxstatat@plt+0x343c>
  404ebc:	stp	x29, x30, [sp, #-16]!
  404ec0:	mov	x29, sp
  404ec4:	bl	401a70 <__errno_location@plt>
  404ec8:	mov	w8, #0xc                   	// #12
  404ecc:	str	w8, [x0]
  404ed0:	mov	x0, xzr
  404ed4:	ldp	x29, x30, [sp], #16
  404ed8:	ret
  404edc:	mov	x0, x9
  404ee0:	b	401820 <calloc@plt>
  404ee4:	sub	sp, sp, #0x80
  404ee8:	cmp	w1, #0x1, lsl #12
  404eec:	stp	x29, x30, [sp, #32]
  404ef0:	stp	x28, x27, [sp, #48]
  404ef4:	stp	x26, x25, [sp, #64]
  404ef8:	stp	x24, x23, [sp, #80]
  404efc:	stp	x22, x21, [sp, #96]
  404f00:	stp	x20, x19, [sp, #112]
  404f04:	add	x29, sp, #0x20
  404f08:	b.cs	404fb4 <__fxstatat@plt+0x3514>  // b.hs, b.nlast
  404f0c:	mov	w8, #0x204                 	// #516
  404f10:	mov	w22, w1
  404f14:	bics	wzr, w8, w1
  404f18:	b.eq	404fb4 <__fxstatat@plt+0x3514>  // b.none
  404f1c:	mov	w8, #0x12                  	// #18
  404f20:	tst	w22, w8
  404f24:	b.eq	404fb4 <__fxstatat@plt+0x3514>  // b.none
  404f28:	mov	x23, x0
  404f2c:	mov	w0, #0x80                  	// #128
  404f30:	mov	x21, x2
  404f34:	bl	4017a0 <malloc@plt>
  404f38:	mov	x19, x0
  404f3c:	cbz	x0, 404fc4 <__fxstatat@plt+0x3524>
  404f40:	and	w8, w22, #0xfffffdff
  404f44:	tst	w22, #0x2
  404f48:	orr	w8, w8, #0x4
  404f4c:	movi	v0.2d, #0x0
  404f50:	csel	w8, w22, w8, eq  // eq = none
  404f54:	stp	q0, q0, [x19, #64]
  404f58:	str	w8, [x19, #72]
  404f5c:	mov	w8, #0xffffff9c            	// #-100
  404f60:	stp	q0, q0, [x19, #96]
  404f64:	stp	q0, q0, [x19, #32]
  404f68:	stp	q0, q0, [x19]
  404f6c:	str	x21, [x19, #64]
  404f70:	str	w8, [x19, #44]
  404f74:	ldr	x8, [x23]
  404f78:	cbz	x8, 404fe8 <__fxstatat@plt+0x3548>
  404f7c:	mov	x20, xzr
  404f80:	add	x24, x23, #0x8
  404f84:	mov	x0, x8
  404f88:	bl	4016e0 <strlen@plt>
  404f8c:	ldr	x8, [x24], #8
  404f90:	cmp	x0, x20
  404f94:	csel	x20, x0, x20, hi  // hi = pmore
  404f98:	cbnz	x8, 404f84 <__fxstatat@plt+0x34e4>
  404f9c:	add	x8, x20, #0x1
  404fa0:	cmp	x8, #0x1, lsl #12
  404fa4:	mov	w8, #0x1000                	// #4096
  404fa8:	csinc	x8, x8, x20, ls  // ls = plast
  404fac:	add	x0, x8, #0x100
  404fb0:	b	404fec <__fxstatat@plt+0x354c>
  404fb4:	bl	401a70 <__errno_location@plt>
  404fb8:	mov	w8, #0x16                  	// #22
  404fbc:	mov	x19, xzr
  404fc0:	str	w8, [x0]
  404fc4:	mov	x0, x19
  404fc8:	ldp	x20, x19, [sp, #112]
  404fcc:	ldp	x22, x21, [sp, #96]
  404fd0:	ldp	x24, x23, [sp, #80]
  404fd4:	ldp	x26, x25, [sp, #64]
  404fd8:	ldp	x28, x27, [sp, #48]
  404fdc:	ldp	x29, x30, [sp, #32]
  404fe0:	add	sp, sp, #0x80
  404fe4:	ret
  404fe8:	mov	w0, #0x1100                	// #4352
  404fec:	str	x0, [x19, #48]
  404ff0:	bl	4017a0 <malloc@plt>
  404ff4:	cbz	x0, 40526c <__fxstatat@plt+0x37cc>
  404ff8:	str	x0, [x19, #32]
  404ffc:	ldr	x26, [x23]
  405000:	mov	x24, x0
  405004:	cbz	x26, 40504c <__fxstatat@plt+0x35ac>
  405008:	mov	w0, #0x100                 	// #256
  40500c:	bl	4017a0 <malloc@plt>
  405010:	cbz	x0, 405270 <__fxstatat@plt+0x37d0>
  405014:	mov	x28, x0
  405018:	mov	w8, #0x30000               	// #196608
  40501c:	mov	x9, #0xffffffffffffffff    	// #-1
  405020:	mov	w10, #0xffffffff            	// #-1
  405024:	strb	wzr, [x0, #248]
  405028:	str	x24, [x0, #56]
  40502c:	str	wzr, [x0, #64]
  405030:	stp	xzr, xzr, [x0, #32]
  405034:	str	xzr, [x0, #24]
  405038:	stur	w8, [x0, #110]
  40503c:	str	x19, [x0, #80]
  405040:	stp	x9, xzr, [x0, #88]
  405044:	str	w10, [x0, #104]
  405048:	b	405050 <__fxstatat@plt+0x35b0>
  40504c:	mov	x28, xzr
  405050:	cbz	x21, 405068 <__fxstatat@plt+0x35c8>
  405054:	ldrb	w8, [x19, #73]
  405058:	ubfx	w8, w8, #2, #1
  40505c:	mov	x24, xzr
  405060:	cbnz	x26, 405074 <__fxstatat@plt+0x35d4>
  405064:	b	4051d8 <__fxstatat@plt+0x3738>
  405068:	mov	w8, #0x1                   	// #1
  40506c:	mov	x24, xzr
  405070:	cbz	x26, 4051d8 <__fxstatat@plt+0x3738>
  405074:	mov	x25, xzr
  405078:	eor	w8, w8, #0x1
  40507c:	str	xzr, [sp, #8]
  405080:	stur	w8, [x29, #-4]
  405084:	str	x21, [sp, #16]
  405088:	b	4050ac <__fxstatat@plt+0x360c>
  40508c:	str	xzr, [x27, #16]
  405090:	cbz	x24, 4051a8 <__fxstatat@plt+0x3708>
  405094:	ldr	x8, [sp, #8]
  405098:	str	x27, [sp, #8]
  40509c:	str	x27, [x8, #16]
  4050a0:	ldr	x26, [x23, #8]!
  4050a4:	add	x25, x25, #0x1
  4050a8:	cbz	x26, 4051b8 <__fxstatat@plt+0x3718>
  4050ac:	mov	x0, x26
  4050b0:	mov	x21, x28
  4050b4:	bl	4016e0 <strlen@plt>
  4050b8:	mov	x28, x0
  4050bc:	tbnz	w22, #11, 4050f8 <__fxstatat@plt+0x3658>
  4050c0:	cmp	x28, #0x3
  4050c4:	b.cc	4050f8 <__fxstatat@plt+0x3658>  // b.lo, b.ul, b.last
  4050c8:	add	x8, x28, x26
  4050cc:	ldurb	w8, [x8, #-1]
  4050d0:	cmp	w8, #0x2f
  4050d4:	b.ne	4050f8 <__fxstatat@plt+0x3658>  // b.any
  4050d8:	sub	x8, x26, #0x2
  4050dc:	ldrb	w9, [x8, x28]
  4050e0:	cmp	w9, #0x2f
  4050e4:	b.ne	4050f8 <__fxstatat@plt+0x3658>  // b.any
  4050e8:	sub	x28, x28, #0x1
  4050ec:	cmp	x28, #0x1
  4050f0:	b.hi	4050dc <__fxstatat@plt+0x363c>  // b.pmore
  4050f4:	mov	w28, #0x1                   	// #1
  4050f8:	add	x8, x28, #0x100
  4050fc:	and	x0, x8, #0xfffffffffffffff8
  405100:	bl	4017a0 <malloc@plt>
  405104:	cbz	x0, 4051b0 <__fxstatat@plt+0x3710>
  405108:	add	x20, x0, #0xf8
  40510c:	mov	x27, x0
  405110:	mov	x0, x20
  405114:	mov	x1, x26
  405118:	mov	x2, x28
  40511c:	bl	4016a0 <memcpy@plt>
  405120:	ldr	x8, [x19, #32]
  405124:	mov	w9, #0x30000               	// #196608
  405128:	strb	wzr, [x20, x28]
  40512c:	stur	w9, [x27, #110]
  405130:	ldur	w9, [x29, #-4]
  405134:	cmp	x24, #0x0
  405138:	stp	x20, x8, [x27, #48]
  40513c:	cset	w8, eq  // eq = none
  405140:	stp	xzr, x28, [x27, #88]
  405144:	mov	x28, x21
  405148:	orr	w8, w9, w8
  40514c:	str	wzr, [x27, #64]
  405150:	stp	xzr, xzr, [x27, #24]
  405154:	str	x19, [x27, #80]
  405158:	str	x21, [x27, #8]
  40515c:	str	xzr, [x27, #40]
  405160:	tbnz	w8, #0, 405180 <__fxstatat@plt+0x36e0>
  405164:	mov	w8, #0xb                   	// #11
  405168:	strh	w8, [x27, #108]
  40516c:	mov	w8, #0x2                   	// #2
  405170:	str	x8, [x27, #168]
  405174:	ldr	x21, [sp, #16]
  405178:	cbnz	x21, 40519c <__fxstatat@plt+0x36fc>
  40517c:	b	40508c <__fxstatat@plt+0x35ec>
  405180:	mov	x0, x19
  405184:	mov	x1, x27
  405188:	mov	w2, wzr
  40518c:	bl	405328 <__fxstatat@plt+0x3888>
  405190:	strh	w0, [x27, #108]
  405194:	ldr	x21, [sp, #16]
  405198:	cbz	x21, 40508c <__fxstatat@plt+0x35ec>
  40519c:	str	x24, [x27, #16]
  4051a0:	mov	x24, x27
  4051a4:	b	4050a0 <__fxstatat@plt+0x3600>
  4051a8:	str	x27, [sp, #8]
  4051ac:	b	4051a0 <__fxstatat@plt+0x3700>
  4051b0:	mov	x28, x21
  4051b4:	b	405260 <__fxstatat@plt+0x37c0>
  4051b8:	cbz	x21, 4051d8 <__fxstatat@plt+0x3738>
  4051bc:	cmp	x25, #0x2
  4051c0:	b.cc	4051d8 <__fxstatat@plt+0x3738>  // b.lo, b.ul, b.last
  4051c4:	mov	x0, x19
  4051c8:	mov	x1, x24
  4051cc:	mov	x2, x25
  4051d0:	bl	4054b8 <__fxstatat@plt+0x3a18>
  4051d4:	mov	x24, x0
  4051d8:	mov	w0, #0x100                 	// #256
  4051dc:	bl	4017a0 <malloc@plt>
  4051e0:	cbz	x0, 40525c <__fxstatat@plt+0x37bc>
  4051e4:	ldrh	w8, [x19, #72]
  4051e8:	mov	w9, #0x102                 	// #258
  4051ec:	strb	wzr, [x0, #248]
  4051f0:	str	wzr, [x0, #64]
  4051f4:	tst	w8, w9
  4051f8:	mov	w8, #0x30000               	// #196608
  4051fc:	stur	w8, [x0, #110]
  405200:	mov	w8, #0x9                   	// #9
  405204:	strh	w8, [x0, #108]
  405208:	ldr	x8, [x19, #32]
  40520c:	stp	xzr, xzr, [x0, #32]
  405210:	str	x0, [x19]
  405214:	stp	x24, xzr, [x0, #16]
  405218:	str	x8, [x0, #56]
  40521c:	mov	w8, #0x1                   	// #1
  405220:	str	x19, [x0, #80]
  405224:	stp	x8, xzr, [x0, #88]
  405228:	b.eq	4052a8 <__fxstatat@plt+0x3808>  // b.none
  40522c:	adrp	x2, 406000 <__fxstatat@plt+0x4560>
  405230:	adrp	x3, 406000 <__fxstatat@plt+0x4560>
  405234:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  405238:	add	x2, x2, #0xd70
  40523c:	add	x3, x3, #0xd80
  405240:	add	x4, x4, #0x950
  405244:	mov	w0, #0x1f                  	// #31
  405248:	mov	x1, xzr
  40524c:	bl	407a68 <__fxstatat@plt+0x5fc8>
  405250:	str	x0, [x19, #88]
  405254:	cbnz	x0, 4052bc <__fxstatat@plt+0x381c>
  405258:	b	405260 <__fxstatat@plt+0x37c0>
  40525c:	str	xzr, [x19]
  405260:	cbnz	x24, 405298 <__fxstatat@plt+0x37f8>
  405264:	mov	x0, x28
  405268:	bl	401950 <free@plt>
  40526c:	ldr	x24, [x19, #32]
  405270:	mov	x0, x24
  405274:	bl	401950 <free@plt>
  405278:	mov	x0, x19
  40527c:	bl	401950 <free@plt>
  405280:	mov	x19, xzr
  405284:	b	404fc4 <__fxstatat@plt+0x3524>
  405288:	mov	x0, x24
  40528c:	bl	401950 <free@plt>
  405290:	mov	x24, x20
  405294:	cbz	x20, 405264 <__fxstatat@plt+0x37c4>
  405298:	ldp	x20, x0, [x24, #16]
  40529c:	cbz	x0, 405288 <__fxstatat@plt+0x37e8>
  4052a0:	bl	401860 <closedir@plt>
  4052a4:	b	405288 <__fxstatat@plt+0x37e8>
  4052a8:	mov	w0, #0x20                  	// #32
  4052ac:	bl	4017a0 <malloc@plt>
  4052b0:	str	x0, [x19, #88]
  4052b4:	cbz	x0, 405260 <__fxstatat@plt+0x37c0>
  4052b8:	bl	407420 <__fxstatat@plt+0x5980>
  4052bc:	ldr	w8, [x19, #72]
  4052c0:	mov	w9, #0x204                 	// #516
  4052c4:	tst	w8, w9
  4052c8:	b.ne	405318 <__fxstatat@plt+0x3878>  // b.any
  4052cc:	mov	w2, #0x4900                	// #18688
  4052d0:	lsr	w9, w8, #4
  4052d4:	movk	w2, #0x8, lsl #16
  4052d8:	bfi	w2, w9, #15, #1
  4052dc:	tbnz	w8, #9, 4052f4 <__fxstatat@plt+0x3854>
  4052e0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4052e4:	add	x0, x0, #0x871
  4052e8:	mov	w1, w2
  4052ec:	bl	4074d8 <__fxstatat@plt+0x5a38>
  4052f0:	b	405304 <__fxstatat@plt+0x3864>
  4052f4:	ldr	w0, [x19, #44]
  4052f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4052fc:	add	x1, x1, #0x871
  405300:	bl	40886c <__fxstatat@plt+0x6dcc>
  405304:	str	w0, [x19, #40]
  405308:	tbz	w0, #31, 405318 <__fxstatat@plt+0x3878>
  40530c:	ldr	w8, [x19, #72]
  405310:	orr	w8, w8, #0x4
  405314:	str	w8, [x19, #72]
  405318:	add	x0, x19, #0x60
  40531c:	mov	w1, #0xffffffff            	// #-1
  405320:	bl	4086f0 <__fxstatat@plt+0x6c50>
  405324:	b	404fc4 <__fxstatat@plt+0x3524>
  405328:	stp	x29, x30, [sp, #-48]!
  40532c:	stp	x20, x19, [sp, #32]
  405330:	ldr	x9, [x1, #88]
  405334:	ldr	w8, [x0, #72]
  405338:	str	x21, [sp, #16]
  40533c:	mov	x19, x1
  405340:	mov	x21, x0
  405344:	mov	x29, sp
  405348:	cbz	x9, 405358 <__fxstatat@plt+0x38b8>
  40534c:	add	x20, x19, #0x78
  405350:	tbz	w2, #0, 405368 <__fxstatat@plt+0x38c8>
  405354:	b	405394 <__fxstatat@plt+0x38f4>
  405358:	and	w9, w8, #0x1
  40535c:	orr	w2, w9, w2
  405360:	add	x20, x19, #0x78
  405364:	tbnz	w2, #0, 405394 <__fxstatat@plt+0x38f4>
  405368:	tbnz	w8, #1, 405394 <__fxstatat@plt+0x38f4>
  40536c:	ldr	w1, [x21, #44]
  405370:	ldr	x2, [x19, #48]
  405374:	mov	w4, #0x100                 	// #256
  405378:	mov	w0, wzr
  40537c:	mov	x3, x20
  405380:	bl	401aa0 <__fxstatat@plt>
  405384:	cbz	w0, 405400 <__fxstatat@plt+0x3960>
  405388:	bl	401a70 <__errno_location@plt>
  40538c:	mov	x21, x0
  405390:	b	4053d0 <__fxstatat@plt+0x3930>
  405394:	ldr	x1, [x19, #48]
  405398:	mov	w0, wzr
  40539c:	mov	x2, x20
  4053a0:	bl	401a80 <__xstat@plt>
  4053a4:	cbz	w0, 405400 <__fxstatat@plt+0x3960>
  4053a8:	bl	401a70 <__errno_location@plt>
  4053ac:	ldr	w8, [x0]
  4053b0:	cmp	w8, #0x2
  4053b4:	b.ne	4053d4 <__fxstatat@plt+0x3934>  // b.any
  4053b8:	ldr	x1, [x19, #48]
  4053bc:	mov	x21, x0
  4053c0:	mov	w0, wzr
  4053c4:	mov	x2, x20
  4053c8:	bl	4019e0 <__lxstat@plt>
  4053cc:	cbz	w0, 405498 <__fxstatat@plt+0x39f8>
  4053d0:	ldr	w8, [x21]
  4053d4:	movi	v0.2d, #0x0
  4053d8:	str	w8, [x19, #64]
  4053dc:	stp	q0, q0, [x20, #96]
  4053e0:	stp	q0, q0, [x20, #64]
  4053e4:	stp	q0, q0, [x20, #32]
  4053e8:	stp	q0, q0, [x20]
  4053ec:	mov	w0, #0xa                   	// #10
  4053f0:	ldp	x20, x19, [sp, #32]
  4053f4:	ldr	x21, [sp, #16]
  4053f8:	ldp	x29, x30, [sp], #48
  4053fc:	ret
  405400:	ldr	w8, [x19, #136]
  405404:	and	w8, w8, #0xf000
  405408:	cmp	w8, #0xa, lsl #12
  40540c:	b.eq	40544c <__fxstatat@plt+0x39ac>  // b.none
  405410:	cmp	w8, #0x8, lsl #12
  405414:	b.eq	405454 <__fxstatat@plt+0x39b4>  // b.none
  405418:	cmp	w8, #0x4, lsl #12
  40541c:	b.ne	40545c <__fxstatat@plt+0x39bc>  // b.any
  405420:	ldr	w8, [x19, #140]
  405424:	cmp	w8, #0x2
  405428:	b.cc	405464 <__fxstatat@plt+0x39c4>  // b.lo, b.ul, b.last
  40542c:	ldr	x9, [x19, #88]
  405430:	cmp	x9, #0x1
  405434:	b.lt	405464 <__fxstatat@plt+0x39c4>  // b.tstop
  405438:	ldr	w9, [x21, #72]
  40543c:	mov	w10, #0x2                   	// #2
  405440:	bic	w9, w10, w9, lsr #4
  405444:	sub	w8, w8, w9
  405448:	b	405468 <__fxstatat@plt+0x39c8>
  40544c:	mov	w0, #0xc                   	// #12
  405450:	b	4053f0 <__fxstatat@plt+0x3950>
  405454:	mov	w0, #0x8                   	// #8
  405458:	b	4053f0 <__fxstatat@plt+0x3950>
  40545c:	mov	w0, #0x3                   	// #3
  405460:	b	4053f0 <__fxstatat@plt+0x3950>
  405464:	mov	w8, #0xffffffff            	// #-1
  405468:	ldrb	w9, [x19, #248]
  40546c:	str	w8, [x19, #104]
  405470:	cmp	w9, #0x2e
  405474:	b.ne	405490 <__fxstatat@plt+0x39f0>  // b.any
  405478:	ldrb	w8, [x19, #249]
  40547c:	cbz	w8, 4054a4 <__fxstatat@plt+0x3a04>
  405480:	cmp	w8, #0x2e
  405484:	b.ne	405490 <__fxstatat@plt+0x39f0>  // b.any
  405488:	ldrb	w8, [x19, #250]
  40548c:	cbz	w8, 4054a4 <__fxstatat@plt+0x3a04>
  405490:	mov	w0, #0x1                   	// #1
  405494:	b	4053f0 <__fxstatat@plt+0x3950>
  405498:	str	wzr, [x21]
  40549c:	mov	w0, #0xd                   	// #13
  4054a0:	b	4053f0 <__fxstatat@plt+0x3950>
  4054a4:	ldr	x8, [x19, #88]
  4054a8:	cmp	x8, #0x0
  4054ac:	mov	w8, #0x5                   	// #5
  4054b0:	csinc	w0, w8, wzr, ne  // ne = any
  4054b4:	b	4053f0 <__fxstatat@plt+0x3950>
  4054b8:	stp	x29, x30, [sp, #-48]!
  4054bc:	stp	x22, x21, [sp, #16]
  4054c0:	stp	x20, x19, [sp, #32]
  4054c4:	ldp	x8, x22, [x0, #56]
  4054c8:	mov	x21, x0
  4054cc:	mov	x20, x2
  4054d0:	mov	x19, x1
  4054d4:	cmp	x8, x2
  4054d8:	mov	x29, sp
  4054dc:	b.cs	40550c <__fxstatat@plt+0x3a6c>  // b.hs, b.nlast
  4054e0:	add	x8, x20, #0x28
  4054e4:	lsr	x9, x8, #61
  4054e8:	str	x8, [x21, #56]
  4054ec:	cbnz	x9, 405578 <__fxstatat@plt+0x3ad8>
  4054f0:	ldr	x0, [x21, #16]
  4054f4:	lsl	x1, x8, #3
  4054f8:	bl	401850 <realloc@plt>
  4054fc:	cbz	x0, 405578 <__fxstatat@plt+0x3ad8>
  405500:	str	x0, [x21, #16]
  405504:	cbnz	x19, 405514 <__fxstatat@plt+0x3a74>
  405508:	b	405524 <__fxstatat@plt+0x3a84>
  40550c:	ldr	x0, [x21, #16]
  405510:	cbz	x19, 405524 <__fxstatat@plt+0x3a84>
  405514:	str	x19, [x0], #8
  405518:	ldr	x19, [x19, #16]
  40551c:	cbnz	x19, 405514 <__fxstatat@plt+0x3a74>
  405520:	ldr	x0, [x21, #16]
  405524:	mov	w2, #0x8                   	// #8
  405528:	mov	x1, x20
  40552c:	mov	x3, x22
  405530:	bl	401740 <qsort@plt>
  405534:	ldr	x8, [x21, #16]
  405538:	cmp	x20, #0x1
  40553c:	ldr	x19, [x8]
  405540:	mov	x9, x19
  405544:	b.eq	405570 <__fxstatat@plt+0x3ad0>  // b.none
  405548:	ldr	x10, [x8, #8]!
  40554c:	subs	x9, x20, #0x2
  405550:	str	x10, [x19, #16]
  405554:	b.eq	40556c <__fxstatat@plt+0x3acc>  // b.none
  405558:	ldr	x10, [x8]
  40555c:	ldr	x11, [x8, #8]!
  405560:	subs	x9, x9, #0x1
  405564:	str	x11, [x10, #16]
  405568:	b.ne	405558 <__fxstatat@plt+0x3ab8>  // b.any
  40556c:	ldr	x9, [x8]
  405570:	str	xzr, [x9, #16]
  405574:	b	405588 <__fxstatat@plt+0x3ae8>
  405578:	ldr	x0, [x21, #16]
  40557c:	bl	401950 <free@plt>
  405580:	str	xzr, [x21, #16]
  405584:	str	xzr, [x21, #56]
  405588:	mov	x0, x19
  40558c:	ldp	x20, x19, [sp, #32]
  405590:	ldp	x22, x21, [sp, #16]
  405594:	ldp	x29, x30, [sp], #48
  405598:	ret
  40559c:	stp	x29, x30, [sp, #-48]!
  4055a0:	stp	x20, x19, [sp, #32]
  4055a4:	mov	x19, x0
  4055a8:	ldr	x0, [x0]
  4055ac:	str	x21, [sp, #16]
  4055b0:	mov	x29, sp
  4055b4:	cbz	x0, 4055cc <__fxstatat@plt+0x3b2c>
  4055b8:	ldr	x8, [x0, #88]
  4055bc:	tbz	x8, #63, 405638 <__fxstatat@plt+0x3b98>
  4055c0:	mov	x20, x0
  4055c4:	mov	x0, x20
  4055c8:	bl	401950 <free@plt>
  4055cc:	ldr	x20, [x19, #8]
  4055d0:	cbnz	x20, 405618 <__fxstatat@plt+0x3b78>
  4055d4:	ldr	x0, [x19, #16]
  4055d8:	bl	401950 <free@plt>
  4055dc:	ldr	x0, [x19, #32]
  4055e0:	bl	401950 <free@plt>
  4055e4:	ldr	w8, [x19, #72]
  4055e8:	tbnz	w8, #9, 405648 <__fxstatat@plt+0x3ba8>
  4055ec:	tbnz	w8, #2, 405658 <__fxstatat@plt+0x3bb8>
  4055f0:	ldr	w0, [x19, #40]
  4055f4:	bl	401720 <fchdir@plt>
  4055f8:	cbz	w0, 405660 <__fxstatat@plt+0x3bc0>
  4055fc:	bl	401a70 <__errno_location@plt>
  405600:	ldr	w21, [x0]
  405604:	b	405664 <__fxstatat@plt+0x3bc4>
  405608:	mov	x0, x20
  40560c:	bl	401950 <free@plt>
  405610:	mov	x20, x21
  405614:	cbz	x21, 4055d4 <__fxstatat@plt+0x3b34>
  405618:	ldp	x21, x0, [x20, #16]
  40561c:	cbz	x0, 405608 <__fxstatat@plt+0x3b68>
  405620:	bl	401860 <closedir@plt>
  405624:	b	405608 <__fxstatat@plt+0x3b68>
  405628:	bl	401950 <free@plt>
  40562c:	ldr	x8, [x20, #88]
  405630:	mov	x0, x20
  405634:	tbnz	x8, #63, 4055c4 <__fxstatat@plt+0x3b24>
  405638:	ldr	x20, [x0, #16]
  40563c:	cbnz	x20, 405628 <__fxstatat@plt+0x3b88>
  405640:	ldr	x20, [x0, #8]
  405644:	b	405628 <__fxstatat@plt+0x3b88>
  405648:	ldr	w0, [x19, #44]
  40564c:	tbnz	w0, #31, 405658 <__fxstatat@plt+0x3bb8>
  405650:	bl	401870 <close@plt>
  405654:	cbnz	w0, 405674 <__fxstatat@plt+0x3bd4>
  405658:	mov	w21, wzr
  40565c:	b	40567c <__fxstatat@plt+0x3bdc>
  405660:	mov	w21, wzr
  405664:	ldr	w0, [x19, #40]
  405668:	bl	401870 <close@plt>
  40566c:	cbnz	w21, 40567c <__fxstatat@plt+0x3bdc>
  405670:	cbz	w0, 40567c <__fxstatat@plt+0x3bdc>
  405674:	bl	401a70 <__errno_location@plt>
  405678:	ldr	w21, [x0]
  40567c:	add	x20, x19, #0x60
  405680:	mov	x0, x20
  405684:	bl	40870c <__fxstatat@plt+0x6c6c>
  405688:	tbnz	w0, #0, 4056a0 <__fxstatat@plt+0x3c00>
  40568c:	mov	x0, x20
  405690:	bl	40875c <__fxstatat@plt+0x6cbc>
  405694:	tbnz	w0, #31, 405680 <__fxstatat@plt+0x3be0>
  405698:	bl	401870 <close@plt>
  40569c:	b	405680 <__fxstatat@plt+0x3be0>
  4056a0:	ldr	x0, [x19, #80]
  4056a4:	cbz	x0, 4056ac <__fxstatat@plt+0x3c0c>
  4056a8:	bl	407d14 <__fxstatat@plt+0x6274>
  4056ac:	ldrh	w8, [x19, #72]
  4056b0:	mov	w9, #0x102                 	// #258
  4056b4:	tst	w8, w9
  4056b8:	b.eq	4056cc <__fxstatat@plt+0x3c2c>  // b.none
  4056bc:	ldr	x0, [x19, #88]
  4056c0:	cbz	x0, 4056d4 <__fxstatat@plt+0x3c34>
  4056c4:	bl	407d14 <__fxstatat@plt+0x6274>
  4056c8:	b	4056d4 <__fxstatat@plt+0x3c34>
  4056cc:	ldr	x0, [x19, #88]
  4056d0:	bl	401950 <free@plt>
  4056d4:	mov	x0, x19
  4056d8:	bl	401950 <free@plt>
  4056dc:	cbz	w21, 4056f0 <__fxstatat@plt+0x3c50>
  4056e0:	bl	401a70 <__errno_location@plt>
  4056e4:	str	w21, [x0]
  4056e8:	mov	w0, #0xffffffff            	// #-1
  4056ec:	b	4056f4 <__fxstatat@plt+0x3c54>
  4056f0:	mov	w0, wzr
  4056f4:	ldp	x20, x19, [sp, #32]
  4056f8:	ldr	x21, [sp, #16]
  4056fc:	ldp	x29, x30, [sp], #48
  405700:	ret
  405704:	stp	x29, x30, [sp, #-64]!
  405708:	stp	x22, x21, [sp, #32]
  40570c:	stp	x20, x19, [sp, #48]
  405710:	ldr	x20, [x0]
  405714:	str	x23, [sp, #16]
  405718:	mov	x29, sp
  40571c:	cbz	x20, 405aa8 <__fxstatat@plt+0x4008>
  405720:	ldr	w8, [x0, #72]
  405724:	mov	x19, x0
  405728:	tbnz	w8, #13, 405aa4 <__fxstatat@plt+0x4004>
  40572c:	ldrh	w9, [x20, #112]
  405730:	mov	w10, #0x3                   	// #3
  405734:	strh	w10, [x20, #112]
  405738:	cmp	w9, #0x1
  40573c:	b.eq	4057a8 <__fxstatat@plt+0x3d08>  // b.none
  405740:	cmp	w9, #0x2
  405744:	b.ne	4057c0 <__fxstatat@plt+0x3d20>  // b.any
  405748:	ldrh	w10, [x20, #108]
  40574c:	and	w11, w10, #0xfffe
  405750:	cmp	w11, #0xc
  405754:	b.ne	4057c4 <__fxstatat@plt+0x3d24>  // b.any
  405758:	mov	w2, #0x1                   	// #1
  40575c:	mov	x0, x19
  405760:	mov	x1, x20
  405764:	bl	405328 <__fxstatat@plt+0x3888>
  405768:	and	w8, w0, #0xffff
  40576c:	cmp	w8, #0x1
  405770:	strh	w0, [x20, #108]
  405774:	b.ne	405c9c <__fxstatat@plt+0x41fc>  // b.any
  405778:	ldr	w8, [x19, #72]
  40577c:	tbnz	w8, #2, 405c9c <__fxstatat@plt+0x41fc>
  405780:	mov	w2, #0x4900                	// #18688
  405784:	lsr	w9, w8, #4
  405788:	movk	w2, #0x8, lsl #16
  40578c:	bfi	w2, w9, #15, #1
  405790:	tbnz	w8, #9, 405a0c <__fxstatat@plt+0x3f6c>
  405794:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405798:	add	x0, x0, #0x871
  40579c:	mov	w1, w2
  4057a0:	bl	4074d8 <__fxstatat@plt+0x5a38>
  4057a4:	b	405a1c <__fxstatat@plt+0x3f7c>
  4057a8:	mov	x0, x19
  4057ac:	mov	x1, x20
  4057b0:	mov	w2, wzr
  4057b4:	bl	405328 <__fxstatat@plt+0x3888>
  4057b8:	strh	w0, [x20, #108]
  4057bc:	b	405aa8 <__fxstatat@plt+0x4008>
  4057c0:	ldrh	w10, [x20, #108]
  4057c4:	cmp	w10, #0x1
  4057c8:	b.ne	405810 <__fxstatat@plt+0x3d70>  // b.any
  4057cc:	cmp	w9, #0x4
  4057d0:	b.ne	405894 <__fxstatat@plt+0x3df4>  // b.any
  4057d4:	ldrb	w8, [x20, #110]
  4057d8:	tbz	w8, #1, 4057e4 <__fxstatat@plt+0x3d44>
  4057dc:	ldr	w0, [x20, #68]
  4057e0:	bl	401870 <close@plt>
  4057e4:	ldr	x21, [x19, #8]
  4057e8:	cbnz	x21, 405800 <__fxstatat@plt+0x3d60>
  4057ec:	b	405908 <__fxstatat@plt+0x3e68>
  4057f0:	mov	x0, x21
  4057f4:	bl	401950 <free@plt>
  4057f8:	mov	x21, x22
  4057fc:	cbz	x22, 405904 <__fxstatat@plt+0x3e64>
  405800:	ldp	x22, x0, [x21, #16]
  405804:	cbz	x0, 4057f0 <__fxstatat@plt+0x3d50>
  405808:	bl	401860 <closedir@plt>
  40580c:	b	4057f0 <__fxstatat@plt+0x3d50>
  405810:	ldr	x21, [x20, #16]
  405814:	cbz	x21, 405920 <__fxstatat@plt+0x3e80>
  405818:	mov	x0, x20
  40581c:	str	x21, [x19]
  405820:	bl	401950 <free@plt>
  405824:	ldr	x8, [x21, #88]
  405828:	cbz	x8, 40595c <__fxstatat@plt+0x3ebc>
  40582c:	ldrh	w8, [x21, #112]
  405830:	mov	x20, x21
  405834:	cmp	w8, #0x4
  405838:	b.eq	405810 <__fxstatat@plt+0x3d70>  // b.none
  40583c:	cmp	w8, #0x2
  405840:	b.ne	405c5c <__fxstatat@plt+0x41bc>  // b.any
  405844:	mov	w2, #0x1                   	// #1
  405848:	mov	x0, x19
  40584c:	mov	x1, x21
  405850:	bl	405328 <__fxstatat@plt+0x3888>
  405854:	and	w8, w0, #0xffff
  405858:	cmp	w8, #0x1
  40585c:	strh	w0, [x21, #108]
  405860:	b.ne	405c54 <__fxstatat@plt+0x41b4>  // b.any
  405864:	ldr	w8, [x19, #72]
  405868:	tbnz	w8, #2, 405c54 <__fxstatat@plt+0x41b4>
  40586c:	mov	w2, #0x4900                	// #18688
  405870:	lsr	w9, w8, #4
  405874:	movk	w2, #0x8, lsl #16
  405878:	bfi	w2, w9, #15, #1
  40587c:	tbnz	w8, #9, 405c18 <__fxstatat@plt+0x4178>
  405880:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405884:	add	x0, x0, #0x871
  405888:	mov	w1, w2
  40588c:	bl	4074d8 <__fxstatat@plt+0x5a38>
  405890:	b	405c28 <__fxstatat@plt+0x4188>
  405894:	tbz	w8, #6, 4058a8 <__fxstatat@plt+0x3e08>
  405898:	ldr	x9, [x20, #120]
  40589c:	ldr	x10, [x19, #24]
  4058a0:	cmp	x9, x10
  4058a4:	b.ne	4057d4 <__fxstatat@plt+0x3d34>  // b.any
  4058a8:	ldr	x21, [x19, #8]
  4058ac:	cbz	x21, 4059c8 <__fxstatat@plt+0x3f28>
  4058b0:	tbnz	w8, #12, 405998 <__fxstatat@plt+0x3ef8>
  4058b4:	ldr	x3, [x20, #48]
  4058b8:	mov	w2, #0xffffffff            	// #-1
  4058bc:	mov	x0, x19
  4058c0:	mov	x1, x20
  4058c4:	bl	405ea0 <__fxstatat@plt+0x4400>
  4058c8:	cbz	w0, 4059dc <__fxstatat@plt+0x3f3c>
  4058cc:	bl	401a70 <__errno_location@plt>
  4058d0:	ldr	w8, [x0]
  4058d4:	ldrh	w9, [x20, #110]
  4058d8:	str	w8, [x20, #64]
  4058dc:	orr	w8, w9, #0x1
  4058e0:	strh	w8, [x20, #110]
  4058e4:	ldr	x8, [x19, #8]
  4058e8:	cbz	x8, 4059dc <__fxstatat@plt+0x3f3c>
  4058ec:	ldr	x9, [x8, #8]
  4058f0:	ldr	x9, [x9, #48]
  4058f4:	str	x9, [x8, #48]
  4058f8:	ldr	x8, [x8, #16]
  4058fc:	cbnz	x8, 4058ec <__fxstatat@plt+0x3e4c>
  405900:	b	4059dc <__fxstatat@plt+0x3f3c>
  405904:	str	xzr, [x19, #8]
  405908:	mov	w8, #0x6                   	// #6
  40590c:	strh	w8, [x20, #108]
  405910:	mov	x0, x19
  405914:	mov	x1, x20
  405918:	bl	405e04 <__fxstatat@plt+0x4364>
  40591c:	b	405aa8 <__fxstatat@plt+0x4008>
  405920:	ldr	x21, [x20, #8]
  405924:	ldr	x8, [x21, #24]
  405928:	cbz	x8, 405a40 <__fxstatat@plt+0x3fa0>
  40592c:	str	x21, [x19]
  405930:	ldr	x8, [x19, #32]
  405934:	ldr	x9, [x21, #72]
  405938:	mov	w1, #0x3                   	// #3
  40593c:	mov	x0, x19
  405940:	strb	wzr, [x8, x9]
  405944:	bl	4060d4 <__fxstatat@plt+0x4634>
  405948:	cbz	x0, 405a34 <__fxstatat@plt+0x3f94>
  40594c:	mov	x21, x0
  405950:	mov	x0, x20
  405954:	bl	401950 <free@plt>
  405958:	b	405c5c <__fxstatat@plt+0x41bc>
  40595c:	mov	x0, x19
  405960:	bl	406a24 <__fxstatat@plt+0x4f84>
  405964:	ldr	w8, [x19, #72]
  405968:	cbz	w0, 40597c <__fxstatat@plt+0x3edc>
  40596c:	orr	w8, w8, #0x2000
  405970:	mov	x20, xzr
  405974:	str	w8, [x19, #72]
  405978:	b	405aa8 <__fxstatat@plt+0x4008>
  40597c:	mov	w9, #0x102                 	// #258
  405980:	tst	w8, w9
  405984:	b.eq	405af4 <__fxstatat@plt+0x4054>  // b.none
  405988:	ldr	x0, [x19, #88]
  40598c:	cbz	x0, 405afc <__fxstatat@plt+0x405c>
  405990:	bl	407d14 <__fxstatat@plt+0x6274>
  405994:	b	405afc <__fxstatat@plt+0x405c>
  405998:	and	w8, w8, #0xffffefff
  40599c:	str	w8, [x19, #72]
  4059a0:	b	4059b4 <__fxstatat@plt+0x3f14>
  4059a4:	mov	x0, x21
  4059a8:	bl	401950 <free@plt>
  4059ac:	mov	x21, x22
  4059b0:	cbz	x22, 4059c4 <__fxstatat@plt+0x3f24>
  4059b4:	ldp	x22, x0, [x21, #16]
  4059b8:	cbz	x0, 4059a4 <__fxstatat@plt+0x3f04>
  4059bc:	bl	401860 <closedir@plt>
  4059c0:	b	4059a4 <__fxstatat@plt+0x3f04>
  4059c4:	str	xzr, [x19, #8]
  4059c8:	mov	w1, #0x3                   	// #3
  4059cc:	mov	x0, x19
  4059d0:	bl	4060d4 <__fxstatat@plt+0x4634>
  4059d4:	str	x0, [x19, #8]
  4059d8:	cbz	x0, 4059e8 <__fxstatat@plt+0x3f48>
  4059dc:	ldr	x21, [x19, #8]
  4059e0:	str	xzr, [x19, #8]
  4059e4:	b	405c5c <__fxstatat@plt+0x41bc>
  4059e8:	ldrb	w8, [x19, #73]
  4059ec:	tbnz	w8, #5, 405aa4 <__fxstatat@plt+0x4004>
  4059f0:	ldr	w8, [x20, #64]
  4059f4:	cbz	w8, 405910 <__fxstatat@plt+0x3e70>
  4059f8:	ldrh	w8, [x20, #108]
  4059fc:	cmp	w8, #0x4
  405a00:	b.eq	405910 <__fxstatat@plt+0x3e70>  // b.none
  405a04:	mov	w8, #0x7                   	// #7
  405a08:	b	40590c <__fxstatat@plt+0x3e6c>
  405a0c:	ldr	w0, [x19, #44]
  405a10:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405a14:	add	x1, x1, #0x871
  405a18:	bl	40886c <__fxstatat@plt+0x6dcc>
  405a1c:	str	w0, [x20, #68]
  405a20:	tbnz	w0, #31, 405adc <__fxstatat@plt+0x403c>
  405a24:	ldrh	w8, [x20, #110]
  405a28:	orr	w8, w8, #0x2
  405a2c:	strh	w8, [x20, #110]
  405a30:	b	405c9c <__fxstatat@plt+0x41fc>
  405a34:	ldrb	w8, [x19, #73]
  405a38:	tbnz	w8, #5, 405aa4 <__fxstatat@plt+0x4004>
  405a3c:	ldr	x21, [x20, #8]
  405a40:	mov	x0, x20
  405a44:	str	x21, [x19]
  405a48:	bl	401950 <free@plt>
  405a4c:	ldr	x8, [x21, #88]
  405a50:	cmn	x8, #0x1
  405a54:	b.eq	405ac0 <__fxstatat@plt+0x4020>  // b.none
  405a58:	ldrh	w8, [x21, #108]
  405a5c:	cmp	w8, #0xb
  405a60:	b.eq	405e00 <__fxstatat@plt+0x4360>  // b.none
  405a64:	ldr	x8, [x19, #32]
  405a68:	ldr	x9, [x21, #72]
  405a6c:	strb	wzr, [x8, x9]
  405a70:	ldr	x8, [x21, #88]
  405a74:	cbz	x8, 405bb8 <__fxstatat@plt+0x4118>
  405a78:	ldrh	w8, [x21, #110]
  405a7c:	tbnz	w8, #1, 405be0 <__fxstatat@plt+0x4140>
  405a80:	tbnz	w8, #0, 405dc0 <__fxstatat@plt+0x4320>
  405a84:	ldr	x1, [x21, #8]
  405a88:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  405a8c:	add	x3, x3, #0x870
  405a90:	mov	w2, #0xffffffff            	// #-1
  405a94:	mov	x0, x19
  405a98:	bl	405ea0 <__fxstatat@plt+0x4400>
  405a9c:	cbnz	w0, 405bc4 <__fxstatat@plt+0x4124>
  405aa0:	b	405dc0 <__fxstatat@plt+0x4320>
  405aa4:	mov	x20, xzr
  405aa8:	mov	x0, x20
  405aac:	ldp	x20, x19, [sp, #48]
  405ab0:	ldp	x22, x21, [sp, #32]
  405ab4:	ldr	x23, [sp, #16]
  405ab8:	ldp	x29, x30, [sp], #64
  405abc:	ret
  405ac0:	mov	x0, x21
  405ac4:	bl	401950 <free@plt>
  405ac8:	bl	401a70 <__errno_location@plt>
  405acc:	mov	x20, xzr
  405ad0:	str	wzr, [x0]
  405ad4:	str	xzr, [x19]
  405ad8:	b	405aa8 <__fxstatat@plt+0x4008>
  405adc:	bl	401a70 <__errno_location@plt>
  405ae0:	ldr	w8, [x0]
  405ae4:	mov	w9, #0x7                   	// #7
  405ae8:	strh	w9, [x20, #108]
  405aec:	str	w8, [x20, #64]
  405af0:	b	405c9c <__fxstatat@plt+0x41fc>
  405af4:	ldr	x0, [x19, #88]
  405af8:	bl	401950 <free@plt>
  405afc:	ldr	x8, [x21, #96]
  405b00:	add	x20, x21, #0xf8
  405b04:	mov	x1, x20
  405b08:	str	x8, [x21, #72]
  405b0c:	ldr	x0, [x19, #32]
  405b10:	add	x2, x8, #0x1
  405b14:	bl	4016b0 <memmove@plt>
  405b18:	mov	w1, #0x2f                  	// #47
  405b1c:	mov	x0, x20
  405b20:	bl	401880 <strrchr@plt>
  405b24:	cbz	x0, 405b5c <__fxstatat@plt+0x40bc>
  405b28:	cmp	x0, x20
  405b2c:	b.ne	405b38 <__fxstatat@plt+0x4098>  // b.any
  405b30:	ldrb	w8, [x21, #249]
  405b34:	cbz	w8, 405b5c <__fxstatat@plt+0x40bc>
  405b38:	add	x22, x0, #0x1
  405b3c:	mov	x0, x22
  405b40:	bl	4016e0 <strlen@plt>
  405b44:	mov	x23, x0
  405b48:	add	x2, x0, #0x1
  405b4c:	mov	x0, x20
  405b50:	mov	x1, x22
  405b54:	bl	4016b0 <memmove@plt>
  405b58:	str	x23, [x21, #96]
  405b5c:	ldr	x8, [x19, #32]
  405b60:	mov	w9, #0x102                 	// #258
  405b64:	stp	x8, x8, [x21, #48]
  405b68:	ldrh	w8, [x19, #72]
  405b6c:	tst	w8, w9
  405b70:	b.eq	405ba0 <__fxstatat@plt+0x4100>  // b.none
  405b74:	adrp	x2, 406000 <__fxstatat@plt+0x4560>
  405b78:	adrp	x3, 406000 <__fxstatat@plt+0x4560>
  405b7c:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  405b80:	add	x2, x2, #0xd70
  405b84:	add	x3, x3, #0xd80
  405b88:	add	x4, x4, #0x950
  405b8c:	mov	w0, #0x1f                  	// #31
  405b90:	mov	x1, xzr
  405b94:	bl	407a68 <__fxstatat@plt+0x5fc8>
  405b98:	str	x0, [x19, #88]
  405b9c:	b	405c98 <__fxstatat@plt+0x41f8>
  405ba0:	mov	w0, #0x20                  	// #32
  405ba4:	bl	4017a0 <malloc@plt>
  405ba8:	str	x0, [x19, #88]
  405bac:	cbz	x0, 405c98 <__fxstatat@plt+0x41f8>
  405bb0:	bl	407420 <__fxstatat@plt+0x5980>
  405bb4:	b	405c98 <__fxstatat@plt+0x41f8>
  405bb8:	mov	x0, x19
  405bbc:	bl	406a24 <__fxstatat@plt+0x4f84>
  405bc0:	cbz	w0, 405dc0 <__fxstatat@plt+0x4320>
  405bc4:	bl	401a70 <__errno_location@plt>
  405bc8:	ldr	w8, [x0]
  405bcc:	str	w8, [x21, #64]
  405bd0:	ldr	w8, [x19, #72]
  405bd4:	orr	w8, w8, #0x2000
  405bd8:	str	w8, [x19, #72]
  405bdc:	b	405dc0 <__fxstatat@plt+0x4320>
  405be0:	ldr	w8, [x19, #72]
  405be4:	tbnz	w8, #2, 405db8 <__fxstatat@plt+0x4318>
  405be8:	ldr	w20, [x21, #68]
  405bec:	tbnz	w8, #9, 405d90 <__fxstatat@plt+0x42f0>
  405bf0:	mov	w0, w20
  405bf4:	bl	401720 <fchdir@plt>
  405bf8:	cbz	w0, 405db8 <__fxstatat@plt+0x4318>
  405bfc:	bl	401a70 <__errno_location@plt>
  405c00:	ldr	w8, [x0]
  405c04:	str	w8, [x21, #64]
  405c08:	ldr	w8, [x19, #72]
  405c0c:	orr	w8, w8, #0x2000
  405c10:	str	w8, [x19, #72]
  405c14:	b	405db8 <__fxstatat@plt+0x4318>
  405c18:	ldr	w0, [x19, #44]
  405c1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405c20:	add	x1, x1, #0x871
  405c24:	bl	40886c <__fxstatat@plt+0x6dcc>
  405c28:	str	w0, [x21, #68]
  405c2c:	tbnz	w0, #31, 405c40 <__fxstatat@plt+0x41a0>
  405c30:	ldrh	w8, [x21, #110]
  405c34:	orr	w8, w8, #0x2
  405c38:	strh	w8, [x21, #110]
  405c3c:	b	405c54 <__fxstatat@plt+0x41b4>
  405c40:	bl	401a70 <__errno_location@plt>
  405c44:	ldr	w8, [x0]
  405c48:	mov	w9, #0x7                   	// #7
  405c4c:	strh	w9, [x21, #108]
  405c50:	str	w8, [x21, #64]
  405c54:	mov	w8, #0x3                   	// #3
  405c58:	strh	w8, [x21, #112]
  405c5c:	ldr	x8, [x21, #8]
  405c60:	ldr	x11, [x19, #32]
  405c64:	add	x1, x21, #0xf8
  405c68:	ldr	x9, [x8, #72]
  405c6c:	ldr	x8, [x8, #56]
  405c70:	sub	x10, x9, #0x1
  405c74:	ldrb	w8, [x8, x10]
  405c78:	cmp	w8, #0x2f
  405c7c:	csel	x8, x10, x9, eq  // eq = none
  405c80:	add	x0, x11, x8
  405c84:	mov	w8, #0x2f                  	// #47
  405c88:	strb	w8, [x0], #1
  405c8c:	ldr	x8, [x21, #96]
  405c90:	add	x2, x8, #0x1
  405c94:	bl	4016b0 <memmove@plt>
  405c98:	mov	x20, x21
  405c9c:	str	x20, [x19]
  405ca0:	ldrh	w0, [x20, #108]
  405ca4:	cmp	w0, #0xb
  405ca8:	b.ne	405d50 <__fxstatat@plt+0x42b0>  // b.any
  405cac:	ldr	x8, [x20, #168]
  405cb0:	cmp	x8, #0x1
  405cb4:	b.eq	405aa8 <__fxstatat@plt+0x4008>  // b.none
  405cb8:	cmp	x8, #0x2
  405cbc:	b.ne	405e00 <__fxstatat@plt+0x4360>  // b.any
  405cc0:	ldr	x21, [x20, #8]
  405cc4:	ldr	w8, [x21, #104]
  405cc8:	cbnz	w8, 405d08 <__fxstatat@plt+0x4268>
  405ccc:	ldr	w8, [x19, #72]
  405cd0:	mvn	w8, w8
  405cd4:	tst	w8, #0x18
  405cd8:	b.ne	405d08 <__fxstatat@plt+0x4268>  // b.any
  405cdc:	ldr	w1, [x19, #44]
  405ce0:	mov	x0, x21
  405ce4:	bl	406dac <__fxstatat@plt+0x530c>
  405ce8:	mov	w8, #0x4973                	// #18803
  405cec:	movk	w8, #0x5265, lsl #16
  405cf0:	cmp	x0, x8
  405cf4:	b.eq	405d4c <__fxstatat@plt+0x42ac>  // b.none
  405cf8:	mov	w8, #0x5342                	// #21314
  405cfc:	movk	w8, #0x5846, lsl #16
  405d00:	cmp	x0, x8
  405d04:	b.eq	405d4c <__fxstatat@plt+0x42ac>  // b.none
  405d08:	mov	x0, x19
  405d0c:	mov	x1, x20
  405d10:	mov	w2, wzr
  405d14:	bl	405328 <__fxstatat@plt+0x3888>
  405d18:	ldr	w8, [x20, #136]
  405d1c:	strh	w0, [x20, #108]
  405d20:	and	w8, w8, #0xf000
  405d24:	cmp	w8, #0x4, lsl #12
  405d28:	b.ne	405d50 <__fxstatat@plt+0x42b0>  // b.any
  405d2c:	ldr	x8, [x20, #88]
  405d30:	cbz	x8, 405d4c <__fxstatat@plt+0x42ac>
  405d34:	ldr	w8, [x21, #104]
  405d38:	add	w9, w8, #0x1
  405d3c:	cmp	w9, #0x2
  405d40:	b.cc	405d4c <__fxstatat@plt+0x42ac>  // b.lo, b.ul, b.last
  405d44:	sub	w8, w8, #0x1
  405d48:	str	w8, [x21, #104]
  405d4c:	ldrh	w0, [x20, #108]
  405d50:	and	w8, w0, #0xffff
  405d54:	cmp	w8, #0x1
  405d58:	b.ne	405aa8 <__fxstatat@plt+0x4008>  // b.any
  405d5c:	ldr	x8, [x20, #88]
  405d60:	cbnz	x8, 405d6c <__fxstatat@plt+0x42cc>
  405d64:	ldr	x8, [x20, #120]
  405d68:	str	x8, [x19, #24]
  405d6c:	mov	x0, x19
  405d70:	mov	x1, x20
  405d74:	bl	406ab0 <__fxstatat@plt+0x5010>
  405d78:	tbnz	w0, #0, 405aa8 <__fxstatat@plt+0x4008>
  405d7c:	bl	401a70 <__errno_location@plt>
  405d80:	mov	w8, #0xc                   	// #12
  405d84:	mov	x20, xzr
  405d88:	str	w8, [x0]
  405d8c:	b	405aa8 <__fxstatat@plt+0x4008>
  405d90:	ldr	w1, [x19, #44]
  405d94:	cmp	w1, w20
  405d98:	b.ne	405da4 <__fxstatat@plt+0x4304>  // b.any
  405d9c:	cmn	w1, #0x64
  405da0:	b.ne	405e00 <__fxstatat@plt+0x4360>  // b.any
  405da4:	add	x0, x19, #0x60
  405da8:	bl	408714 <__fxstatat@plt+0x6c74>
  405dac:	tbnz	w0, #31, 405db4 <__fxstatat@plt+0x4314>
  405db0:	bl	401870 <close@plt>
  405db4:	str	w20, [x19, #44]
  405db8:	ldr	w0, [x21, #68]
  405dbc:	bl	401870 <close@plt>
  405dc0:	ldrh	w8, [x21, #108]
  405dc4:	cmp	w8, #0x2
  405dc8:	b.eq	405df0 <__fxstatat@plt+0x4350>  // b.none
  405dcc:	ldr	w8, [x21, #64]
  405dd0:	mov	w9, #0x6                   	// #6
  405dd4:	cmp	w8, #0x0
  405dd8:	cinc	w9, w9, ne  // ne = any
  405ddc:	strh	w9, [x21, #108]
  405de0:	cbnz	w8, 405df0 <__fxstatat@plt+0x4350>
  405de4:	mov	x0, x19
  405de8:	mov	x1, x21
  405dec:	bl	405e04 <__fxstatat@plt+0x4364>
  405df0:	ldrb	w8, [x19, #73]
  405df4:	tst	w8, #0x20
  405df8:	csel	x20, x21, xzr, eq  // eq = none
  405dfc:	b	405aa8 <__fxstatat@plt+0x4008>
  405e00:	bl	4018b0 <abort@plt>
  405e04:	sub	sp, sp, #0x30
  405e08:	stp	x29, x30, [sp, #32]
  405e0c:	ldrh	w8, [x0, #72]
  405e10:	mov	w9, #0x102                 	// #258
  405e14:	add	x29, sp, #0x20
  405e18:	tst	w8, w9
  405e1c:	b.eq	405e48 <__fxstatat@plt+0x43a8>  // b.none
  405e20:	ldur	q0, [x1, #120]
  405e24:	mov	x1, sp
  405e28:	str	q0, [sp]
  405e2c:	ldr	x0, [x0, #88]
  405e30:	bl	4084b8 <__fxstatat@plt+0x6a18>
  405e34:	cbz	x0, 405e9c <__fxstatat@plt+0x43fc>
  405e38:	bl	401950 <free@plt>
  405e3c:	ldp	x29, x30, [sp, #32]
  405e40:	add	sp, sp, #0x30
  405e44:	ret
  405e48:	ldr	x8, [x1, #8]
  405e4c:	cbz	x8, 405e3c <__fxstatat@plt+0x439c>
  405e50:	ldr	x9, [x8, #88]
  405e54:	tbnz	x9, #63, 405e3c <__fxstatat@plt+0x439c>
  405e58:	ldr	x9, [x0, #88]
  405e5c:	ldr	x10, [x9, #16]
  405e60:	cbz	x10, 405e9c <__fxstatat@plt+0x43fc>
  405e64:	ldr	x10, [x9]
  405e68:	ldr	x11, [x1, #128]
  405e6c:	cmp	x10, x11
  405e70:	b.ne	405e3c <__fxstatat@plt+0x439c>  // b.any
  405e74:	ldr	x10, [x9, #8]
  405e78:	ldr	x11, [x1, #120]
  405e7c:	cmp	x10, x11
  405e80:	b.ne	405e3c <__fxstatat@plt+0x439c>  // b.any
  405e84:	ldr	x10, [x8, #120]
  405e88:	str	x10, [x9, #8]
  405e8c:	ldr	x8, [x8, #128]
  405e90:	ldr	x9, [x0, #88]
  405e94:	str	x8, [x9]
  405e98:	b	405e3c <__fxstatat@plt+0x439c>
  405e9c:	bl	4018b0 <abort@plt>
  405ea0:	sub	sp, sp, #0xd0
  405ea4:	stp	x22, x21, [sp, #176]
  405ea8:	stp	x20, x19, [sp, #192]
  405eac:	mov	x22, x3
  405eb0:	mov	w20, w2
  405eb4:	mov	x21, x1
  405eb8:	mov	x19, x0
  405ebc:	stp	x29, x30, [sp, #128]
  405ec0:	str	x25, [sp, #144]
  405ec4:	stp	x24, x23, [sp, #160]
  405ec8:	add	x29, sp, #0x80
  405ecc:	cbz	x3, 405f38 <__fxstatat@plt+0x4498>
  405ed0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405ed4:	add	x1, x1, #0x870
  405ed8:	mov	x0, x22
  405edc:	bl	401910 <strcmp@plt>
  405ee0:	cmp	w0, #0x0
  405ee4:	cset	w23, eq  // eq = none
  405ee8:	ldr	w8, [x19, #72]
  405eec:	tbnz	w8, #2, 405f44 <__fxstatat@plt+0x44a4>
  405ef0:	tbz	w20, #31, 405f60 <__fxstatat@plt+0x44c0>
  405ef4:	eor	w9, w23, #0x1
  405ef8:	tbnz	w9, #0, 405f60 <__fxstatat@plt+0x44c0>
  405efc:	tbz	w8, #9, 405f60 <__fxstatat@plt+0x44c0>
  405f00:	add	x20, x19, #0x60
  405f04:	mov	x0, x20
  405f08:	bl	40870c <__fxstatat@plt+0x6c6c>
  405f0c:	tbnz	w0, #0, 405f74 <__fxstatat@plt+0x44d4>
  405f10:	mov	x0, x20
  405f14:	bl	40875c <__fxstatat@plt+0x6cbc>
  405f18:	mov	w23, #0x1                   	// #1
  405f1c:	tbnz	w0, #31, 405f74 <__fxstatat@plt+0x44d4>
  405f20:	mov	w20, w0
  405f24:	mov	w24, wzr
  405f28:	mov	x22, xzr
  405f2c:	ldr	w25, [x19, #72]
  405f30:	tbz	w25, #1, 405fac <__fxstatat@plt+0x450c>
  405f34:	b	405fdc <__fxstatat@plt+0x453c>
  405f38:	mov	w23, wzr
  405f3c:	ldr	w8, [x19, #72]
  405f40:	tbz	w8, #2, 405ef0 <__fxstatat@plt+0x4450>
  405f44:	mov	w21, wzr
  405f48:	tbnz	w20, #31, 4060b0 <__fxstatat@plt+0x4610>
  405f4c:	tbz	w8, #9, 4060b0 <__fxstatat@plt+0x4610>
  405f50:	mov	w0, w20
  405f54:	bl	401870 <close@plt>
  405f58:	mov	w21, wzr
  405f5c:	b	4060b0 <__fxstatat@plt+0x4610>
  405f60:	tbnz	w20, #31, 405f74 <__fxstatat@plt+0x44d4>
  405f64:	mov	w24, wzr
  405f68:	ldr	w25, [x19, #72]
  405f6c:	tbz	w25, #1, 405fac <__fxstatat@plt+0x450c>
  405f70:	b	405fdc <__fxstatat@plt+0x453c>
  405f74:	ldr	w8, [x19, #72]
  405f78:	mov	w2, #0x4900                	// #18688
  405f7c:	movk	w2, #0x8, lsl #16
  405f80:	lsr	w9, w8, #4
  405f84:	bfi	w2, w9, #15, #1
  405f88:	tbnz	w8, #9, 405ffc <__fxstatat@plt+0x455c>
  405f8c:	mov	x0, x22
  405f90:	mov	w1, w2
  405f94:	bl	4074d8 <__fxstatat@plt+0x5a38>
  405f98:	mov	w20, w0
  405f9c:	tbnz	w0, #31, 406010 <__fxstatat@plt+0x4570>
  405fa0:	mov	w24, #0x1                   	// #1
  405fa4:	ldr	w25, [x19, #72]
  405fa8:	tbnz	w25, #1, 405fdc <__fxstatat@plt+0x453c>
  405fac:	cbz	x22, 405fc4 <__fxstatat@plt+0x4524>
  405fb0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405fb4:	add	x1, x1, #0x870
  405fb8:	mov	x0, x22
  405fbc:	bl	401910 <strcmp@plt>
  405fc0:	cbz	w0, 405fdc <__fxstatat@plt+0x453c>
  405fc4:	tbnz	w25, #9, 406040 <__fxstatat@plt+0x45a0>
  405fc8:	mov	w0, w20
  405fcc:	bl	401720 <fchdir@plt>
  405fd0:	mov	w21, w0
  405fd4:	cbnz	w24, 40607c <__fxstatat@plt+0x45dc>
  405fd8:	b	4060b0 <__fxstatat@plt+0x4610>
  405fdc:	mov	x2, sp
  405fe0:	mov	w0, wzr
  405fe4:	mov	w1, w20
  405fe8:	bl	401a00 <__fxstat@plt>
  405fec:	cbz	w0, 406018 <__fxstatat@plt+0x4578>
  405ff0:	mov	w21, #0xffffffff            	// #-1
  405ff4:	cbnz	w24, 40607c <__fxstatat@plt+0x45dc>
  405ff8:	b	4060b0 <__fxstatat@plt+0x4610>
  405ffc:	ldr	w0, [x19, #44]
  406000:	mov	x1, x22
  406004:	bl	40886c <__fxstatat@plt+0x6dcc>
  406008:	mov	w20, w0
  40600c:	tbz	w0, #31, 405fa0 <__fxstatat@plt+0x4500>
  406010:	mov	w21, #0xffffffff            	// #-1
  406014:	b	4060b0 <__fxstatat@plt+0x4610>
  406018:	ldr	x8, [x21, #120]
  40601c:	ldr	x9, [sp]
  406020:	cmp	x8, x9
  406024:	b.ne	406068 <__fxstatat@plt+0x45c8>  // b.any
  406028:	ldr	x8, [x21, #128]
  40602c:	ldr	x9, [sp, #8]
  406030:	cmp	x8, x9
  406034:	b.ne	406068 <__fxstatat@plt+0x45c8>  // b.any
  406038:	ldr	w25, [x19, #72]
  40603c:	tbz	w25, #9, 405fc8 <__fxstatat@plt+0x4528>
  406040:	ldr	w1, [x19, #44]
  406044:	cmp	w1, w20
  406048:	b.ne	406054 <__fxstatat@plt+0x45b4>  // b.any
  40604c:	cmn	w1, #0x64
  406050:	b.ne	4060d0 <__fxstatat@plt+0x4630>  // b.any
  406054:	tbz	w23, #0, 406098 <__fxstatat@plt+0x45f8>
  406058:	tbnz	w25, #2, 4060a8 <__fxstatat@plt+0x4608>
  40605c:	tbnz	w1, #31, 4060a8 <__fxstatat@plt+0x4608>
  406060:	mov	w0, w1
  406064:	b	4060a4 <__fxstatat@plt+0x4604>
  406068:	bl	401a70 <__errno_location@plt>
  40606c:	mov	w8, #0x2                   	// #2
  406070:	str	w8, [x0]
  406074:	mov	w21, #0xffffffff            	// #-1
  406078:	cbz	w24, 4060b0 <__fxstatat@plt+0x4610>
  40607c:	bl	401a70 <__errno_location@plt>
  406080:	ldr	w22, [x0]
  406084:	mov	x19, x0
  406088:	mov	w0, w20
  40608c:	bl	401870 <close@plt>
  406090:	str	w22, [x19]
  406094:	b	4060b0 <__fxstatat@plt+0x4610>
  406098:	add	x0, x19, #0x60
  40609c:	bl	408714 <__fxstatat@plt+0x6c74>
  4060a0:	tbnz	w0, #31, 4060a8 <__fxstatat@plt+0x4608>
  4060a4:	bl	401870 <close@plt>
  4060a8:	mov	w21, wzr
  4060ac:	str	w20, [x19, #44]
  4060b0:	mov	w0, w21
  4060b4:	ldp	x20, x19, [sp, #192]
  4060b8:	ldp	x22, x21, [sp, #176]
  4060bc:	ldp	x24, x23, [sp, #160]
  4060c0:	ldr	x25, [sp, #144]
  4060c4:	ldp	x29, x30, [sp, #128]
  4060c8:	add	sp, sp, #0xd0
  4060cc:	ret
  4060d0:	bl	4018b0 <abort@plt>
  4060d4:	sub	sp, sp, #0xc0
  4060d8:	stp	x29, x30, [sp, #96]
  4060dc:	stp	x28, x27, [sp, #112]
  4060e0:	stp	x26, x25, [sp, #128]
  4060e4:	stp	x24, x23, [sp, #144]
  4060e8:	stp	x22, x21, [sp, #160]
  4060ec:	stp	x20, x19, [sp, #176]
  4060f0:	ldr	x22, [x0]
  4060f4:	mov	x20, x0
  4060f8:	mov	w24, w1
  4060fc:	add	x29, sp, #0x60
  406100:	ldr	x23, [x22, #24]
  406104:	cbz	x23, 406140 <__fxstatat@plt+0x46a0>
  406108:	mov	x0, x23
  40610c:	bl	4019d0 <dirfd@plt>
  406110:	stur	w0, [x29, #-4]
  406114:	tbnz	w0, #31, 406164 <__fxstatat@plt+0x46c4>
  406118:	str	wzr, [sp]
  40611c:	mov	x9, x20
  406120:	ldr	x8, [x9, #64]!
  406124:	cmp	x8, #0x0
  406128:	mov	w8, #0x86a0                	// #34464
  40612c:	movk	w8, #0x1, lsl #16
  406130:	csinv	x8, x8, xzr, eq  // eq = none
  406134:	str	x9, [sp, #24]
  406138:	str	x8, [sp, #48]
  40613c:	b	406394 <__fxstatat@plt+0x48f4>
  406140:	ldr	w8, [x20, #72]
  406144:	mov	w9, #0x204                 	// #516
  406148:	and	w9, w8, w9
  40614c:	cmp	w9, #0x200
  406150:	b.ne	406184 <__fxstatat@plt+0x46e4>  // b.any
  406154:	ldr	w0, [x20, #44]
  406158:	ldr	x1, [x22, #48]
  40615c:	tbz	w8, #4, 4061a4 <__fxstatat@plt+0x4704>
  406160:	b	406190 <__fxstatat@plt+0x46f0>
  406164:	ldr	x0, [x22, #24]
  406168:	bl	401860 <closedir@plt>
  40616c:	mov	x8, xzr
  406170:	cmp	w24, #0x3
  406174:	mov	x24, x8
  406178:	str	xzr, [x22, #24]
  40617c:	b.eq	4061e4 <__fxstatat@plt+0x4744>  // b.none
  406180:	b	4069e0 <__fxstatat@plt+0x4f40>
  406184:	mov	w0, #0xffffff9c            	// #-100
  406188:	ldr	x1, [x22, #48]
  40618c:	tbz	w8, #4, 4061a4 <__fxstatat@plt+0x4704>
  406190:	tbz	w8, #0, 40619c <__fxstatat@plt+0x46fc>
  406194:	ldr	x8, [x22, #88]
  406198:	cbz	x8, 4061a4 <__fxstatat@plt+0x4704>
  40619c:	mov	w2, #0x8000                	// #32768
  4061a0:	b	4061a8 <__fxstatat@plt+0x4708>
  4061a4:	mov	w2, wzr
  4061a8:	sub	x3, x29, #0x4
  4061ac:	bl	408910 <__fxstatat@plt+0x6e70>
  4061b0:	str	x0, [x22, #24]
  4061b4:	cbz	x0, 4061dc <__fxstatat@plt+0x473c>
  4061b8:	ldrh	w8, [x22, #108]
  4061bc:	cmp	w8, #0xb
  4061c0:	b.ne	406200 <__fxstatat@plt+0x4760>  // b.any
  4061c4:	mov	x0, x20
  4061c8:	mov	x1, x22
  4061cc:	mov	w2, wzr
  4061d0:	bl	405328 <__fxstatat@plt+0x3888>
  4061d4:	strh	w0, [x22, #108]
  4061d8:	b	406234 <__fxstatat@plt+0x4794>
  4061dc:	cmp	w24, #0x3
  4061e0:	b.ne	4062cc <__fxstatat@plt+0x482c>  // b.any
  4061e4:	mov	w8, #0x4                   	// #4
  4061e8:	strh	w8, [x22, #108]
  4061ec:	bl	401a70 <__errno_location@plt>
  4061f0:	ldr	w8, [x0]
  4061f4:	mov	x24, xzr
  4061f8:	str	w8, [x22, #64]
  4061fc:	b	4069e0 <__fxstatat@plt+0x4f40>
  406200:	ldrb	w8, [x20, #73]
  406204:	tbz	w8, #0, 406234 <__fxstatat@plt+0x4794>
  406208:	mov	x0, x20
  40620c:	mov	x1, x22
  406210:	bl	405e04 <__fxstatat@plt+0x4364>
  406214:	mov	x0, x20
  406218:	mov	x1, x22
  40621c:	mov	w2, wzr
  406220:	bl	405328 <__fxstatat@plt+0x3888>
  406224:	mov	x0, x20
  406228:	mov	x1, x22
  40622c:	bl	406ab0 <__fxstatat@plt+0x5010>
  406230:	tbz	w0, #0, 4062d4 <__fxstatat@plt+0x4834>
  406234:	mov	x9, x20
  406238:	ldr	x8, [x9, #64]!
  40623c:	str	x9, [sp, #24]
  406240:	mov	w9, #0x86a0                	// #34464
  406244:	movk	w9, #0x1, lsl #16
  406248:	cmp	x8, #0x0
  40624c:	csinv	x8, x9, xzr, eq  // eq = none
  406250:	cmp	w24, #0x2
  406254:	str	x8, [sp, #48]
  406258:	b.ne	406270 <__fxstatat@plt+0x47d0>  // b.any
  40625c:	cmp	w24, #0x3
  406260:	cset	w19, eq  // eq = none
  406264:	b.ne	40638c <__fxstatat@plt+0x48ec>  // b.any
  406268:	mov	w21, wzr
  40626c:	b	406304 <__fxstatat@plt+0x4864>
  406270:	ldr	w8, [x20, #72]
  406274:	and	w8, w8, #0x38
  406278:	cmp	w8, #0x18
  40627c:	b.ne	4062f8 <__fxstatat@plt+0x4858>  // b.any
  406280:	ldr	w8, [x22, #140]
  406284:	cmp	w8, #0x2
  406288:	b.ne	4062f8 <__fxstatat@plt+0x4858>  // b.any
  40628c:	ldur	w1, [x29, #-4]
  406290:	mov	x0, x22
  406294:	bl	406dac <__fxstatat@plt+0x530c>
  406298:	mov	w8, #0x9f9f                	// #40863
  40629c:	cmp	x0, x8
  4062a0:	b.le	4062e8 <__fxstatat@plt+0x4848>
  4062a4:	mov	w8, #0x9fa0                	// #40864
  4062a8:	cmp	x0, x8
  4062ac:	b.eq	4062f8 <__fxstatat@plt+0x4858>  // b.none
  4062b0:	mov	w8, #0x4d42                	// #19778
  4062b4:	movk	w8, #0xff53, lsl #16
  4062b8:	cmp	x0, x8
  4062bc:	b.eq	4062f8 <__fxstatat@plt+0x4858>  // b.none
  4062c0:	mov	w8, #0x414f                	// #16719
  4062c4:	movk	w8, #0x5346, lsl #16
  4062c8:	b	4062f0 <__fxstatat@plt+0x4850>
  4062cc:	mov	x24, xzr
  4062d0:	b	4069e0 <__fxstatat@plt+0x4f40>
  4062d4:	bl	401a70 <__errno_location@plt>
  4062d8:	mov	w8, #0xc                   	// #12
  4062dc:	mov	x24, xzr
  4062e0:	str	w8, [x0]
  4062e4:	b	4069e0 <__fxstatat@plt+0x4f40>
  4062e8:	cbz	x0, 4062f8 <__fxstatat@plt+0x4858>
  4062ec:	mov	w8, #0x6969                	// #26985
  4062f0:	cmp	x0, x8
  4062f4:	b.ne	40625c <__fxstatat@plt+0x47bc>  // b.any
  4062f8:	cmp	w24, #0x3
  4062fc:	cset	w19, eq  // eq = none
  406300:	mov	w21, #0x1                   	// #1
  406304:	ldrb	w9, [x20, #73]
  406308:	ldur	w8, [x29, #-4]
  40630c:	tbz	w9, #1, 406328 <__fxstatat@plt+0x4888>
  406310:	mov	w1, #0x406                 	// #1030
  406314:	mov	w2, #0x3                   	// #3
  406318:	mov	w0, w8
  40631c:	bl	408e30 <__fxstatat@plt+0x7390>
  406320:	mov	w8, w0
  406324:	stur	w0, [x29, #-4]
  406328:	tbnz	w8, #31, 406344 <__fxstatat@plt+0x48a4>
  40632c:	mov	x0, x20
  406330:	mov	x1, x22
  406334:	mov	w2, w8
  406338:	mov	x3, xzr
  40633c:	bl	405ea0 <__fxstatat@plt+0x4400>
  406340:	cbz	w0, 406964 <__fxstatat@plt+0x4ec4>
  406344:	and	w8, w19, w21
  406348:	cmp	w8, #0x1
  40634c:	b.ne	40635c <__fxstatat@plt+0x48bc>  // b.any
  406350:	bl	401a70 <__errno_location@plt>
  406354:	ldr	w8, [x0]
  406358:	str	w8, [x22, #64]
  40635c:	ldrh	w8, [x22, #110]
  406360:	ldr	x0, [x22, #24]
  406364:	orr	w8, w8, #0x1
  406368:	strh	w8, [x22, #110]
  40636c:	bl	401860 <closedir@plt>
  406370:	str	xzr, [x22, #24]
  406374:	ldrb	w8, [x20, #73]
  406378:	tbz	w8, #1, 406388 <__fxstatat@plt+0x48e8>
  40637c:	ldur	w0, [x29, #-4]
  406380:	tbnz	w0, #31, 406388 <__fxstatat@plt+0x48e8>
  406384:	bl	401870 <close@plt>
  406388:	str	xzr, [x22, #24]
  40638c:	mov	w8, #0x1                   	// #1
  406390:	str	w8, [sp]
  406394:	ldr	x8, [x22, #72]
  406398:	ldr	x9, [x22, #56]
  40639c:	ldrb	w11, [x20, #72]
  4063a0:	str	w24, [sp, #4]
  4063a4:	sub	x10, x8, #0x1
  4063a8:	ldrb	w9, [x9, x10]
  4063ac:	cmp	w9, #0x2f
  4063b0:	csel	x8, x10, x8, eq  // eq = none
  4063b4:	tbnz	w11, #2, 4063c0 <__fxstatat@plt+0x4920>
  4063b8:	stur	xzr, [x29, #-40]
  4063bc:	b	4063d4 <__fxstatat@plt+0x4934>
  4063c0:	ldr	x9, [x20, #32]
  4063c4:	add	x10, x9, x8
  4063c8:	mov	w9, #0x2f                  	// #47
  4063cc:	strb	w9, [x10], #1
  4063d0:	stur	x10, [x29, #-40]
  4063d4:	ldr	x21, [x22, #24]
  4063d8:	add	x25, x8, #0x1
  4063dc:	str	x23, [sp, #8]
  4063e0:	cbz	x21, 4066bc <__fxstatat@plt+0x4c1c>
  4063e4:	ldr	x8, [x22, #88]
  4063e8:	ldr	x9, [x20, #48]
  4063ec:	add	x8, x8, #0x1
  4063f0:	str	x8, [sp, #32]
  4063f4:	sub	x26, x9, x25
  4063f8:	bl	401a70 <__errno_location@plt>
  4063fc:	mov	x24, xzr
  406400:	mov	x23, xzr
  406404:	mov	x27, xzr
  406408:	stur	x0, [x29, #-32]
  40640c:	str	xzr, [sp, #16]
  406410:	str	x22, [sp, #40]
  406414:	ldur	x8, [x29, #-32]
  406418:	mov	x0, x21
  40641c:	str	wzr, [x8]
  406420:	bl	401840 <readdir@plt>
  406424:	cbz	x0, 4066cc <__fxstatat@plt+0x4c2c>
  406428:	ldrb	w8, [x20, #72]
  40642c:	mov	x28, x0
  406430:	tbnz	w8, #5, 406458 <__fxstatat@plt+0x49b8>
  406434:	ldrb	w8, [x28, #19]
  406438:	cmp	w8, #0x2e
  40643c:	b.ne	406458 <__fxstatat@plt+0x49b8>  // b.any
  406440:	ldrb	w8, [x28, #20]
  406444:	cbz	w8, 406668 <__fxstatat@plt+0x4bc8>
  406448:	cmp	w8, #0x2e
  40644c:	b.ne	406458 <__fxstatat@plt+0x49b8>  // b.any
  406450:	ldrb	w8, [x28, #21]
  406454:	cbz	w8, 406668 <__fxstatat@plt+0x4bc8>
  406458:	mov	x21, x20
  40645c:	mov	x20, x25
  406460:	add	x25, x28, #0x13
  406464:	mov	x0, x25
  406468:	stur	x27, [x29, #-24]
  40646c:	bl	4016e0 <strlen@plt>
  406470:	add	x8, x0, #0x100
  406474:	mov	x22, x0
  406478:	and	x0, x8, #0xfffffffffffffff8
  40647c:	bl	4017a0 <malloc@plt>
  406480:	mov	x27, x0
  406484:	cbz	x0, 406998 <__fxstatat@plt+0x4ef8>
  406488:	add	x19, x27, #0xf8
  40648c:	mov	x0, x19
  406490:	mov	x1, x25
  406494:	mov	x2, x22
  406498:	stur	x24, [x29, #-16]
  40649c:	bl	4016a0 <memcpy@plt>
  4064a0:	strb	wzr, [x19, x22]
  4064a4:	str	x22, [x27, #96]
  4064a8:	str	x21, [x27, #80]
  4064ac:	ldr	x25, [x21, #32]
  4064b0:	mov	x24, x21
  4064b4:	cmp	x22, x26
  4064b8:	mov	w8, #0x30000               	// #196608
  4064bc:	add	x22, x22, x20
  4064c0:	str	wzr, [x27, #64]
  4064c4:	stur	w8, [x27, #110]
  4064c8:	stp	xzr, xzr, [x27, #24]
  4064cc:	str	xzr, [x27, #40]
  4064d0:	str	x25, [x27, #56]
  4064d4:	b.cs	4064e0 <__fxstatat@plt+0x4a40>  // b.hs, b.nlast
  4064d8:	mov	x25, x20
  4064dc:	b	406540 <__fxstatat@plt+0x4aa0>
  4064e0:	ldr	x8, [x24, #48]
  4064e4:	add	x9, x22, #0x101
  4064e8:	adds	x1, x9, x8
  4064ec:	b.cs	40696c <__fxstatat@plt+0x4ecc>  // b.hs, b.nlast
  4064f0:	mov	x0, x25
  4064f4:	str	x1, [x24, #48]
  4064f8:	bl	401850 <realloc@plt>
  4064fc:	cbz	x0, 406988 <__fxstatat@plt+0x4ee8>
  406500:	cmp	x0, x25
  406504:	str	x0, [x24, #32]
  406508:	b.eq	406534 <__fxstatat@plt+0x4a94>  // b.none
  40650c:	ldrb	w8, [x24, #72]
  406510:	add	x9, x0, x20
  406514:	mov	x25, x20
  406518:	tst	w8, #0x4
  40651c:	ldur	x8, [x29, #-40]
  406520:	csel	x8, x8, x9, eq  // eq = none
  406524:	stur	x8, [x29, #-40]
  406528:	mov	w8, #0x1                   	// #1
  40652c:	str	w8, [sp, #16]
  406530:	b	406538 <__fxstatat@plt+0x4a98>
  406534:	mov	x25, x20
  406538:	ldr	x8, [x24, #48]
  40653c:	sub	x26, x8, x25
  406540:	mov	x20, x24
  406544:	ldur	x24, [x29, #-16]
  406548:	cmp	x22, x25
  40654c:	b.cc	4068b8 <__fxstatat@plt+0x4e18>  // b.lo, b.ul, b.last
  406550:	ldr	x8, [sp, #32]
  406554:	str	x8, [x27, #88]
  406558:	ldr	x8, [x20]
  40655c:	str	x22, [x27, #72]
  406560:	str	x8, [x27, #8]
  406564:	ldr	x8, [x28]
  406568:	str	x8, [x27, #128]
  40656c:	ldrb	w8, [x20, #72]
  406570:	tbnz	w8, #2, 40657c <__fxstatat@plt+0x4adc>
  406574:	str	x19, [x27, #48]
  406578:	b	406598 <__fxstatat@plt+0x4af8>
  40657c:	ldr	x9, [x27, #96]
  406580:	ldr	x8, [x27, #56]
  406584:	ldur	x0, [x29, #-40]
  406588:	mov	x1, x19
  40658c:	add	x2, x9, #0x1
  406590:	str	x8, [x27, #48]
  406594:	bl	4016b0 <memmove@plt>
  406598:	ldr	x9, [x20, #64]
  40659c:	ldr	w8, [x20, #72]
  4065a0:	ldr	x22, [sp, #40]
  4065a4:	cbz	x9, 4065d4 <__fxstatat@plt+0x4b34>
  4065a8:	tbnz	w8, #10, 4065d4 <__fxstatat@plt+0x4b34>
  4065ac:	mov	x0, x20
  4065b0:	mov	x1, x27
  4065b4:	mov	w2, wzr
  4065b8:	bl	405328 <__fxstatat@plt+0x3888>
  4065bc:	strh	w0, [x27, #108]
  4065c0:	str	xzr, [x27, #16]
  4065c4:	cbz	x24, 40663c <__fxstatat@plt+0x4b9c>
  4065c8:	ldur	x8, [x29, #-24]
  4065cc:	str	x27, [x8, #16]
  4065d0:	b	406640 <__fxstatat@plt+0x4ba0>
  4065d4:	ldrb	w9, [x28, #18]
  4065d8:	mov	w10, #0x18                  	// #24
  4065dc:	bics	wzr, w10, w8
  4065e0:	mov	w10, #0xfb                  	// #251
  4065e4:	cset	w8, eq  // eq = none
  4065e8:	tst	w9, w10
  4065ec:	sub	w9, w9, #0x1
  4065f0:	cset	w10, ne  // ne = any
  4065f4:	cmp	w9, #0xb
  4065f8:	and	w8, w8, w10
  4065fc:	mov	w10, #0xb                   	// #11
  406600:	strh	w10, [x27, #108]
  406604:	b.hi	40661c <__fxstatat@plt+0x4b7c>  // b.pmore
  406608:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  40660c:	sxtb	x9, w9
  406610:	add	x10, x10, #0x874
  406614:	ldr	w9, [x10, x9, lsl #2]
  406618:	b	406620 <__fxstatat@plt+0x4b80>
  40661c:	mov	w9, wzr
  406620:	cmp	w8, #0x0
  406624:	mov	w8, #0x1                   	// #1
  406628:	cinc	x8, x8, eq  // eq = none
  40662c:	str	w9, [x27, #136]
  406630:	str	x8, [x27, #168]
  406634:	str	xzr, [x27, #16]
  406638:	cbnz	x24, 4065c8 <__fxstatat@plt+0x4b28>
  40663c:	mov	x24, x27
  406640:	mov	w8, #0x2710                	// #10000
  406644:	cmp	x23, x8
  406648:	b.ne	406658 <__fxstatat@plt+0x4bb8>  // b.any
  40664c:	ldr	x8, [sp, #24]
  406650:	ldr	x8, [x8]
  406654:	cbz	x8, 406674 <__fxstatat@plt+0x4bd4>
  406658:	ldr	x8, [sp, #48]
  40665c:	add	x23, x23, #0x1
  406660:	cmp	x8, x23
  406664:	b.ls	406708 <__fxstatat@plt+0x4c68>  // b.plast
  406668:	ldr	x21, [x22, #24]
  40666c:	cbnz	x21, 406414 <__fxstatat@plt+0x4974>
  406670:	b	406708 <__fxstatat@plt+0x4c68>
  406674:	ldur	w1, [x29, #-4]
  406678:	mov	x0, x22
  40667c:	bl	406dac <__fxstatat@plt+0x530c>
  406680:	mov	w8, #0x6969                	// #26985
  406684:	cmp	x0, x8
  406688:	str	wzr, [sp, #20]
  40668c:	b.eq	406658 <__fxstatat@plt+0x4bb8>  // b.none
  406690:	mov	w8, #0x1994                	// #6548
  406694:	movk	w8, #0x102, lsl #16
  406698:	cmp	x0, x8
  40669c:	b.eq	406658 <__fxstatat@plt+0x4bb8>  // b.none
  4066a0:	mov	w8, #0x4d42                	// #19778
  4066a4:	movk	w8, #0xff53, lsl #16
  4066a8:	cmp	x0, x8
  4066ac:	b.eq	406658 <__fxstatat@plt+0x4bb8>  // b.none
  4066b0:	mov	w8, #0x1                   	// #1
  4066b4:	str	w8, [sp, #20]
  4066b8:	b	406658 <__fxstatat@plt+0x4bb8>
  4066bc:	mov	x24, xzr
  4066c0:	mov	x23, xzr
  4066c4:	str	wzr, [sp, #20]
  4066c8:	b	40679c <__fxstatat@plt+0x4cfc>
  4066cc:	ldur	x8, [x29, #-32]
  4066d0:	ldr	w8, [x8]
  4066d4:	cbz	w8, 4066f8 <__fxstatat@plt+0x4c58>
  4066d8:	ldr	x9, [sp, #8]
  4066dc:	str	w8, [x22, #64]
  4066e0:	mov	w8, #0x4                   	// #4
  4066e4:	orr	x9, x9, x23
  4066e8:	cmp	x9, #0x0
  4066ec:	mov	w9, #0x7                   	// #7
  4066f0:	csel	w8, w9, w8, ne  // ne = any
  4066f4:	strh	w8, [x22, #108]
  4066f8:	ldr	x0, [x22, #24]
  4066fc:	cbz	x0, 406708 <__fxstatat@plt+0x4c68>
  406700:	bl	401860 <closedir@plt>
  406704:	str	xzr, [x22, #24]
  406708:	ldr	w8, [sp, #16]
  40670c:	tbz	w8, #0, 40679c <__fxstatat@plt+0x4cfc>
  406710:	ldr	x9, [x20, #8]
  406714:	ldr	x8, [x20, #32]
  406718:	cbnz	x9, 406738 <__fxstatat@plt+0x4c98>
  40671c:	ldr	x9, [x24, #88]
  406720:	tbnz	x9, #63, 40679c <__fxstatat@plt+0x4cfc>
  406724:	mov	x9, x24
  406728:	b	406768 <__fxstatat@plt+0x4cc8>
  40672c:	str	x8, [x9, #56]
  406730:	ldr	x9, [x9, #16]
  406734:	cbz	x9, 40671c <__fxstatat@plt+0x4c7c>
  406738:	ldr	x10, [x9, #48]
  40673c:	add	x11, x9, #0xf8
  406740:	cmp	x10, x11
  406744:	b.eq	40672c <__fxstatat@plt+0x4c8c>  // b.none
  406748:	ldr	x11, [x9, #56]
  40674c:	sub	x10, x10, x11
  406750:	add	x10, x8, x10
  406754:	str	x10, [x9, #48]
  406758:	b	40672c <__fxstatat@plt+0x4c8c>
  40675c:	ldr	x11, [x10, #88]
  406760:	mov	x9, x10
  406764:	tbnz	x11, #63, 40679c <__fxstatat@plt+0x4cfc>
  406768:	ldr	x10, [x9, #48]
  40676c:	add	x11, x9, #0xf8
  406770:	cmp	x10, x11
  406774:	b.eq	406788 <__fxstatat@plt+0x4ce8>  // b.none
  406778:	ldr	x11, [x9, #56]
  40677c:	sub	x10, x10, x11
  406780:	add	x10, x8, x10
  406784:	str	x10, [x9, #48]
  406788:	ldr	x10, [x9, #16]
  40678c:	str	x8, [x9, #56]
  406790:	cbnz	x10, 40675c <__fxstatat@plt+0x4cbc>
  406794:	ldr	x10, [x9, #8]
  406798:	b	40675c <__fxstatat@plt+0x4cbc>
  40679c:	ldrb	w8, [x20, #72]
  4067a0:	tbz	w8, #2, 4067c0 <__fxstatat@plt+0x4d20>
  4067a4:	ldr	x8, [x20, #48]
  4067a8:	ldur	x10, [x29, #-40]
  4067ac:	cmp	x25, x8
  4067b0:	sub	x9, x10, #0x1
  4067b4:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  4067b8:	csel	x8, x9, x10, eq  // eq = none
  4067bc:	strb	wzr, [x8]
  4067c0:	ldr	x8, [sp, #8]
  4067c4:	ldp	w9, w19, [sp]
  4067c8:	cmp	x8, #0x0
  4067cc:	cset	w8, ne  // ne = any
  4067d0:	orr	w8, w8, w9
  4067d4:	tbz	w8, #0, 406828 <__fxstatat@plt+0x4d88>
  4067d8:	cbnz	x23, 406834 <__fxstatat@plt+0x4d94>
  4067dc:	cmp	w19, #0x3
  4067e0:	b.ne	406800 <__fxstatat@plt+0x4d60>  // b.any
  4067e4:	ldrh	w8, [x22, #108]
  4067e8:	cmp	w8, #0x4
  4067ec:	b.eq	406800 <__fxstatat@plt+0x4d60>  // b.none
  4067f0:	cmp	w8, #0x7
  4067f4:	b.eq	406800 <__fxstatat@plt+0x4d60>  // b.none
  4067f8:	mov	w8, #0x6                   	// #6
  4067fc:	strh	w8, [x22, #108]
  406800:	cbnz	x24, 406818 <__fxstatat@plt+0x4d78>
  406804:	b	4069e0 <__fxstatat@plt+0x4f40>
  406808:	mov	x0, x24
  40680c:	bl	401950 <free@plt>
  406810:	mov	x24, x19
  406814:	cbz	x19, 4069e0 <__fxstatat@plt+0x4f40>
  406818:	ldp	x19, x0, [x24, #16]
  40681c:	cbz	x0, 406808 <__fxstatat@plt+0x4d68>
  406820:	bl	401860 <closedir@plt>
  406824:	b	406808 <__fxstatat@plt+0x4d68>
  406828:	cmp	w19, #0x1
  40682c:	b.eq	406890 <__fxstatat@plt+0x4df0>  // b.none
  406830:	cbz	x23, 406890 <__fxstatat@plt+0x4df0>
  406834:	ldr	w8, [sp, #20]
  406838:	tbz	w8, #0, 406864 <__fxstatat@plt+0x4dc4>
  40683c:	adrp	x8, 406000 <__fxstatat@plt+0x4560>
  406840:	add	x8, x8, #0xed8
  406844:	mov	x0, x20
  406848:	mov	x1, x24
  40684c:	mov	x2, x23
  406850:	str	x8, [x20, #64]
  406854:	bl	4054b8 <__fxstatat@plt+0x3a18>
  406858:	mov	x24, x0
  40685c:	str	xzr, [x20, #64]
  406860:	b	4069e0 <__fxstatat@plt+0x4f40>
  406864:	cmp	x23, #0x2
  406868:	b.cc	4069e0 <__fxstatat@plt+0x4f40>  // b.lo, b.ul, b.last
  40686c:	ldr	x8, [sp, #24]
  406870:	ldr	x8, [x8]
  406874:	cbz	x8, 4069e0 <__fxstatat@plt+0x4f40>
  406878:	mov	x0, x20
  40687c:	mov	x1, x24
  406880:	mov	x2, x23
  406884:	bl	4054b8 <__fxstatat@plt+0x3a18>
  406888:	mov	x24, x0
  40688c:	b	4069e0 <__fxstatat@plt+0x4f40>
  406890:	ldr	x8, [x22, #88]
  406894:	cbz	x8, 40691c <__fxstatat@plt+0x4e7c>
  406898:	ldr	x1, [x22, #8]
  40689c:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4068a0:	add	x3, x3, #0x870
  4068a4:	mov	w2, #0xffffffff            	// #-1
  4068a8:	mov	x0, x20
  4068ac:	bl	405ea0 <__fxstatat@plt+0x4400>
  4068b0:	cbnz	w0, 406928 <__fxstatat@plt+0x4e88>
  4068b4:	b	4067d8 <__fxstatat@plt+0x4d38>
  4068b8:	mov	x0, x27
  4068bc:	bl	401950 <free@plt>
  4068c0:	ldr	x21, [sp, #40]
  4068c4:	cbnz	x24, 40690c <__fxstatat@plt+0x4e6c>
  4068c8:	ldr	x0, [x21, #24]
  4068cc:	bl	401860 <closedir@plt>
  4068d0:	mov	w8, #0x7                   	// #7
  4068d4:	str	xzr, [x21, #24]
  4068d8:	strh	w8, [x21, #108]
  4068dc:	ldr	w8, [x20, #72]
  4068e0:	mov	w9, #0x24                  	// #36
  4068e4:	mov	x24, xzr
  4068e8:	orr	w8, w8, #0x2000
  4068ec:	str	w8, [x20, #72]
  4068f0:	ldur	x8, [x29, #-32]
  4068f4:	str	w9, [x8]
  4068f8:	b	4069e0 <__fxstatat@plt+0x4f40>
  4068fc:	mov	x0, x24
  406900:	bl	401950 <free@plt>
  406904:	mov	x24, x19
  406908:	cbz	x19, 4068c8 <__fxstatat@plt+0x4e28>
  40690c:	ldp	x19, x0, [x24, #16]
  406910:	cbz	x0, 4068fc <__fxstatat@plt+0x4e5c>
  406914:	bl	401860 <closedir@plt>
  406918:	b	4068fc <__fxstatat@plt+0x4e5c>
  40691c:	mov	x0, x20
  406920:	bl	406a24 <__fxstatat@plt+0x4f84>
  406924:	cbz	w0, 4067d8 <__fxstatat@plt+0x4d38>
  406928:	mov	w8, #0x7                   	// #7
  40692c:	strh	w8, [x22, #108]
  406930:	ldr	w8, [x20, #72]
  406934:	orr	w8, w8, #0x2000
  406938:	str	w8, [x20, #72]
  40693c:	cbnz	x24, 406954 <__fxstatat@plt+0x4eb4>
  406940:	b	4069e0 <__fxstatat@plt+0x4f40>
  406944:	mov	x0, x24
  406948:	bl	401950 <free@plt>
  40694c:	mov	x24, x19
  406950:	cbz	x19, 4069e0 <__fxstatat@plt+0x4f40>
  406954:	ldp	x19, x0, [x24, #16]
  406958:	cbz	x0, 406944 <__fxstatat@plt+0x4ea4>
  40695c:	bl	401860 <closedir@plt>
  406960:	b	406944 <__fxstatat@plt+0x4ea4>
  406964:	str	wzr, [sp]
  406968:	b	406394 <__fxstatat@plt+0x48f4>
  40696c:	mov	x0, x25
  406970:	bl	401950 <free@plt>
  406974:	ldur	x9, [x29, #-32]
  406978:	mov	w8, #0x24                  	// #36
  40697c:	str	xzr, [x24, #32]
  406980:	str	w8, [x9]
  406984:	b	406994 <__fxstatat@plt+0x4ef4>
  406988:	ldr	x0, [x24, #32]
  40698c:	bl	401950 <free@plt>
  406990:	str	xzr, [x24, #32]
  406994:	ldur	x24, [x29, #-16]
  406998:	ldur	x8, [x29, #-32]
  40699c:	mov	x0, x27
  4069a0:	ldr	w22, [x8]
  4069a4:	bl	401950 <free@plt>
  4069a8:	ldr	x19, [sp, #40]
  4069ac:	mov	x23, x21
  4069b0:	cbnz	x24, 406a14 <__fxstatat@plt+0x4f74>
  4069b4:	ldr	x0, [x19, #24]
  4069b8:	bl	401860 <closedir@plt>
  4069bc:	mov	w8, #0x7                   	// #7
  4069c0:	str	xzr, [x19, #24]
  4069c4:	strh	w8, [x19, #108]
  4069c8:	ldr	w8, [x23, #72]
  4069cc:	mov	x24, xzr
  4069d0:	orr	w8, w8, #0x2000
  4069d4:	str	w8, [x23, #72]
  4069d8:	ldur	x8, [x29, #-32]
  4069dc:	str	w22, [x8]
  4069e0:	mov	x0, x24
  4069e4:	ldp	x20, x19, [sp, #176]
  4069e8:	ldp	x22, x21, [sp, #160]
  4069ec:	ldp	x24, x23, [sp, #144]
  4069f0:	ldp	x26, x25, [sp, #128]
  4069f4:	ldp	x28, x27, [sp, #112]
  4069f8:	ldp	x29, x30, [sp, #96]
  4069fc:	add	sp, sp, #0xc0
  406a00:	ret
  406a04:	mov	x0, x24
  406a08:	bl	401950 <free@plt>
  406a0c:	mov	x24, x21
  406a10:	cbz	x21, 4069b4 <__fxstatat@plt+0x4f14>
  406a14:	ldp	x21, x0, [x24, #16]
  406a18:	cbz	x0, 406a04 <__fxstatat@plt+0x4f64>
  406a1c:	bl	401860 <closedir@plt>
  406a20:	b	406a04 <__fxstatat@plt+0x4f64>
  406a24:	stp	x29, x30, [sp, #-32]!
  406a28:	stp	x20, x19, [sp, #16]
  406a2c:	ldr	w8, [x0, #72]
  406a30:	mov	x19, x0
  406a34:	mov	x29, sp
  406a38:	tbnz	w8, #2, 406a54 <__fxstatat@plt+0x4fb4>
  406a3c:	tbnz	w8, #9, 406a5c <__fxstatat@plt+0x4fbc>
  406a40:	ldr	w0, [x19, #40]
  406a44:	bl	401720 <fchdir@plt>
  406a48:	cmp	w0, #0x0
  406a4c:	cset	w20, ne  // ne = any
  406a50:	b	406a7c <__fxstatat@plt+0x4fdc>
  406a54:	mov	w20, wzr
  406a58:	b	406a7c <__fxstatat@plt+0x4fdc>
  406a5c:	ldr	w1, [x19, #44]
  406a60:	add	x0, x19, #0x60
  406a64:	bl	408714 <__fxstatat@plt+0x6c74>
  406a68:	tbnz	w0, #31, 406a70 <__fxstatat@plt+0x4fd0>
  406a6c:	bl	401870 <close@plt>
  406a70:	mov	w8, #0xffffff9c            	// #-100
  406a74:	mov	w20, wzr
  406a78:	str	w8, [x19, #44]
  406a7c:	add	x19, x19, #0x60
  406a80:	mov	x0, x19
  406a84:	bl	40870c <__fxstatat@plt+0x6c6c>
  406a88:	tbnz	w0, #0, 406aa0 <__fxstatat@plt+0x5000>
  406a8c:	mov	x0, x19
  406a90:	bl	40875c <__fxstatat@plt+0x6cbc>
  406a94:	tbnz	w0, #31, 406a80 <__fxstatat@plt+0x4fe0>
  406a98:	bl	401870 <close@plt>
  406a9c:	b	406a80 <__fxstatat@plt+0x4fe0>
  406aa0:	mov	w0, w20
  406aa4:	ldp	x20, x19, [sp, #16]
  406aa8:	ldp	x29, x30, [sp], #32
  406aac:	ret
  406ab0:	stp	x29, x30, [sp, #-48]!
  406ab4:	stp	x20, x19, [sp, #32]
  406ab8:	ldrh	w8, [x0, #72]
  406abc:	mov	w9, #0x102                 	// #258
  406ac0:	mov	x20, x0
  406ac4:	mov	x19, x1
  406ac8:	tst	w8, w9
  406acc:	str	x21, [sp, #16]
  406ad0:	mov	x29, sp
  406ad4:	b.eq	406b2c <__fxstatat@plt+0x508c>  // b.none
  406ad8:	mov	w0, #0x18                  	// #24
  406adc:	bl	4017a0 <malloc@plt>
  406ae0:	cbz	x0, 406b4c <__fxstatat@plt+0x50ac>
  406ae4:	ldur	q0, [x19, #120]
  406ae8:	str	x19, [x0, #16]
  406aec:	mov	x21, x0
  406af0:	mov	x1, x21
  406af4:	str	q0, [x0]
  406af8:	ldr	x0, [x20, #88]
  406afc:	bl	408480 <__fxstatat@plt+0x69e0>
  406b00:	cmp	x0, x21
  406b04:	b.eq	406b48 <__fxstatat@plt+0x50a8>  // b.none
  406b08:	mov	x20, x0
  406b0c:	mov	x0, x21
  406b10:	bl	401950 <free@plt>
  406b14:	cbz	x20, 406b5c <__fxstatat@plt+0x50bc>
  406b18:	ldr	x8, [x20, #16]
  406b1c:	mov	w9, #0x2                   	// #2
  406b20:	strh	w9, [x19, #108]
  406b24:	str	x8, [x19]
  406b28:	b	406b48 <__fxstatat@plt+0x50a8>
  406b2c:	ldr	x0, [x20, #88]
  406b30:	add	x1, x19, #0x78
  406b34:	bl	407434 <__fxstatat@plt+0x5994>
  406b38:	tbz	w0, #0, 406b48 <__fxstatat@plt+0x50a8>
  406b3c:	mov	w8, #0x2                   	// #2
  406b40:	str	x19, [x19]
  406b44:	strh	w8, [x19, #108]
  406b48:	mov	w0, #0x1                   	// #1
  406b4c:	ldp	x20, x19, [sp, #32]
  406b50:	ldr	x21, [sp, #16]
  406b54:	ldp	x29, x30, [sp], #48
  406b58:	ret
  406b5c:	mov	w0, wzr
  406b60:	b	406b4c <__fxstatat@plt+0x50ac>
  406b64:	stp	x29, x30, [sp, #-16]!
  406b68:	cmp	w2, #0x5
  406b6c:	mov	x29, sp
  406b70:	b.cc	406b8c <__fxstatat@plt+0x50ec>  // b.lo, b.ul, b.last
  406b74:	bl	401a70 <__errno_location@plt>
  406b78:	mov	w8, #0x16                  	// #22
  406b7c:	str	w8, [x0]
  406b80:	mov	w0, #0x1                   	// #1
  406b84:	ldp	x29, x30, [sp], #16
  406b88:	ret
  406b8c:	mov	w0, wzr
  406b90:	strh	w2, [x1, #112]
  406b94:	ldp	x29, x30, [sp], #16
  406b98:	ret
  406b9c:	stp	x29, x30, [sp, #-64]!
  406ba0:	tst	w1, #0xffffefff
  406ba4:	stp	x24, x23, [sp, #16]
  406ba8:	stp	x22, x21, [sp, #32]
  406bac:	stp	x20, x19, [sp, #48]
  406bb0:	mov	x29, sp
  406bb4:	b.eq	406bd0 <__fxstatat@plt+0x5130>  // b.none
  406bb8:	bl	401a70 <__errno_location@plt>
  406bbc:	mov	x8, x0
  406bc0:	mov	w9, #0x16                  	// #22
  406bc4:	mov	x0, xzr
  406bc8:	str	w9, [x8]
  406bcc:	b	406c0c <__fxstatat@plt+0x516c>
  406bd0:	ldr	x23, [x0]
  406bd4:	mov	w21, w1
  406bd8:	mov	x19, x0
  406bdc:	bl	401a70 <__errno_location@plt>
  406be0:	str	wzr, [x0]
  406be4:	ldrb	w8, [x19, #73]
  406be8:	tbnz	w8, #5, 406c08 <__fxstatat@plt+0x5168>
  406bec:	ldrh	w8, [x23, #108]
  406bf0:	cmp	w8, #0x1
  406bf4:	b.eq	406c20 <__fxstatat@plt+0x5180>  // b.none
  406bf8:	cmp	w8, #0x9
  406bfc:	b.ne	406c08 <__fxstatat@plt+0x5168>  // b.any
  406c00:	ldr	x0, [x23, #16]
  406c04:	b	406c0c <__fxstatat@plt+0x516c>
  406c08:	mov	x0, xzr
  406c0c:	ldp	x20, x19, [sp, #48]
  406c10:	ldp	x22, x21, [sp, #32]
  406c14:	ldp	x24, x23, [sp, #16]
  406c18:	ldp	x29, x30, [sp], #64
  406c1c:	ret
  406c20:	ldr	x22, [x19, #8]
  406c24:	mov	x20, x0
  406c28:	cbnz	x22, 406c60 <__fxstatat@plt+0x51c0>
  406c2c:	cmp	w21, #0x1, lsl #12
  406c30:	b.ne	406c70 <__fxstatat@plt+0x51d0>  // b.any
  406c34:	ldr	w8, [x19, #72]
  406c38:	mov	w21, #0x2                   	// #2
  406c3c:	orr	w8, w8, #0x1000
  406c40:	str	w8, [x19, #72]
  406c44:	ldr	x8, [x23, #88]
  406c48:	cbnz	x8, 406cbc <__fxstatat@plt+0x521c>
  406c4c:	b	406c7c <__fxstatat@plt+0x51dc>
  406c50:	mov	x0, x22
  406c54:	bl	401950 <free@plt>
  406c58:	mov	x22, x24
  406c5c:	cbz	x24, 406c2c <__fxstatat@plt+0x518c>
  406c60:	ldp	x24, x0, [x22, #16]
  406c64:	cbz	x0, 406c50 <__fxstatat@plt+0x51b0>
  406c68:	bl	401860 <closedir@plt>
  406c6c:	b	406c50 <__fxstatat@plt+0x51b0>
  406c70:	mov	w21, #0x1                   	// #1
  406c74:	ldr	x8, [x23, #88]
  406c78:	cbnz	x8, 406cbc <__fxstatat@plt+0x521c>
  406c7c:	ldr	x8, [x23, #48]
  406c80:	ldrb	w8, [x8]
  406c84:	cmp	w8, #0x2f
  406c88:	b.eq	406cbc <__fxstatat@plt+0x521c>  // b.none
  406c8c:	ldr	w8, [x19, #72]
  406c90:	tbnz	w8, #2, 406cbc <__fxstatat@plt+0x521c>
  406c94:	mov	w2, #0x4900                	// #18688
  406c98:	lsr	w9, w8, #4
  406c9c:	movk	w2, #0x8, lsl #16
  406ca0:	bfi	w2, w9, #15, #1
  406ca4:	tbnz	w8, #9, 406cd0 <__fxstatat@plt+0x5230>
  406ca8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  406cac:	add	x0, x0, #0x871
  406cb0:	mov	w1, w2
  406cb4:	bl	4074d8 <__fxstatat@plt+0x5a38>
  406cb8:	b	406ce0 <__fxstatat@plt+0x5240>
  406cbc:	mov	x0, x19
  406cc0:	mov	w1, w21
  406cc4:	bl	4060d4 <__fxstatat@plt+0x4634>
  406cc8:	str	x0, [x19, #8]
  406ccc:	b	406c0c <__fxstatat@plt+0x516c>
  406cd0:	ldr	w0, [x19, #44]
  406cd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  406cd8:	add	x1, x1, #0x871
  406cdc:	bl	40886c <__fxstatat@plt+0x6dcc>
  406ce0:	mov	w22, w0
  406ce4:	tbnz	w0, #31, 406d24 <__fxstatat@plt+0x5284>
  406ce8:	mov	x0, x19
  406cec:	mov	w1, w21
  406cf0:	bl	4060d4 <__fxstatat@plt+0x4634>
  406cf4:	ldrb	w8, [x19, #73]
  406cf8:	str	x0, [x19, #8]
  406cfc:	tbnz	w8, #1, 406d30 <__fxstatat@plt+0x5290>
  406d00:	mov	w0, w22
  406d04:	bl	401720 <fchdir@plt>
  406d08:	cbz	w0, 406d5c <__fxstatat@plt+0x52bc>
  406d0c:	ldr	w19, [x20]
  406d10:	mov	w0, w22
  406d14:	bl	401870 <close@plt>
  406d18:	mov	x0, xzr
  406d1c:	str	w19, [x20]
  406d20:	b	406c0c <__fxstatat@plt+0x516c>
  406d24:	mov	x0, xzr
  406d28:	str	xzr, [x19, #8]
  406d2c:	b	406c0c <__fxstatat@plt+0x516c>
  406d30:	ldr	w1, [x19, #44]
  406d34:	cmp	w1, w22
  406d38:	b.ne	406d44 <__fxstatat@plt+0x52a4>  // b.any
  406d3c:	cmn	w1, #0x64
  406d40:	b.ne	406d6c <__fxstatat@plt+0x52cc>  // b.any
  406d44:	add	x0, x19, #0x60
  406d48:	bl	408714 <__fxstatat@plt+0x6c74>
  406d4c:	tbnz	w0, #31, 406d54 <__fxstatat@plt+0x52b4>
  406d50:	bl	401870 <close@plt>
  406d54:	str	w22, [x19, #44]
  406d58:	b	406d64 <__fxstatat@plt+0x52c4>
  406d5c:	mov	w0, w22
  406d60:	bl	401870 <close@plt>
  406d64:	ldr	x0, [x19, #8]
  406d68:	b	406c0c <__fxstatat@plt+0x516c>
  406d6c:	bl	4018b0 <abort@plt>
  406d70:	ldr	x8, [x0, #8]
  406d74:	udiv	x9, x8, x1
  406d78:	msub	x0, x9, x1, x8
  406d7c:	ret
  406d80:	ldr	x8, [x0, #8]
  406d84:	ldr	x9, [x1, #8]
  406d88:	cmp	x8, x9
  406d8c:	b.ne	406da4 <__fxstatat@plt+0x5304>  // b.any
  406d90:	ldr	x8, [x0]
  406d94:	ldr	x9, [x1]
  406d98:	cmp	x8, x9
  406d9c:	cset	w0, eq  // eq = none
  406da0:	ret
  406da4:	mov	w0, wzr
  406da8:	ret
  406dac:	sub	sp, sp, #0xb0
  406db0:	stp	x29, x30, [sp, #128]
  406db4:	stp	x22, x21, [sp, #144]
  406db8:	stp	x20, x19, [sp, #160]
  406dbc:	ldr	x22, [x0, #80]
  406dc0:	add	x29, sp, #0x80
  406dc4:	ldrb	w8, [x22, #73]
  406dc8:	tbnz	w8, #1, 406dd4 <__fxstatat@plt+0x5334>
  406dcc:	mov	x0, xzr
  406dd0:	b	406e30 <__fxstatat@plt+0x5390>
  406dd4:	ldr	x20, [x22, #80]
  406dd8:	mov	x19, x0
  406ddc:	mov	w21, w1
  406de0:	cbnz	x20, 406e14 <__fxstatat@plt+0x5374>
  406de4:	adrp	x2, 406000 <__fxstatat@plt+0x4560>
  406de8:	adrp	x3, 406000 <__fxstatat@plt+0x4560>
  406dec:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  406df0:	add	x2, x2, #0xeb4
  406df4:	add	x3, x3, #0xec4
  406df8:	add	x4, x4, #0x950
  406dfc:	mov	w0, #0xd                   	// #13
  406e00:	mov	x1, xzr
  406e04:	bl	407a68 <__fxstatat@plt+0x5fc8>
  406e08:	mov	x20, x0
  406e0c:	str	x0, [x22, #80]
  406e10:	cbz	x0, 406e50 <__fxstatat@plt+0x53b0>
  406e14:	ldr	x8, [x19, #120]
  406e18:	add	x1, sp, #0x8
  406e1c:	mov	x0, x20
  406e20:	str	x8, [sp, #8]
  406e24:	bl	407790 <__fxstatat@plt+0x5cf0>
  406e28:	cbz	x0, 406e44 <__fxstatat@plt+0x53a4>
  406e2c:	ldr	x0, [x0, #8]
  406e30:	ldp	x20, x19, [sp, #160]
  406e34:	ldp	x22, x21, [sp, #144]
  406e38:	ldp	x29, x30, [sp, #128]
  406e3c:	add	sp, sp, #0xb0
  406e40:	ret
  406e44:	mov	w22, #0x1                   	// #1
  406e48:	tbz	w21, #31, 406e58 <__fxstatat@plt+0x53b8>
  406e4c:	b	406dcc <__fxstatat@plt+0x532c>
  406e50:	mov	w22, wzr
  406e54:	tbnz	w21, #31, 406dcc <__fxstatat@plt+0x532c>
  406e58:	add	x1, sp, #0x8
  406e5c:	mov	w0, w21
  406e60:	bl	401800 <fstatfs@plt>
  406e64:	cbnz	w0, 406dcc <__fxstatat@plt+0x532c>
  406e68:	cbz	w22, 406eac <__fxstatat@plt+0x540c>
  406e6c:	mov	w0, #0x10                  	// #16
  406e70:	bl	4017a0 <malloc@plt>
  406e74:	cbz	x0, 406eac <__fxstatat@plt+0x540c>
  406e78:	ldr	x8, [x19, #120]
  406e7c:	ldr	x9, [sp, #8]
  406e80:	mov	x21, x0
  406e84:	mov	x1, x21
  406e88:	stp	x8, x9, [x0]
  406e8c:	mov	x0, x20
  406e90:	bl	408480 <__fxstatat@plt+0x69e0>
  406e94:	cbz	x0, 406ea4 <__fxstatat@plt+0x5404>
  406e98:	cmp	x0, x21
  406e9c:	b.eq	406eac <__fxstatat@plt+0x540c>  // b.none
  406ea0:	bl	4018b0 <abort@plt>
  406ea4:	mov	x0, x21
  406ea8:	bl	401950 <free@plt>
  406eac:	ldr	x0, [sp, #8]
  406eb0:	b	406e30 <__fxstatat@plt+0x5390>
  406eb4:	ldr	x8, [x0]
  406eb8:	udiv	x9, x8, x1
  406ebc:	msub	x0, x9, x1, x8
  406ec0:	ret
  406ec4:	ldr	x8, [x0]
  406ec8:	ldr	x9, [x1]
  406ecc:	cmp	x8, x9
  406ed0:	cset	w0, eq  // eq = none
  406ed4:	ret
  406ed8:	ldr	x8, [x0]
  406edc:	ldr	x9, [x1]
  406ee0:	ldr	x8, [x8, #128]
  406ee4:	ldr	x9, [x9, #128]
  406ee8:	cmp	x9, x8
  406eec:	cset	w10, cc  // cc = lo, ul, last
  406ef0:	cmp	x8, x9
  406ef4:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  406ef8:	ret
  406efc:	sub	sp, sp, #0x40
  406f00:	stp	x29, x30, [sp, #16]
  406f04:	add	x29, sp, #0x10
  406f08:	cmp	x0, #0x0
  406f0c:	sub	x8, x29, #0x4
  406f10:	stp	x20, x19, [sp, #48]
  406f14:	csel	x20, x8, x0, eq  // eq = none
  406f18:	mov	x0, x20
  406f1c:	stp	x22, x21, [sp, #32]
  406f20:	mov	x22, x2
  406f24:	mov	x19, x1
  406f28:	bl	401690 <mbrtowc@plt>
  406f2c:	mov	x21, x0
  406f30:	cbz	x22, 406f54 <__fxstatat@plt+0x54b4>
  406f34:	cmn	x21, #0x2
  406f38:	b.cc	406f54 <__fxstatat@plt+0x54b4>  // b.lo, b.ul, b.last
  406f3c:	mov	w0, wzr
  406f40:	bl	40757c <__fxstatat@plt+0x5adc>
  406f44:	tbnz	w0, #0, 406f54 <__fxstatat@plt+0x54b4>
  406f48:	ldrb	w8, [x19]
  406f4c:	mov	w21, #0x1                   	// #1
  406f50:	str	w8, [x20]
  406f54:	mov	x0, x21
  406f58:	ldp	x20, x19, [sp, #48]
  406f5c:	ldp	x22, x21, [sp, #32]
  406f60:	ldp	x29, x30, [sp, #16]
  406f64:	add	sp, sp, #0x40
  406f68:	ret
  406f6c:	stp	x29, x30, [sp, #-48]!
  406f70:	stp	x28, x21, [sp, #16]
  406f74:	stp	x20, x19, [sp, #32]
  406f78:	mov	x29, sp
  406f7c:	sub	sp, sp, #0xfc0
  406f80:	cmn	w0, #0x64
  406f84:	b.eq	406f98 <__fxstatat@plt+0x54f8>  // b.none
  406f88:	ldrb	w8, [x1]
  406f8c:	mov	x2, x1
  406f90:	cmp	w8, #0x2f
  406f94:	b.ne	406fbc <__fxstatat@plt+0x551c>  // b.any
  406f98:	bl	401a70 <__errno_location@plt>
  406f9c:	mov	w8, #0x5f                  	// #95
  406fa0:	str	w8, [x0]
  406fa4:	mov	w0, #0xffffffff            	// #-1
  406fa8:	add	sp, sp, #0xfc0
  406fac:	ldp	x20, x19, [sp, #32]
  406fb0:	ldp	x28, x21, [sp, #16]
  406fb4:	ldp	x29, x30, [sp], #48
  406fb8:	ret
  406fbc:	mov	w19, w0
  406fc0:	mov	x0, sp
  406fc4:	mov	w1, w19
  406fc8:	mov	x21, sp
  406fcc:	bl	4091c0 <__fxstatat@plt+0x7720>
  406fd0:	cbz	x0, 406ff4 <__fxstatat@plt+0x5554>
  406fd4:	mov	x20, x0
  406fd8:	bl	401a70 <__errno_location@plt>
  406fdc:	mov	w8, #0x5f                  	// #95
  406fe0:	cmp	x20, x21
  406fe4:	str	w8, [x0]
  406fe8:	b.eq	406ff4 <__fxstatat@plt+0x5554>  // b.none
  406fec:	mov	x0, x20
  406ff0:	bl	401950 <free@plt>
  406ff4:	mov	x0, sp
  406ff8:	bl	408980 <__fxstatat@plt+0x6ee0>
  406ffc:	cbnz	w0, 407068 <__fxstatat@plt+0x55c8>
  407000:	tbnz	w19, #31, 407024 <__fxstatat@plt+0x5584>
  407004:	ldr	w8, [sp]
  407008:	cmp	w8, w19
  40700c:	b.ne	407024 <__fxstatat@plt+0x5584>  // b.any
  407010:	mov	x0, sp
  407014:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407018:	bl	401a70 <__errno_location@plt>
  40701c:	mov	w8, #0x9                   	// #9
  407020:	b	406fa0 <__fxstatat@plt+0x5500>
  407024:	mov	w0, w19
  407028:	bl	401720 <fchdir@plt>
  40702c:	mov	w20, w0
  407030:	bl	401a70 <__errno_location@plt>
  407034:	mov	x19, x0
  407038:	cbz	w20, 407044 <__fxstatat@plt+0x55a4>
  40703c:	ldr	w20, [x19]
  407040:	b	407058 <__fxstatat@plt+0x55b8>
  407044:	mov	w20, #0x5f                  	// #95
  407048:	mov	x0, sp
  40704c:	str	w20, [x19]
  407050:	bl	4089d8 <__fxstatat@plt+0x6f38>
  407054:	cbnz	w0, 407074 <__fxstatat@plt+0x55d4>
  407058:	mov	x0, sp
  40705c:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407060:	str	w20, [x19]
  407064:	b	406fa4 <__fxstatat@plt+0x5504>
  407068:	bl	401a70 <__errno_location@plt>
  40706c:	ldr	w0, [x0]
  407070:	bl	4087ec <__fxstatat@plt+0x6d4c>
  407074:	ldr	w0, [x19]
  407078:	bl	40882c <__fxstatat@plt+0x6d8c>
  40707c:	stp	x29, x30, [sp, #-48]!
  407080:	stp	x28, x21, [sp, #16]
  407084:	stp	x20, x19, [sp, #32]
  407088:	mov	x29, sp
  40708c:	sub	sp, sp, #0xfc0
  407090:	cmn	w0, #0x64
  407094:	b.eq	4070a8 <__fxstatat@plt+0x5608>  // b.none
  407098:	ldrb	w8, [x1]
  40709c:	mov	x2, x1
  4070a0:	cmp	w8, #0x2f
  4070a4:	b.ne	4070cc <__fxstatat@plt+0x562c>  // b.any
  4070a8:	bl	401a70 <__errno_location@plt>
  4070ac:	mov	w8, #0x5f                  	// #95
  4070b0:	str	w8, [x0]
  4070b4:	mov	w0, #0xffffffff            	// #-1
  4070b8:	add	sp, sp, #0xfc0
  4070bc:	ldp	x20, x19, [sp, #32]
  4070c0:	ldp	x28, x21, [sp, #16]
  4070c4:	ldp	x29, x30, [sp], #48
  4070c8:	ret
  4070cc:	mov	w19, w0
  4070d0:	mov	x0, sp
  4070d4:	mov	w1, w19
  4070d8:	mov	x21, sp
  4070dc:	bl	4091c0 <__fxstatat@plt+0x7720>
  4070e0:	cbz	x0, 407104 <__fxstatat@plt+0x5664>
  4070e4:	mov	x20, x0
  4070e8:	bl	401a70 <__errno_location@plt>
  4070ec:	mov	w8, #0x5f                  	// #95
  4070f0:	cmp	x20, x21
  4070f4:	str	w8, [x0]
  4070f8:	b.eq	407104 <__fxstatat@plt+0x5664>  // b.none
  4070fc:	mov	x0, x20
  407100:	bl	401950 <free@plt>
  407104:	mov	x0, sp
  407108:	bl	408980 <__fxstatat@plt+0x6ee0>
  40710c:	cbnz	w0, 407178 <__fxstatat@plt+0x56d8>
  407110:	tbnz	w19, #31, 407134 <__fxstatat@plt+0x5694>
  407114:	ldr	w8, [sp]
  407118:	cmp	w8, w19
  40711c:	b.ne	407134 <__fxstatat@plt+0x5694>  // b.any
  407120:	mov	x0, sp
  407124:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407128:	bl	401a70 <__errno_location@plt>
  40712c:	mov	w8, #0x9                   	// #9
  407130:	b	4070b0 <__fxstatat@plt+0x5610>
  407134:	mov	w0, w19
  407138:	bl	401720 <fchdir@plt>
  40713c:	mov	w20, w0
  407140:	bl	401a70 <__errno_location@plt>
  407144:	mov	x19, x0
  407148:	cbz	w20, 407154 <__fxstatat@plt+0x56b4>
  40714c:	ldr	w20, [x19]
  407150:	b	407168 <__fxstatat@plt+0x56c8>
  407154:	mov	w20, #0x5f                  	// #95
  407158:	mov	x0, sp
  40715c:	str	w20, [x19]
  407160:	bl	4089d8 <__fxstatat@plt+0x6f38>
  407164:	cbnz	w0, 407184 <__fxstatat@plt+0x56e4>
  407168:	mov	x0, sp
  40716c:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407170:	str	w20, [x19]
  407174:	b	4070b4 <__fxstatat@plt+0x5614>
  407178:	bl	401a70 <__errno_location@plt>
  40717c:	ldr	w0, [x0]
  407180:	bl	4087ec <__fxstatat@plt+0x6d4c>
  407184:	ldr	w0, [x19]
  407188:	bl	40882c <__fxstatat@plt+0x6d8c>
  40718c:	stp	x29, x30, [sp, #-48]!
  407190:	stp	x28, x21, [sp, #16]
  407194:	stp	x20, x19, [sp, #32]
  407198:	mov	x29, sp
  40719c:	sub	sp, sp, #0xfc0
  4071a0:	cmn	w0, #0x64
  4071a4:	b.eq	4071b8 <__fxstatat@plt+0x5718>  // b.none
  4071a8:	ldrb	w8, [x1]
  4071ac:	mov	x2, x1
  4071b0:	cmp	w8, #0x2f
  4071b4:	b.ne	4071dc <__fxstatat@plt+0x573c>  // b.any
  4071b8:	bl	401a70 <__errno_location@plt>
  4071bc:	mov	w8, #0x5f                  	// #95
  4071c0:	str	w8, [x0]
  4071c4:	mov	w0, #0xffffffff            	// #-1
  4071c8:	add	sp, sp, #0xfc0
  4071cc:	ldp	x20, x19, [sp, #32]
  4071d0:	ldp	x28, x21, [sp, #16]
  4071d4:	ldp	x29, x30, [sp], #48
  4071d8:	ret
  4071dc:	mov	w19, w0
  4071e0:	mov	x0, sp
  4071e4:	mov	w1, w19
  4071e8:	mov	x21, sp
  4071ec:	bl	4091c0 <__fxstatat@plt+0x7720>
  4071f0:	cbz	x0, 407214 <__fxstatat@plt+0x5774>
  4071f4:	mov	x20, x0
  4071f8:	bl	401a70 <__errno_location@plt>
  4071fc:	mov	w8, #0x5f                  	// #95
  407200:	cmp	x20, x21
  407204:	str	w8, [x0]
  407208:	b.eq	407214 <__fxstatat@plt+0x5774>  // b.none
  40720c:	mov	x0, x20
  407210:	bl	401950 <free@plt>
  407214:	mov	x0, sp
  407218:	bl	408980 <__fxstatat@plt+0x6ee0>
  40721c:	cbnz	w0, 407288 <__fxstatat@plt+0x57e8>
  407220:	tbnz	w19, #31, 407244 <__fxstatat@plt+0x57a4>
  407224:	ldr	w8, [sp]
  407228:	cmp	w8, w19
  40722c:	b.ne	407244 <__fxstatat@plt+0x57a4>  // b.any
  407230:	mov	x0, sp
  407234:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407238:	bl	401a70 <__errno_location@plt>
  40723c:	mov	w8, #0x9                   	// #9
  407240:	b	4071c0 <__fxstatat@plt+0x5720>
  407244:	mov	w0, w19
  407248:	bl	401720 <fchdir@plt>
  40724c:	mov	w20, w0
  407250:	bl	401a70 <__errno_location@plt>
  407254:	mov	x19, x0
  407258:	cbz	w20, 407264 <__fxstatat@plt+0x57c4>
  40725c:	ldr	w20, [x19]
  407260:	b	407278 <__fxstatat@plt+0x57d8>
  407264:	mov	w20, #0x5f                  	// #95
  407268:	mov	x0, sp
  40726c:	str	w20, [x19]
  407270:	bl	4089d8 <__fxstatat@plt+0x6f38>
  407274:	cbnz	w0, 407294 <__fxstatat@plt+0x57f4>
  407278:	mov	x0, sp
  40727c:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407280:	str	w20, [x19]
  407284:	b	4071c4 <__fxstatat@plt+0x5724>
  407288:	bl	401a70 <__errno_location@plt>
  40728c:	ldr	w0, [x0]
  407290:	bl	4087ec <__fxstatat@plt+0x6d4c>
  407294:	ldr	w0, [x19]
  407298:	bl	40882c <__fxstatat@plt+0x6d8c>
  40729c:	stp	x29, x30, [sp, #-48]!
  4072a0:	stp	x28, x21, [sp, #16]
  4072a4:	stp	x20, x19, [sp, #32]
  4072a8:	mov	x29, sp
  4072ac:	sub	sp, sp, #0xfc0
  4072b0:	cmn	w0, #0x64
  4072b4:	b.eq	4072c8 <__fxstatat@plt+0x5828>  // b.none
  4072b8:	ldrb	w8, [x1]
  4072bc:	mov	x2, x1
  4072c0:	cmp	w8, #0x2f
  4072c4:	b.ne	4072ec <__fxstatat@plt+0x584c>  // b.any
  4072c8:	bl	401a70 <__errno_location@plt>
  4072cc:	mov	w8, #0x5f                  	// #95
  4072d0:	str	w8, [x0]
  4072d4:	mov	w0, #0xffffffff            	// #-1
  4072d8:	add	sp, sp, #0xfc0
  4072dc:	ldp	x20, x19, [sp, #32]
  4072e0:	ldp	x28, x21, [sp, #16]
  4072e4:	ldp	x29, x30, [sp], #48
  4072e8:	ret
  4072ec:	mov	w19, w0
  4072f0:	mov	x0, sp
  4072f4:	mov	w1, w19
  4072f8:	mov	x21, sp
  4072fc:	bl	4091c0 <__fxstatat@plt+0x7720>
  407300:	cbz	x0, 407324 <__fxstatat@plt+0x5884>
  407304:	mov	x20, x0
  407308:	bl	401a70 <__errno_location@plt>
  40730c:	mov	w8, #0x5f                  	// #95
  407310:	cmp	x20, x21
  407314:	str	w8, [x0]
  407318:	b.eq	407324 <__fxstatat@plt+0x5884>  // b.none
  40731c:	mov	x0, x20
  407320:	bl	401950 <free@plt>
  407324:	mov	x0, sp
  407328:	bl	408980 <__fxstatat@plt+0x6ee0>
  40732c:	cbnz	w0, 407398 <__fxstatat@plt+0x58f8>
  407330:	tbnz	w19, #31, 407354 <__fxstatat@plt+0x58b4>
  407334:	ldr	w8, [sp]
  407338:	cmp	w8, w19
  40733c:	b.ne	407354 <__fxstatat@plt+0x58b4>  // b.any
  407340:	mov	x0, sp
  407344:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407348:	bl	401a70 <__errno_location@plt>
  40734c:	mov	w8, #0x9                   	// #9
  407350:	b	4072d0 <__fxstatat@plt+0x5830>
  407354:	mov	w0, w19
  407358:	bl	401720 <fchdir@plt>
  40735c:	mov	w20, w0
  407360:	bl	401a70 <__errno_location@plt>
  407364:	mov	x19, x0
  407368:	cbz	w20, 407374 <__fxstatat@plt+0x58d4>
  40736c:	ldr	w20, [x19]
  407370:	b	407388 <__fxstatat@plt+0x58e8>
  407374:	mov	w20, #0x5f                  	// #95
  407378:	mov	x0, sp
  40737c:	str	w20, [x19]
  407380:	bl	4089d8 <__fxstatat@plt+0x6f38>
  407384:	cbnz	w0, 4073a4 <__fxstatat@plt+0x5904>
  407388:	mov	x0, sp
  40738c:	bl	4089f0 <__fxstatat@plt+0x6f50>
  407390:	str	w20, [x19]
  407394:	b	4072d4 <__fxstatat@plt+0x5834>
  407398:	bl	401a70 <__errno_location@plt>
  40739c:	ldr	w0, [x0]
  4073a0:	bl	4087ec <__fxstatat@plt+0x6d4c>
  4073a4:	ldr	w0, [x19]
  4073a8:	bl	40882c <__fxstatat@plt+0x6d8c>
  4073ac:	stp	x29, x30, [sp, #-48]!
  4073b0:	str	x21, [sp, #16]
  4073b4:	stp	x20, x19, [sp, #32]
  4073b8:	mov	x29, sp
  4073bc:	mov	x20, x0
  4073c0:	bl	401760 <__fpending@plt>
  4073c4:	ldr	w21, [x20]
  4073c8:	mov	x19, x0
  4073cc:	mov	x0, x20
  4073d0:	bl	408d9c <__fxstatat@plt+0x72fc>
  4073d4:	mov	w8, w0
  4073d8:	tbnz	w21, #5, 407400 <__fxstatat@plt+0x5960>
  4073dc:	cmp	w8, #0x0
  4073e0:	csetm	w0, ne  // ne = any
  4073e4:	cbnz	x19, 407410 <__fxstatat@plt+0x5970>
  4073e8:	cbz	w8, 407410 <__fxstatat@plt+0x5970>
  4073ec:	bl	401a70 <__errno_location@plt>
  4073f0:	ldr	w8, [x0]
  4073f4:	cmp	w8, #0x9
  4073f8:	csetm	w0, ne  // ne = any
  4073fc:	b	407410 <__fxstatat@plt+0x5970>
  407400:	cbnz	w8, 40740c <__fxstatat@plt+0x596c>
  407404:	bl	401a70 <__errno_location@plt>
  407408:	str	wzr, [x0]
  40740c:	mov	w0, #0xffffffff            	// #-1
  407410:	ldp	x20, x19, [sp, #32]
  407414:	ldr	x21, [sp, #16]
  407418:	ldp	x29, x30, [sp], #48
  40741c:	ret
  407420:	mov	w8, #0xf616                	// #62998
  407424:	movk	w8, #0x95, lsl #16
  407428:	str	xzr, [x0, #16]
  40742c:	str	w8, [x0, #24]
  407430:	ret
  407434:	stp	x29, x30, [sp, #-16]!
  407438:	ldr	w8, [x0, #24]
  40743c:	mov	w9, #0xf616                	// #62998
  407440:	movk	w9, #0x95, lsl #16
  407444:	mov	x29, sp
  407448:	cmp	w8, w9
  40744c:	b.ne	4074b8 <__fxstatat@plt+0x5a18>  // b.any
  407450:	ldr	x8, [x0, #16]
  407454:	cbz	x8, 407478 <__fxstatat@plt+0x59d8>
  407458:	ldr	x9, [x1, #8]
  40745c:	ldr	x10, [x0]
  407460:	cmp	x9, x10
  407464:	b.ne	407478 <__fxstatat@plt+0x59d8>  // b.any
  407468:	ldr	x9, [x1]
  40746c:	ldr	x10, [x0, #8]
  407470:	cmp	x9, x10
  407474:	b.eq	4074a8 <__fxstatat@plt+0x5a08>  // b.none
  407478:	add	x9, x8, #0x1
  40747c:	tst	x9, x8
  407480:	str	x9, [x0, #16]
  407484:	b.ne	4074a0 <__fxstatat@plt+0x5a00>  // b.any
  407488:	cbz	x9, 4074a8 <__fxstatat@plt+0x5a08>
  40748c:	ldr	q0, [x1]
  407490:	mov	w8, wzr
  407494:	ext	v0.16b, v0.16b, v0.16b, #8
  407498:	str	q0, [x0]
  40749c:	b	4074ac <__fxstatat@plt+0x5a0c>
  4074a0:	mov	w8, wzr
  4074a4:	b	4074ac <__fxstatat@plt+0x5a0c>
  4074a8:	mov	w8, #0x1                   	// #1
  4074ac:	mov	w0, w8
  4074b0:	ldp	x29, x30, [sp], #16
  4074b4:	ret
  4074b8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4074bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4074c0:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4074c4:	add	x0, x0, #0x8a4
  4074c8:	add	x1, x1, #0x8bc
  4074cc:	add	x3, x3, #0x8ce
  4074d0:	mov	w2, #0x3c                  	// #60
  4074d4:	bl	401a60 <__assert_fail@plt>
  4074d8:	sub	sp, sp, #0xe0
  4074dc:	stp	x29, x30, [sp, #208]
  4074e0:	add	x29, sp, #0xd0
  4074e4:	stp	x2, x3, [x29, #-80]
  4074e8:	stp	x4, x5, [x29, #-64]
  4074ec:	stp	x6, x7, [x29, #-48]
  4074f0:	stp	q1, q2, [sp, #16]
  4074f4:	stp	q3, q4, [sp, #48]
  4074f8:	str	q0, [sp]
  4074fc:	stp	q5, q6, [sp, #80]
  407500:	str	q7, [sp, #112]
  407504:	tbnz	w1, #6, 407510 <__fxstatat@plt+0x5a70>
  407508:	mov	w2, wzr
  40750c:	b	407568 <__fxstatat@plt+0x5ac8>
  407510:	mov	x9, #0xffffffffffffffd0    	// #-48
  407514:	mov	x11, sp
  407518:	sub	x12, x29, #0x50
  40751c:	movk	x9, #0xff80, lsl #32
  407520:	add	x10, x29, #0x10
  407524:	mov	x8, #0xffffffffffffffd0    	// #-48
  407528:	add	x11, x11, #0x80
  40752c:	add	x12, x12, #0x30
  407530:	stp	x11, x9, [x29, #-16]
  407534:	stp	x10, x12, [x29, #-32]
  407538:	tbz	w8, #31, 407558 <__fxstatat@plt+0x5ab8>
  40753c:	add	w9, w8, #0x8
  407540:	cmn	w8, #0x8
  407544:	stur	w9, [x29, #-8]
  407548:	b.gt	407558 <__fxstatat@plt+0x5ab8>
  40754c:	ldur	x9, [x29, #-24]
  407550:	add	x8, x9, x8
  407554:	b	407564 <__fxstatat@plt+0x5ac4>
  407558:	ldur	x8, [x29, #-32]
  40755c:	add	x9, x8, #0x8
  407560:	stur	x9, [x29, #-32]
  407564:	ldr	w2, [x8]
  407568:	bl	4017b0 <open@plt>
  40756c:	bl	408a1c <__fxstatat@plt+0x6f7c>
  407570:	ldp	x29, x30, [sp, #208]
  407574:	add	sp, sp, #0xe0
  407578:	ret
  40757c:	stp	x29, x30, [sp, #-32]!
  407580:	mov	x1, xzr
  407584:	str	x19, [sp, #16]
  407588:	mov	x29, sp
  40758c:	bl	401a90 <setlocale@plt>
  407590:	cbz	x0, 4075bc <__fxstatat@plt+0x5b1c>
  407594:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407598:	add	x1, x1, #0x911
  40759c:	mov	x19, x0
  4075a0:	bl	401910 <strcmp@plt>
  4075a4:	cbz	w0, 4075c4 <__fxstatat@plt+0x5b24>
  4075a8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4075ac:	add	x1, x1, #0x913
  4075b0:	mov	x0, x19
  4075b4:	bl	401910 <strcmp@plt>
  4075b8:	cbz	w0, 4075c4 <__fxstatat@plt+0x5b24>
  4075bc:	mov	w0, #0x1                   	// #1
  4075c0:	b	4075c8 <__fxstatat@plt+0x5b28>
  4075c4:	mov	w0, wzr
  4075c8:	ldr	x19, [sp, #16]
  4075cc:	ldp	x29, x30, [sp], #32
  4075d0:	ret
  4075d4:	ldr	x0, [x0, #16]
  4075d8:	ret
  4075dc:	ldr	x0, [x0, #24]
  4075e0:	ret
  4075e4:	ldr	x0, [x0, #32]
  4075e8:	ret
  4075ec:	ldp	x8, x9, [x0]
  4075f0:	cmp	x8, x9
  4075f4:	b.cs	407634 <__fxstatat@plt+0x5b94>  // b.hs, b.nlast
  4075f8:	mov	x0, xzr
  4075fc:	b	40760c <__fxstatat@plt+0x5b6c>
  407600:	add	x8, x8, #0x10
  407604:	cmp	x8, x9
  407608:	b.cs	407638 <__fxstatat@plt+0x5b98>  // b.hs, b.nlast
  40760c:	ldr	x10, [x8]
  407610:	cbz	x10, 407600 <__fxstatat@plt+0x5b60>
  407614:	mov	x10, xzr
  407618:	mov	x11, x8
  40761c:	ldr	x11, [x11, #8]
  407620:	add	x10, x10, #0x1
  407624:	cbnz	x11, 40761c <__fxstatat@plt+0x5b7c>
  407628:	cmp	x10, x0
  40762c:	csel	x0, x10, x0, hi  // hi = pmore
  407630:	b	407600 <__fxstatat@plt+0x5b60>
  407634:	mov	x0, xzr
  407638:	ret
  40763c:	ldp	x9, x10, [x0]
  407640:	cmp	x9, x10
  407644:	b.cs	407680 <__fxstatat@plt+0x5be0>  // b.hs, b.nlast
  407648:	mov	x8, xzr
  40764c:	mov	x11, xzr
  407650:	b	407660 <__fxstatat@plt+0x5bc0>
  407654:	add	x9, x9, #0x10
  407658:	cmp	x9, x10
  40765c:	b.cs	407688 <__fxstatat@plt+0x5be8>  // b.hs, b.nlast
  407660:	ldr	x12, [x9]
  407664:	cbz	x12, 407654 <__fxstatat@plt+0x5bb4>
  407668:	mov	x12, x9
  40766c:	ldr	x12, [x12, #8]
  407670:	add	x8, x8, #0x1
  407674:	cbnz	x12, 40766c <__fxstatat@plt+0x5bcc>
  407678:	add	x11, x11, #0x1
  40767c:	b	407654 <__fxstatat@plt+0x5bb4>
  407680:	mov	x11, xzr
  407684:	mov	x8, xzr
  407688:	ldr	x9, [x0, #24]
  40768c:	cmp	x11, x9
  407690:	b.ne	4076a8 <__fxstatat@plt+0x5c08>  // b.any
  407694:	ldr	x9, [x0, #32]
  407698:	cmp	x8, x9
  40769c:	b.ne	4076a8 <__fxstatat@plt+0x5c08>  // b.any
  4076a0:	mov	w0, #0x1                   	// #1
  4076a4:	ret
  4076a8:	mov	w0, wzr
  4076ac:	ret
  4076b0:	stp	x29, x30, [sp, #-48]!
  4076b4:	stp	x22, x21, [sp, #16]
  4076b8:	stp	x20, x19, [sp, #32]
  4076bc:	ldp	x8, x9, [x0]
  4076c0:	ldp	x20, x3, [x0, #24]
  4076c4:	ldr	x22, [x0, #16]
  4076c8:	mov	x19, x1
  4076cc:	cmp	x8, x9
  4076d0:	mov	x21, xzr
  4076d4:	mov	x29, sp
  4076d8:	b.cc	407768 <__fxstatat@plt+0x5cc8>  // b.lo, b.ul, b.last
  4076dc:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4076e0:	add	x2, x2, #0x919
  4076e4:	mov	w1, #0x1                   	// #1
  4076e8:	mov	x0, x19
  4076ec:	bl	401900 <__fprintf_chk@plt>
  4076f0:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4076f4:	add	x2, x2, #0x931
  4076f8:	mov	w1, #0x1                   	// #1
  4076fc:	mov	x0, x19
  407700:	mov	x3, x22
  407704:	bl	401900 <__fprintf_chk@plt>
  407708:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40770c:	ucvtf	d0, x20
  407710:	fmov	d1, x8
  407714:	fmul	d0, d0, d1
  407718:	ucvtf	d1, x22
  40771c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407720:	fdiv	d0, d0, d1
  407724:	add	x2, x2, #0x949
  407728:	mov	w1, #0x1                   	// #1
  40772c:	mov	x0, x19
  407730:	mov	x3, x20
  407734:	bl	401900 <__fprintf_chk@plt>
  407738:	mov	x0, x19
  40773c:	mov	x3, x21
  407740:	ldp	x20, x19, [sp, #32]
  407744:	ldp	x22, x21, [sp, #16]
  407748:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  40774c:	add	x2, x2, #0x96a
  407750:	mov	w1, #0x1                   	// #1
  407754:	ldp	x29, x30, [sp], #48
  407758:	b	401900 <__fprintf_chk@plt>
  40775c:	add	x8, x8, #0x10
  407760:	cmp	x8, x9
  407764:	b.cs	4076dc <__fxstatat@plt+0x5c3c>  // b.hs, b.nlast
  407768:	ldr	x10, [x8]
  40776c:	cbz	x10, 40775c <__fxstatat@plt+0x5cbc>
  407770:	mov	x10, xzr
  407774:	mov	x11, x8
  407778:	ldr	x11, [x11, #8]
  40777c:	add	x10, x10, #0x1
  407780:	cbnz	x11, 407778 <__fxstatat@plt+0x5cd8>
  407784:	cmp	x10, x21
  407788:	csel	x21, x10, x21, hi  // hi = pmore
  40778c:	b	40775c <__fxstatat@plt+0x5cbc>
  407790:	stp	x29, x30, [sp, #-48]!
  407794:	stp	x20, x19, [sp, #32]
  407798:	ldr	x8, [x0, #16]
  40779c:	ldr	x9, [x0, #48]
  4077a0:	mov	x19, x0
  4077a4:	mov	x20, x1
  4077a8:	mov	x0, x1
  4077ac:	mov	x1, x8
  4077b0:	str	x21, [sp, #16]
  4077b4:	mov	x29, sp
  4077b8:	blr	x9
  4077bc:	ldr	x8, [x19, #16]
  4077c0:	cmp	x0, x8
  4077c4:	b.cs	407830 <__fxstatat@plt+0x5d90>  // b.hs, b.nlast
  4077c8:	ldr	x8, [x19]
  4077cc:	add	x21, x8, x0, lsl #4
  4077d0:	ldr	x1, [x21]
  4077d4:	mov	x0, xzr
  4077d8:	cbz	x1, 407820 <__fxstatat@plt+0x5d80>
  4077dc:	cbz	x8, 407820 <__fxstatat@plt+0x5d80>
  4077e0:	cmp	x1, x20
  4077e4:	b.eq	40780c <__fxstatat@plt+0x5d6c>  // b.none
  4077e8:	ldr	x8, [x19, #56]
  4077ec:	mov	x0, x20
  4077f0:	blr	x8
  4077f4:	tbnz	w0, #0, 407814 <__fxstatat@plt+0x5d74>
  4077f8:	ldr	x21, [x21, #8]
  4077fc:	cbz	x21, 40781c <__fxstatat@plt+0x5d7c>
  407800:	ldr	x1, [x21]
  407804:	cmp	x1, x20
  407808:	b.ne	4077e8 <__fxstatat@plt+0x5d48>  // b.any
  40780c:	mov	x0, x20
  407810:	b	407820 <__fxstatat@plt+0x5d80>
  407814:	ldr	x0, [x21]
  407818:	b	407820 <__fxstatat@plt+0x5d80>
  40781c:	mov	x0, xzr
  407820:	ldp	x20, x19, [sp, #32]
  407824:	ldr	x21, [sp, #16]
  407828:	ldp	x29, x30, [sp], #48
  40782c:	ret
  407830:	bl	4018b0 <abort@plt>
  407834:	stp	x29, x30, [sp, #-16]!
  407838:	ldr	x8, [x0, #32]
  40783c:	mov	x29, sp
  407840:	cbz	x8, 407860 <__fxstatat@plt+0x5dc0>
  407844:	ldp	x8, x9, [x0]
  407848:	cmp	x8, x9
  40784c:	b.cs	40786c <__fxstatat@plt+0x5dcc>  // b.hs, b.nlast
  407850:	ldr	x0, [x8], #16
  407854:	cbz	x0, 407848 <__fxstatat@plt+0x5da8>
  407858:	ldp	x29, x30, [sp], #16
  40785c:	ret
  407860:	mov	x0, xzr
  407864:	ldp	x29, x30, [sp], #16
  407868:	ret
  40786c:	bl	4018b0 <abort@plt>
  407870:	stp	x29, x30, [sp, #-32]!
  407874:	stp	x20, x19, [sp, #16]
  407878:	ldr	x8, [x0, #16]
  40787c:	ldr	x9, [x0, #48]
  407880:	mov	x19, x0
  407884:	mov	x20, x1
  407888:	mov	x0, x1
  40788c:	mov	x1, x8
  407890:	mov	x29, sp
  407894:	blr	x9
  407898:	ldr	x8, [x19, #16]
  40789c:	cmp	x0, x8
  4078a0:	b.cs	4078fc <__fxstatat@plt+0x5e5c>  // b.hs, b.nlast
  4078a4:	ldr	x8, [x19]
  4078a8:	add	x9, x8, x0, lsl #4
  4078ac:	ldp	x10, x9, [x9]
  4078b0:	cmp	x10, x20
  4078b4:	b.eq	4078c0 <__fxstatat@plt+0x5e20>  // b.none
  4078b8:	cbnz	x9, 4078ac <__fxstatat@plt+0x5e0c>
  4078bc:	b	4078cc <__fxstatat@plt+0x5e2c>
  4078c0:	cbz	x9, 4078cc <__fxstatat@plt+0x5e2c>
  4078c4:	ldr	x0, [x9]
  4078c8:	b	4078f0 <__fxstatat@plt+0x5e50>
  4078cc:	ldr	x9, [x19, #8]
  4078d0:	add	x8, x8, x0, lsl #4
  4078d4:	add	x8, x8, #0x10
  4078d8:	cmp	x8, x9
  4078dc:	b.cs	4078ec <__fxstatat@plt+0x5e4c>  // b.hs, b.nlast
  4078e0:	ldr	x0, [x8], #16
  4078e4:	cbz	x0, 4078d8 <__fxstatat@plt+0x5e38>
  4078e8:	b	4078f0 <__fxstatat@plt+0x5e50>
  4078ec:	mov	x0, xzr
  4078f0:	ldp	x20, x19, [sp, #16]
  4078f4:	ldp	x29, x30, [sp], #32
  4078f8:	ret
  4078fc:	bl	4018b0 <abort@plt>
  407900:	ldp	x9, x10, [x0]
  407904:	cmp	x9, x10
  407908:	b.cs	407964 <__fxstatat@plt+0x5ec4>  // b.hs, b.nlast
  40790c:	mov	x11, xzr
  407910:	ldr	x8, [x9]
  407914:	cbz	x8, 407948 <__fxstatat@plt+0x5ea8>
  407918:	cbz	x9, 407948 <__fxstatat@plt+0x5ea8>
  40791c:	mov	x10, x9
  407920:	cmp	x11, x2
  407924:	b.cs	40796c <__fxstatat@plt+0x5ecc>  // b.hs, b.nlast
  407928:	ldr	x8, [x10]
  40792c:	str	x8, [x1, x11, lsl #3]
  407930:	ldr	x10, [x10, #8]
  407934:	add	x8, x11, #0x1
  407938:	mov	x11, x8
  40793c:	cbnz	x10, 407920 <__fxstatat@plt+0x5e80>
  407940:	ldr	x10, [x0, #8]
  407944:	b	40794c <__fxstatat@plt+0x5eac>
  407948:	mov	x8, x11
  40794c:	add	x9, x9, #0x10
  407950:	cmp	x9, x10
  407954:	mov	x11, x8
  407958:	b.cc	407910 <__fxstatat@plt+0x5e70>  // b.lo, b.ul, b.last
  40795c:	mov	x0, x8
  407960:	ret
  407964:	mov	x0, xzr
  407968:	ret
  40796c:	mov	x0, x11
  407970:	ret
  407974:	stp	x29, x30, [sp, #-64]!
  407978:	stp	x24, x23, [sp, #16]
  40797c:	stp	x22, x21, [sp, #32]
  407980:	stp	x20, x19, [sp, #48]
  407984:	ldp	x23, x8, [x0]
  407988:	mov	x29, sp
  40798c:	cmp	x23, x8
  407990:	b.cs	4079a8 <__fxstatat@plt+0x5f08>  // b.hs, b.nlast
  407994:	mov	x19, x2
  407998:	mov	x20, x0
  40799c:	mov	x21, x1
  4079a0:	mov	x22, xzr
  4079a4:	b	4079c0 <__fxstatat@plt+0x5f20>
  4079a8:	mov	x22, xzr
  4079ac:	b	4079f8 <__fxstatat@plt+0x5f58>
  4079b0:	ldr	x8, [x20, #8]
  4079b4:	add	x23, x23, #0x10
  4079b8:	cmp	x23, x8
  4079bc:	b.cs	4079f8 <__fxstatat@plt+0x5f58>  // b.hs, b.nlast
  4079c0:	ldr	x0, [x23]
  4079c4:	cbz	x0, 4079b4 <__fxstatat@plt+0x5f14>
  4079c8:	cbz	x23, 4079b4 <__fxstatat@plt+0x5f14>
  4079cc:	mov	x1, x19
  4079d0:	blr	x21
  4079d4:	tbz	w0, #0, 4079f8 <__fxstatat@plt+0x5f58>
  4079d8:	mov	x24, x23
  4079dc:	ldr	x24, [x24, #8]
  4079e0:	add	x22, x22, #0x1
  4079e4:	cbz	x24, 4079b0 <__fxstatat@plt+0x5f10>
  4079e8:	ldr	x0, [x24]
  4079ec:	mov	x1, x19
  4079f0:	blr	x21
  4079f4:	tbnz	w0, #0, 4079dc <__fxstatat@plt+0x5f3c>
  4079f8:	mov	x0, x22
  4079fc:	ldp	x20, x19, [sp, #48]
  407a00:	ldp	x22, x21, [sp, #32]
  407a04:	ldp	x24, x23, [sp, #16]
  407a08:	ldp	x29, x30, [sp], #64
  407a0c:	ret
  407a10:	ldrb	w9, [x0]
  407a14:	cbz	w9, 407a44 <__fxstatat@plt+0x5fa4>
  407a18:	mov	x8, x0
  407a1c:	mov	x0, xzr
  407a20:	add	x8, x8, #0x1
  407a24:	lsl	x10, x0, #5
  407a28:	sub	x10, x10, x0
  407a2c:	add	x10, x10, w9, uxtb
  407a30:	ldrb	w9, [x8], #1
  407a34:	udiv	x11, x10, x1
  407a38:	msub	x0, x11, x1, x10
  407a3c:	cbnz	w9, 407a24 <__fxstatat@plt+0x5f84>
  407a40:	ret
  407a44:	mov	x0, xzr
  407a48:	ret
  407a4c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  407a50:	add	x8, x8, #0x984
  407a54:	ldr	w9, [x8, #16]
  407a58:	ldr	q0, [x8]
  407a5c:	str	w9, [x0, #16]
  407a60:	str	q0, [x0]
  407a64:	ret
  407a68:	stp	x29, x30, [sp, #-64]!
  407a6c:	adrp	x8, 407000 <__fxstatat@plt+0x5560>
  407a70:	add	x8, x8, #0xc50
  407a74:	cmp	x2, #0x0
  407a78:	adrp	x9, 407000 <__fxstatat@plt+0x5560>
  407a7c:	stp	x24, x23, [sp, #16]
  407a80:	stp	x22, x21, [sp, #32]
  407a84:	mov	x21, x0
  407a88:	add	x9, x9, #0xc60
  407a8c:	csel	x23, x8, x2, eq  // eq = none
  407a90:	cmp	x3, #0x0
  407a94:	mov	w0, #0x50                  	// #80
  407a98:	stp	x20, x19, [sp, #48]
  407a9c:	mov	x29, sp
  407aa0:	mov	x19, x4
  407aa4:	mov	x22, x1
  407aa8:	csel	x24, x9, x3, eq  // eq = none
  407aac:	bl	4017a0 <malloc@plt>
  407ab0:	mov	x20, x0
  407ab4:	cbz	x0, 407c38 <__fxstatat@plt+0x6198>
  407ab8:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  407abc:	add	x9, x9, #0x984
  407ac0:	cmp	x22, #0x0
  407ac4:	csel	x8, x9, x22, eq  // eq = none
  407ac8:	cmp	x8, x9
  407acc:	str	x8, [x20, #40]
  407ad0:	b.eq	407b54 <__fxstatat@plt+0x60b4>  // b.none
  407ad4:	ldr	s0, [x8, #8]
  407ad8:	mov	w9, #0xcccd                	// #52429
  407adc:	movk	w9, #0x3dcc, lsl #16
  407ae0:	fmov	s1, w9
  407ae4:	fcmp	s0, s1
  407ae8:	b.le	407c2c <__fxstatat@plt+0x618c>
  407aec:	mov	w9, #0x6666                	// #26214
  407af0:	movk	w9, #0x3f66, lsl #16
  407af4:	fmov	s1, w9
  407af8:	fcmp	s0, s1
  407afc:	b.pl	407c2c <__fxstatat@plt+0x618c>  // b.nfrst
  407b00:	ldr	s1, [x8, #12]
  407b04:	mov	w9, #0xcccd                	// #52429
  407b08:	movk	w9, #0x3f8c, lsl #16
  407b0c:	fmov	s2, w9
  407b10:	fcmp	s1, s2
  407b14:	b.le	407c2c <__fxstatat@plt+0x618c>
  407b18:	ldr	s1, [x8]
  407b1c:	fcmp	s1, #0.0
  407b20:	b.lt	407c2c <__fxstatat@plt+0x618c>  // b.tstop
  407b24:	mov	w9, #0xcccd                	// #52429
  407b28:	movk	w9, #0x3dcc, lsl #16
  407b2c:	fmov	s2, w9
  407b30:	fadd	s1, s1, s2
  407b34:	fcmp	s1, s0
  407b38:	b.pl	407c2c <__fxstatat@plt+0x618c>  // b.nfrst
  407b3c:	ldr	s0, [x8, #4]
  407b40:	fmov	s2, #1.000000000000000000e+00
  407b44:	fcmp	s0, s2
  407b48:	b.hi	407c2c <__fxstatat@plt+0x618c>  // b.pmore
  407b4c:	fcmp	s1, s0
  407b50:	b.pl	407c2c <__fxstatat@plt+0x618c>  // b.nfrst
  407b54:	ldrb	w9, [x8, #16]
  407b58:	cbnz	w9, 407b7c <__fxstatat@plt+0x60dc>
  407b5c:	ldr	s0, [x8, #8]
  407b60:	ucvtf	s1, x21
  407b64:	mov	w8, #0x5f800000            	// #1602224128
  407b68:	fdiv	s0, s1, s0
  407b6c:	fmov	s1, w8
  407b70:	fcmp	s0, s1
  407b74:	b.ge	407c2c <__fxstatat@plt+0x618c>  // b.tcont
  407b78:	fcvtzu	x21, s0
  407b7c:	cmp	x21, #0xa
  407b80:	mov	w8, #0xa                   	// #10
  407b84:	csel	x8, x21, x8, hi  // hi = pmore
  407b88:	orr	x21, x8, #0x1
  407b8c:	cmn	x21, #0x1
  407b90:	b.eq	407c2c <__fxstatat@plt+0x618c>  // b.none
  407b94:	cmp	x21, #0xa
  407b98:	b.cc	407bd0 <__fxstatat@plt+0x6130>  // b.lo, b.ul, b.last
  407b9c:	mov	w9, #0xc                   	// #12
  407ba0:	mov	w10, #0x9                   	// #9
  407ba4:	mov	w8, #0x3                   	// #3
  407ba8:	udiv	x11, x21, x8
  407bac:	msub	x11, x11, x8, x21
  407bb0:	cbz	x11, 407bd4 <__fxstatat@plt+0x6134>
  407bb4:	add	x10, x10, x9
  407bb8:	add	x10, x10, #0x4
  407bbc:	add	x8, x8, #0x2
  407bc0:	cmp	x10, x21
  407bc4:	add	x9, x9, #0x8
  407bc8:	b.cc	407ba8 <__fxstatat@plt+0x6108>  // b.lo, b.ul, b.last
  407bcc:	b	407bd4 <__fxstatat@plt+0x6134>
  407bd0:	mov	w8, #0x3                   	// #3
  407bd4:	udiv	x9, x21, x8
  407bd8:	msub	x8, x9, x8, x21
  407bdc:	cbnz	x8, 407bf0 <__fxstatat@plt+0x6150>
  407be0:	add	x21, x21, #0x2
  407be4:	cmn	x21, #0x1
  407be8:	b.ne	407b94 <__fxstatat@plt+0x60f4>  // b.any
  407bec:	b	407c2c <__fxstatat@plt+0x618c>
  407bf0:	lsr	x8, x21, #60
  407bf4:	cbnz	x8, 407c2c <__fxstatat@plt+0x618c>
  407bf8:	str	x21, [x20, #16]
  407bfc:	cbz	x21, 407c2c <__fxstatat@plt+0x618c>
  407c00:	mov	w1, #0x10                  	// #16
  407c04:	mov	x0, x21
  407c08:	bl	404e98 <__fxstatat@plt+0x33f8>
  407c0c:	str	x0, [x20]
  407c10:	cbz	x0, 407c2c <__fxstatat@plt+0x618c>
  407c14:	add	x8, x0, x21, lsl #4
  407c18:	stp	xzr, xzr, [x20, #24]
  407c1c:	stp	x23, x24, [x20, #48]
  407c20:	str	x8, [x20, #8]
  407c24:	stp	x19, xzr, [x20, #64]
  407c28:	b	407c38 <__fxstatat@plt+0x6198>
  407c2c:	mov	x0, x20
  407c30:	bl	401950 <free@plt>
  407c34:	mov	x20, xzr
  407c38:	mov	x0, x20
  407c3c:	ldp	x20, x19, [sp, #48]
  407c40:	ldp	x22, x21, [sp, #32]
  407c44:	ldp	x24, x23, [sp, #16]
  407c48:	ldp	x29, x30, [sp], #64
  407c4c:	ret
  407c50:	ror	x8, x0, #3
  407c54:	udiv	x9, x8, x1
  407c58:	msub	x0, x9, x1, x8
  407c5c:	ret
  407c60:	cmp	x0, x1
  407c64:	cset	w0, eq  // eq = none
  407c68:	ret
  407c6c:	stp	x29, x30, [sp, #-48]!
  407c70:	str	x21, [sp, #16]
  407c74:	stp	x20, x19, [sp, #32]
  407c78:	ldp	x20, x8, [x0]
  407c7c:	mov	x19, x0
  407c80:	mov	x29, sp
  407c84:	b	407c94 <__fxstatat@plt+0x61f4>
  407c88:	stp	xzr, xzr, [x20]
  407c8c:	ldr	x8, [x19, #8]
  407c90:	add	x20, x20, #0x10
  407c94:	cmp	x20, x8
  407c98:	b.cs	407d00 <__fxstatat@plt+0x6260>  // b.hs, b.nlast
  407c9c:	ldr	x9, [x20]
  407ca0:	cbz	x9, 407c90 <__fxstatat@plt+0x61f0>
  407ca4:	ldr	x8, [x19, #64]
  407ca8:	ldr	x21, [x20, #8]
  407cac:	cmp	x8, #0x0
  407cb0:	cset	w9, ne  // ne = any
  407cb4:	cbnz	x21, 407cec <__fxstatat@plt+0x624c>
  407cb8:	cbz	w9, 407c88 <__fxstatat@plt+0x61e8>
  407cbc:	ldr	x0, [x20]
  407cc0:	blr	x8
  407cc4:	b	407c88 <__fxstatat@plt+0x61e8>
  407cc8:	str	xzr, [x21]
  407ccc:	ldr	x9, [x19, #72]
  407cd0:	ldr	x10, [x21, #8]
  407cd4:	cmp	x8, #0x0
  407cd8:	str	x9, [x21, #8]
  407cdc:	str	x21, [x19, #72]
  407ce0:	cset	w9, ne  // ne = any
  407ce4:	mov	x21, x10
  407ce8:	cbz	x10, 407cb8 <__fxstatat@plt+0x6218>
  407cec:	tbz	w9, #0, 407cc8 <__fxstatat@plt+0x6228>
  407cf0:	ldr	x0, [x21]
  407cf4:	blr	x8
  407cf8:	ldr	x8, [x19, #64]
  407cfc:	b	407cc8 <__fxstatat@plt+0x6228>
  407d00:	stp	xzr, xzr, [x19, #24]
  407d04:	ldp	x20, x19, [sp, #32]
  407d08:	ldr	x21, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #48
  407d10:	ret
  407d14:	stp	x29, x30, [sp, #-48]!
  407d18:	stp	x20, x19, [sp, #32]
  407d1c:	ldr	x8, [x0, #64]
  407d20:	mov	x19, x0
  407d24:	str	x21, [sp, #16]
  407d28:	mov	x29, sp
  407d2c:	cbz	x8, 407d84 <__fxstatat@plt+0x62e4>
  407d30:	ldr	x8, [x19, #32]
  407d34:	cbz	x8, 407d84 <__fxstatat@plt+0x62e4>
  407d38:	ldp	x20, x8, [x19]
  407d3c:	b	407d48 <__fxstatat@plt+0x62a8>
  407d40:	ldr	x8, [x19, #8]
  407d44:	add	x20, x20, #0x10
  407d48:	cmp	x20, x8
  407d4c:	b.cs	407d84 <__fxstatat@plt+0x62e4>  // b.hs, b.nlast
  407d50:	ldr	x0, [x20]
  407d54:	cbz	x0, 407d44 <__fxstatat@plt+0x62a4>
  407d58:	cbz	x20, 407d44 <__fxstatat@plt+0x62a4>
  407d5c:	ldr	x8, [x19, #64]
  407d60:	blr	x8
  407d64:	ldr	x21, [x20, #8]
  407d68:	cbz	x21, 407d40 <__fxstatat@plt+0x62a0>
  407d6c:	ldr	x0, [x21]
  407d70:	ldr	x8, [x19, #64]
  407d74:	blr	x8
  407d78:	ldr	x21, [x21, #8]
  407d7c:	cbnz	x21, 407d6c <__fxstatat@plt+0x62cc>
  407d80:	b	407d40 <__fxstatat@plt+0x62a0>
  407d84:	ldp	x20, x8, [x19]
  407d88:	b	407d90 <__fxstatat@plt+0x62f0>
  407d8c:	add	x20, x20, #0x10
  407d90:	cmp	x20, x8
  407d94:	b.cs	407db8 <__fxstatat@plt+0x6318>  // b.hs, b.nlast
  407d98:	ldr	x0, [x20, #8]
  407d9c:	cbz	x0, 407d8c <__fxstatat@plt+0x62ec>
  407da0:	ldr	x21, [x0, #8]
  407da4:	bl	401950 <free@plt>
  407da8:	mov	x0, x21
  407dac:	cbnz	x21, 407da0 <__fxstatat@plt+0x6300>
  407db0:	ldr	x8, [x19, #8]
  407db4:	b	407d8c <__fxstatat@plt+0x62ec>
  407db8:	ldr	x0, [x19, #72]
  407dbc:	cbz	x0, 407dd0 <__fxstatat@plt+0x6330>
  407dc0:	ldr	x20, [x0, #8]
  407dc4:	bl	401950 <free@plt>
  407dc8:	mov	x0, x20
  407dcc:	cbnz	x20, 407dc0 <__fxstatat@plt+0x6320>
  407dd0:	ldr	x0, [x19]
  407dd4:	bl	401950 <free@plt>
  407dd8:	mov	x0, x19
  407ddc:	ldp	x20, x19, [sp, #32]
  407de0:	ldr	x21, [sp, #16]
  407de4:	ldp	x29, x30, [sp], #48
  407de8:	b	401950 <free@plt>
  407dec:	sub	sp, sp, #0x90
  407df0:	stp	x29, x30, [sp, #80]
  407df4:	stp	x24, x23, [sp, #96]
  407df8:	stp	x22, x21, [sp, #112]
  407dfc:	stp	x20, x19, [sp, #128]
  407e00:	ldr	x8, [x0, #40]
  407e04:	mov	x19, x0
  407e08:	add	x29, sp, #0x50
  407e0c:	ldrb	w9, [x8, #16]
  407e10:	cbnz	w9, 407e34 <__fxstatat@plt+0x6394>
  407e14:	ldr	s0, [x8, #8]
  407e18:	ucvtf	s1, x1
  407e1c:	mov	w8, #0x5f800000            	// #1602224128
  407e20:	fdiv	s0, s1, s0
  407e24:	fmov	s1, w8
  407e28:	fcmp	s0, s1
  407e2c:	b.ge	407eb8 <__fxstatat@plt+0x6418>  // b.tcont
  407e30:	fcvtzu	x1, s0
  407e34:	cmp	x1, #0xa
  407e38:	mov	w8, #0xa                   	// #10
  407e3c:	csel	x8, x1, x8, hi  // hi = pmore
  407e40:	orr	x20, x8, #0x1
  407e44:	cmn	x20, #0x1
  407e48:	b.eq	407eb8 <__fxstatat@plt+0x6418>  // b.none
  407e4c:	cmp	x20, #0xa
  407e50:	b.cc	407e88 <__fxstatat@plt+0x63e8>  // b.lo, b.ul, b.last
  407e54:	mov	w9, #0xc                   	// #12
  407e58:	mov	w10, #0x9                   	// #9
  407e5c:	mov	w8, #0x3                   	// #3
  407e60:	udiv	x11, x20, x8
  407e64:	msub	x11, x11, x8, x20
  407e68:	cbz	x11, 407e8c <__fxstatat@plt+0x63ec>
  407e6c:	add	x10, x10, x9
  407e70:	add	x10, x10, #0x4
  407e74:	add	x8, x8, #0x2
  407e78:	cmp	x10, x20
  407e7c:	add	x9, x9, #0x8
  407e80:	b.cc	407e60 <__fxstatat@plt+0x63c0>  // b.lo, b.ul, b.last
  407e84:	b	407e8c <__fxstatat@plt+0x63ec>
  407e88:	mov	w8, #0x3                   	// #3
  407e8c:	udiv	x9, x20, x8
  407e90:	msub	x8, x9, x8, x20
  407e94:	cbnz	x8, 407ea8 <__fxstatat@plt+0x6408>
  407e98:	add	x20, x20, #0x2
  407e9c:	cmn	x20, #0x1
  407ea0:	b.ne	407e4c <__fxstatat@plt+0x63ac>  // b.any
  407ea4:	b	407eb8 <__fxstatat@plt+0x6418>
  407ea8:	sub	x8, x20, #0x1
  407eac:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  407eb0:	cmp	x8, x9
  407eb4:	b.ls	407ed4 <__fxstatat@plt+0x6434>  // b.plast
  407eb8:	mov	w0, wzr
  407ebc:	ldp	x20, x19, [sp, #128]
  407ec0:	ldp	x22, x21, [sp, #112]
  407ec4:	ldp	x24, x23, [sp, #96]
  407ec8:	ldp	x29, x30, [sp, #80]
  407ecc:	add	sp, sp, #0x90
  407ed0:	ret
  407ed4:	ldr	x8, [x19, #16]
  407ed8:	cmp	x20, x8
  407edc:	b.ne	407ee8 <__fxstatat@plt+0x6448>  // b.any
  407ee0:	mov	w0, #0x1                   	// #1
  407ee4:	b	407ebc <__fxstatat@plt+0x641c>
  407ee8:	mov	w1, #0x10                  	// #16
  407eec:	mov	x0, x20
  407ef0:	bl	404e98 <__fxstatat@plt+0x33f8>
  407ef4:	str	x0, [sp]
  407ef8:	cbz	x0, 407ebc <__fxstatat@plt+0x641c>
  407efc:	add	x8, x0, x20, lsl #4
  407f00:	stp	x8, x20, [sp, #8]
  407f04:	stp	xzr, xzr, [sp, #24]
  407f08:	ldur	q0, [x19, #40]
  407f0c:	mov	x21, x19
  407f10:	mov	x0, sp
  407f14:	mov	x1, x19
  407f18:	stur	q0, [sp, #40]
  407f1c:	ldur	q0, [x19, #56]
  407f20:	mov	w2, wzr
  407f24:	stur	q0, [sp, #56]
  407f28:	ldr	x8, [x21, #72]!
  407f2c:	str	x8, [sp, #72]
  407f30:	bl	408020 <__fxstatat@plt+0x6580>
  407f34:	tbz	w0, #0, 407f60 <__fxstatat@plt+0x64c0>
  407f38:	ldr	x0, [x19]
  407f3c:	bl	401950 <free@plt>
  407f40:	ldr	q0, [sp]
  407f44:	mov	w0, #0x1                   	// #1
  407f48:	str	q0, [x19]
  407f4c:	ldr	q0, [sp, #16]
  407f50:	str	q0, [x19, #16]
  407f54:	ldr	x8, [sp, #72]
  407f58:	str	x8, [x19, #72]
  407f5c:	b	407ebc <__fxstatat@plt+0x641c>
  407f60:	ldr	x8, [sp, #72]
  407f64:	str	x8, [x21]
  407f68:	ldp	x22, x23, [sp]
  407f6c:	b	407f78 <__fxstatat@plt+0x64d8>
  407f70:	str	xzr, [x22, #8]
  407f74:	add	x22, x22, #0x10
  407f78:	cmp	x22, x23
  407f7c:	b.cs	407ffc <__fxstatat@plt+0x655c>  // b.hs, b.nlast
  407f80:	ldr	x8, [x22]
  407f84:	cbz	x8, 407f74 <__fxstatat@plt+0x64d4>
  407f88:	ldr	x24, [x22, #8]
  407f8c:	cbz	x24, 407f70 <__fxstatat@plt+0x64d0>
  407f90:	ldr	x1, [x19, #16]
  407f94:	b	407fc4 <__fxstatat@plt+0x6524>
  407f98:	str	x20, [x9]
  407f9c:	ldr	x9, [x19, #24]
  407fa0:	add	x9, x9, #0x1
  407fa4:	str	x9, [x19, #24]
  407fa8:	mov	x9, x21
  407fac:	str	xzr, [x24]
  407fb0:	ldr	x10, [x9]
  407fb4:	str	x10, [x24, #8]
  407fb8:	str	x24, [x9]
  407fbc:	mov	x24, x8
  407fc0:	cbz	x8, 407f70 <__fxstatat@plt+0x64d0>
  407fc4:	ldr	x20, [x24]
  407fc8:	ldr	x8, [x19, #48]
  407fcc:	mov	x0, x20
  407fd0:	blr	x8
  407fd4:	ldr	x1, [x19, #16]
  407fd8:	cmp	x0, x1
  407fdc:	b.cs	40801c <__fxstatat@plt+0x657c>  // b.hs, b.nlast
  407fe0:	ldr	x8, [x19]
  407fe4:	add	x9, x8, x0, lsl #4
  407fe8:	ldr	x10, [x9]
  407fec:	ldr	x8, [x24, #8]
  407ff0:	cbz	x10, 407f98 <__fxstatat@plt+0x64f8>
  407ff4:	add	x9, x9, #0x8
  407ff8:	b	407fb0 <__fxstatat@plt+0x6510>
  407ffc:	mov	x1, sp
  408000:	mov	x0, x19
  408004:	mov	w2, wzr
  408008:	bl	408020 <__fxstatat@plt+0x6580>
  40800c:	tbz	w0, #0, 40801c <__fxstatat@plt+0x657c>
  408010:	ldr	x0, [sp]
  408014:	bl	401950 <free@plt>
  408018:	b	407eb8 <__fxstatat@plt+0x6418>
  40801c:	bl	4018b0 <abort@plt>
  408020:	stp	x29, x30, [sp, #-80]!
  408024:	stp	x26, x25, [sp, #16]
  408028:	stp	x24, x23, [sp, #32]
  40802c:	stp	x22, x21, [sp, #48]
  408030:	stp	x20, x19, [sp, #64]
  408034:	ldp	x24, x8, [x1]
  408038:	mov	x29, sp
  40803c:	cmp	x24, x8
  408040:	b.cs	408178 <__fxstatat@plt+0x66d8>  // b.hs, b.nlast
  408044:	mov	w19, w2
  408048:	mov	x20, x1
  40804c:	mov	x21, x0
  408050:	add	x25, x0, #0x48
  408054:	b	408088 <__fxstatat@plt+0x65e8>
  408058:	str	x22, [x8]
  40805c:	ldr	x8, [x21, #24]
  408060:	add	x8, x8, #0x1
  408064:	str	x8, [x21, #24]
  408068:	str	xzr, [x24]
  40806c:	ldr	x8, [x20, #24]
  408070:	sub	x8, x8, #0x1
  408074:	str	x8, [x20, #24]
  408078:	ldr	x8, [x20, #8]
  40807c:	add	x24, x24, #0x10
  408080:	cmp	x24, x8
  408084:	b.cs	408178 <__fxstatat@plt+0x66d8>  // b.hs, b.nlast
  408088:	ldr	x22, [x24]
  40808c:	cbz	x22, 408078 <__fxstatat@plt+0x65d8>
  408090:	ldr	x23, [x24, #8]
  408094:	cbz	x23, 408108 <__fxstatat@plt+0x6668>
  408098:	ldr	x1, [x21, #16]
  40809c:	b	4080cc <__fxstatat@plt+0x662c>
  4080a0:	str	x22, [x9]
  4080a4:	ldr	x9, [x21, #24]
  4080a8:	add	x9, x9, #0x1
  4080ac:	str	x9, [x21, #24]
  4080b0:	mov	x9, x25
  4080b4:	str	xzr, [x23]
  4080b8:	ldr	x10, [x9]
  4080bc:	str	x10, [x23, #8]
  4080c0:	str	x23, [x9]
  4080c4:	mov	x23, x8
  4080c8:	cbz	x8, 408104 <__fxstatat@plt+0x6664>
  4080cc:	ldr	x22, [x23]
  4080d0:	ldr	x8, [x21, #48]
  4080d4:	mov	x0, x22
  4080d8:	blr	x8
  4080dc:	ldr	x1, [x21, #16]
  4080e0:	cmp	x0, x1
  4080e4:	b.cs	408194 <__fxstatat@plt+0x66f4>  // b.hs, b.nlast
  4080e8:	ldr	x8, [x21]
  4080ec:	add	x9, x8, x0, lsl #4
  4080f0:	ldr	x10, [x9]
  4080f4:	ldr	x8, [x23, #8]
  4080f8:	cbz	x10, 4080a0 <__fxstatat@plt+0x6600>
  4080fc:	add	x9, x9, #0x8
  408100:	b	4080b8 <__fxstatat@plt+0x6618>
  408104:	ldr	x22, [x24]
  408108:	str	xzr, [x24, #8]
  40810c:	tbnz	w19, #0, 408078 <__fxstatat@plt+0x65d8>
  408110:	ldr	x8, [x21, #48]
  408114:	ldr	x1, [x21, #16]
  408118:	mov	x0, x22
  40811c:	blr	x8
  408120:	ldr	x8, [x21, #16]
  408124:	cmp	x0, x8
  408128:	b.cs	408194 <__fxstatat@plt+0x66f4>  // b.hs, b.nlast
  40812c:	ldr	x26, [x21]
  408130:	mov	x23, x0
  408134:	add	x8, x26, x0, lsl #4
  408138:	ldr	x9, [x8]
  40813c:	cbz	x9, 408058 <__fxstatat@plt+0x65b8>
  408140:	ldr	x0, [x25]
  408144:	cbz	x0, 408154 <__fxstatat@plt+0x66b4>
  408148:	ldr	x8, [x0, #8]
  40814c:	str	x8, [x25]
  408150:	b	408160 <__fxstatat@plt+0x66c0>
  408154:	mov	w0, #0x10                  	// #16
  408158:	bl	4017a0 <malloc@plt>
  40815c:	cbz	x0, 40817c <__fxstatat@plt+0x66dc>
  408160:	str	x22, [x0]
  408164:	add	x8, x26, x23, lsl #4
  408168:	ldr	x9, [x8, #8]
  40816c:	str	x9, [x0, #8]
  408170:	str	x0, [x8, #8]
  408174:	b	408068 <__fxstatat@plt+0x65c8>
  408178:	mov	w0, #0x1                   	// #1
  40817c:	ldp	x20, x19, [sp, #64]
  408180:	ldp	x22, x21, [sp, #48]
  408184:	ldp	x24, x23, [sp, #32]
  408188:	ldp	x26, x25, [sp, #16]
  40818c:	ldp	x29, x30, [sp], #80
  408190:	ret
  408194:	bl	4018b0 <abort@plt>
  408198:	stp	x29, x30, [sp, #-80]!
  40819c:	str	x25, [sp, #16]
  4081a0:	stp	x24, x23, [sp, #32]
  4081a4:	stp	x22, x21, [sp, #48]
  4081a8:	stp	x20, x19, [sp, #64]
  4081ac:	mov	x29, sp
  4081b0:	cbz	x1, 40847c <__fxstatat@plt+0x69dc>
  4081b4:	mov	x20, x1
  4081b8:	ldr	x8, [x0, #48]
  4081bc:	ldr	x1, [x0, #16]
  4081c0:	mov	x19, x0
  4081c4:	mov	x0, x20
  4081c8:	mov	x21, x2
  4081cc:	blr	x8
  4081d0:	ldr	x8, [x19, #16]
  4081d4:	cmp	x0, x8
  4081d8:	b.cs	40847c <__fxstatat@plt+0x69dc>  // b.hs, b.nlast
  4081dc:	ldr	x25, [x19]
  4081e0:	mov	x22, x0
  4081e4:	add	x23, x25, x0, lsl #4
  4081e8:	ldr	x1, [x23]
  4081ec:	cbz	x1, 408214 <__fxstatat@plt+0x6774>
  4081f0:	cmp	x1, x20
  4081f4:	b.eq	408388 <__fxstatat@plt+0x68e8>  // b.none
  4081f8:	ldr	x8, [x19, #56]
  4081fc:	mov	x0, x20
  408200:	blr	x8
  408204:	mov	x24, x23
  408208:	tbz	w0, #0, 40839c <__fxstatat@plt+0x68fc>
  40820c:	ldr	x8, [x24]
  408210:	cbnz	x8, 40838c <__fxstatat@plt+0x68ec>
  408214:	ldr	x8, [x19, #40]
  408218:	ldp	x10, x9, [x19, #16]
  40821c:	ldr	s1, [x8, #8]
  408220:	ucvtf	s0, x10
  408224:	ucvtf	s2, x9
  408228:	fmul	s3, s1, s0
  40822c:	fcmp	s3, s2
  408230:	b.pl	40836c <__fxstatat@plt+0x68cc>  // b.nfrst
  408234:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  408238:	add	x9, x9, #0x984
  40823c:	cmp	x8, x9
  408240:	b.eq	4082d0 <__fxstatat@plt+0x6830>  // b.none
  408244:	mov	w10, #0xcccd                	// #52429
  408248:	movk	w10, #0x3dcc, lsl #16
  40824c:	fmov	s3, w10
  408250:	fcmp	s1, s3
  408254:	b.le	4082c0 <__fxstatat@plt+0x6820>
  408258:	mov	w10, #0x6666                	// #26214
  40825c:	movk	w10, #0x3f66, lsl #16
  408260:	fmov	s3, w10
  408264:	fcmp	s1, s3
  408268:	b.pl	4082c0 <__fxstatat@plt+0x6820>  // b.nfrst
  40826c:	ldr	s3, [x8, #12]
  408270:	mov	w10, #0xcccd                	// #52429
  408274:	movk	w10, #0x3f8c, lsl #16
  408278:	fmov	s4, w10
  40827c:	fcmp	s3, s4
  408280:	b.le	4082c0 <__fxstatat@plt+0x6820>
  408284:	ldr	s3, [x8]
  408288:	fcmp	s3, #0.0
  40828c:	b.lt	4082c0 <__fxstatat@plt+0x6820>  // b.tstop
  408290:	mov	w10, #0xcccd                	// #52429
  408294:	movk	w10, #0x3dcc, lsl #16
  408298:	fmov	s4, w10
  40829c:	fadd	s3, s3, s4
  4082a0:	fcmp	s3, s1
  4082a4:	b.pl	4082c0 <__fxstatat@plt+0x6820>  // b.nfrst
  4082a8:	ldr	s4, [x8, #4]
  4082ac:	fmov	s5, #1.000000000000000000e+00
  4082b0:	fcmp	s4, s5
  4082b4:	b.hi	4082c0 <__fxstatat@plt+0x6820>  // b.pmore
  4082b8:	fcmp	s3, s4
  4082bc:	b.mi	4082d4 <__fxstatat@plt+0x6834>  // b.first
  4082c0:	mov	w8, #0xcccd                	// #52429
  4082c4:	movk	w8, #0x3f4c, lsl #16
  4082c8:	fmov	s1, w8
  4082cc:	str	x9, [x19, #40]
  4082d0:	mov	x8, x9
  4082d4:	fmul	s3, s1, s0
  4082d8:	fcmp	s3, s2
  4082dc:	b.pl	40836c <__fxstatat@plt+0x68cc>  // b.nfrst
  4082e0:	ldr	s2, [x8, #12]
  4082e4:	ldrb	w8, [x8, #16]
  4082e8:	fmul	s0, s2, s0
  4082ec:	cmp	w8, #0x0
  4082f0:	fmul	s1, s1, s0
  4082f4:	mov	w8, #0x5f800000            	// #1602224128
  4082f8:	fcsel	s0, s1, s0, eq  // eq = none
  4082fc:	fmov	s1, w8
  408300:	fcmp	s0, s1
  408304:	b.ge	408418 <__fxstatat@plt+0x6978>  // b.tcont
  408308:	fcvtzu	x1, s0
  40830c:	mov	x0, x19
  408310:	bl	407dec <__fxstatat@plt+0x634c>
  408314:	tbz	w0, #0, 408418 <__fxstatat@plt+0x6978>
  408318:	ldr	x8, [x19, #48]
  40831c:	ldr	x1, [x19, #16]
  408320:	mov	x0, x20
  408324:	blr	x8
  408328:	ldr	x8, [x19, #16]
  40832c:	cmp	x0, x8
  408330:	b.cs	40847c <__fxstatat@plt+0x69dc>  // b.hs, b.nlast
  408334:	ldr	x22, [x19]
  408338:	mov	x21, x0
  40833c:	add	x23, x22, x0, lsl #4
  408340:	ldr	x1, [x23]
  408344:	cbz	x1, 40836c <__fxstatat@plt+0x68cc>
  408348:	cmp	x1, x20
  40834c:	mov	x8, x20
  408350:	b.eq	408368 <__fxstatat@plt+0x68c8>  // b.none
  408354:	ldr	x8, [x19, #56]
  408358:	mov	x0, x20
  40835c:	blr	x8
  408360:	tbz	w0, #0, 408440 <__fxstatat@plt+0x69a0>
  408364:	ldr	x8, [x23]
  408368:	cbnz	x8, 40847c <__fxstatat@plt+0x69dc>
  40836c:	ldr	x8, [x23]
  408370:	cbz	x8, 4083cc <__fxstatat@plt+0x692c>
  408374:	ldr	x0, [x19, #72]
  408378:	cbz	x0, 4083e8 <__fxstatat@plt+0x6948>
  40837c:	ldr	x8, [x0, #8]
  408380:	str	x8, [x19, #72]
  408384:	b	4083f4 <__fxstatat@plt+0x6954>
  408388:	mov	x8, x20
  40838c:	mov	w0, wzr
  408390:	cbz	x21, 40841c <__fxstatat@plt+0x697c>
  408394:	str	x8, [x21]
  408398:	b	40841c <__fxstatat@plt+0x697c>
  40839c:	add	x24, x25, x22, lsl #4
  4083a0:	ldr	x8, [x24, #8]!
  4083a4:	cbz	x8, 408214 <__fxstatat@plt+0x6774>
  4083a8:	ldr	x1, [x8]
  4083ac:	cmp	x1, x20
  4083b0:	b.eq	408434 <__fxstatat@plt+0x6994>  // b.none
  4083b4:	ldr	x8, [x19, #56]
  4083b8:	mov	x0, x20
  4083bc:	blr	x8
  4083c0:	ldr	x24, [x24]
  4083c4:	tbz	w0, #0, 4083a0 <__fxstatat@plt+0x6900>
  4083c8:	b	40820c <__fxstatat@plt+0x676c>
  4083cc:	str	x20, [x23]
  4083d0:	ldur	q0, [x19, #24]
  4083d4:	mov	w0, #0x1                   	// #1
  4083d8:	dup	v1.2d, x0
  4083dc:	add	v0.2d, v0.2d, v1.2d
  4083e0:	stur	q0, [x19, #24]
  4083e4:	b	40841c <__fxstatat@plt+0x697c>
  4083e8:	mov	w0, #0x10                  	// #16
  4083ec:	bl	4017a0 <malloc@plt>
  4083f0:	cbz	x0, 408418 <__fxstatat@plt+0x6978>
  4083f4:	str	x20, [x0]
  4083f8:	ldr	x8, [x23, #8]
  4083fc:	str	x8, [x0, #8]
  408400:	str	x0, [x23, #8]
  408404:	ldr	x8, [x19, #32]
  408408:	mov	w0, #0x1                   	// #1
  40840c:	add	x8, x8, #0x1
  408410:	str	x8, [x19, #32]
  408414:	b	40841c <__fxstatat@plt+0x697c>
  408418:	mov	w0, #0xffffffff            	// #-1
  40841c:	ldp	x20, x19, [sp, #64]
  408420:	ldp	x22, x21, [sp, #48]
  408424:	ldp	x24, x23, [sp, #32]
  408428:	ldr	x25, [sp, #16]
  40842c:	ldp	x29, x30, [sp], #80
  408430:	ret
  408434:	mov	x8, x20
  408438:	cbnz	x8, 40838c <__fxstatat@plt+0x68ec>
  40843c:	b	408214 <__fxstatat@plt+0x6774>
  408440:	add	x21, x22, x21, lsl #4
  408444:	ldr	x8, [x21, #8]!
  408448:	cbz	x8, 40836c <__fxstatat@plt+0x68cc>
  40844c:	ldr	x1, [x8]
  408450:	cmp	x1, x20
  408454:	b.eq	408474 <__fxstatat@plt+0x69d4>  // b.none
  408458:	ldr	x8, [x19, #56]
  40845c:	mov	x0, x20
  408460:	blr	x8
  408464:	ldr	x21, [x21]
  408468:	tbz	w0, #0, 408444 <__fxstatat@plt+0x69a4>
  40846c:	ldr	x8, [x21]
  408470:	b	408368 <__fxstatat@plt+0x68c8>
  408474:	mov	x8, x20
  408478:	b	408368 <__fxstatat@plt+0x68c8>
  40847c:	bl	4018b0 <abort@plt>
  408480:	stp	x29, x30, [sp, #-32]!
  408484:	mov	x29, sp
  408488:	add	x2, x29, #0x18
  40848c:	str	x19, [sp, #16]
  408490:	mov	x19, x1
  408494:	bl	408198 <__fxstatat@plt+0x66f8>
  408498:	ldr	x8, [x29, #24]
  40849c:	cmp	w0, #0x0
  4084a0:	csel	x8, x8, x19, eq  // eq = none
  4084a4:	ldr	x19, [sp, #16]
  4084a8:	cmn	w0, #0x1
  4084ac:	csel	x0, xzr, x8, eq  // eq = none
  4084b0:	ldp	x29, x30, [sp], #32
  4084b4:	ret
  4084b8:	stp	x29, x30, [sp, #-64]!
  4084bc:	stp	x22, x21, [sp, #32]
  4084c0:	stp	x20, x19, [sp, #48]
  4084c4:	ldr	x8, [x0, #16]
  4084c8:	ldr	x9, [x0, #48]
  4084cc:	mov	x20, x0
  4084d0:	mov	x19, x1
  4084d4:	mov	x0, x1
  4084d8:	mov	x1, x8
  4084dc:	str	x23, [sp, #16]
  4084e0:	mov	x29, sp
  4084e4:	blr	x9
  4084e8:	ldr	x8, [x20, #16]
  4084ec:	cmp	x0, x8
  4084f0:	b.cs	4086ec <__fxstatat@plt+0x6c4c>  // b.hs, b.nlast
  4084f4:	ldr	x23, [x20]
  4084f8:	mov	x21, x0
  4084fc:	add	x22, x23, x0, lsl #4
  408500:	ldr	x1, [x22]
  408504:	cbz	x1, 408574 <__fxstatat@plt+0x6ad4>
  408508:	cmp	x1, x19
  40850c:	b.eq	408524 <__fxstatat@plt+0x6a84>  // b.none
  408510:	ldr	x8, [x20, #56]
  408514:	mov	x0, x19
  408518:	blr	x8
  40851c:	tbz	w0, #0, 40853c <__fxstatat@plt+0x6a9c>
  408520:	ldr	x19, [x22]
  408524:	add	x8, x23, x21, lsl #4
  408528:	ldr	x8, [x8, #8]
  40852c:	cbz	x8, 40857c <__fxstatat@plt+0x6adc>
  408530:	ldr	q0, [x8]
  408534:	str	q0, [x22]
  408538:	b	40859c <__fxstatat@plt+0x6afc>
  40853c:	add	x21, x23, x21, lsl #4
  408540:	ldr	x9, [x21, #8]!
  408544:	cbz	x9, 408574 <__fxstatat@plt+0x6ad4>
  408548:	ldr	x1, [x9]
  40854c:	cmp	x1, x19
  408550:	b.eq	408588 <__fxstatat@plt+0x6ae8>  // b.none
  408554:	ldr	x8, [x20, #56]
  408558:	mov	x0, x19
  40855c:	blr	x8
  408560:	ldr	x8, [x21]
  408564:	tbnz	w0, #0, 408590 <__fxstatat@plt+0x6af0>
  408568:	ldr	x9, [x8, #8]!
  40856c:	mov	x21, x8
  408570:	cbnz	x9, 408548 <__fxstatat@plt+0x6aa8>
  408574:	mov	x19, xzr
  408578:	b	4086d4 <__fxstatat@plt+0x6c34>
  40857c:	str	xzr, [x22]
  408580:	cbnz	x19, 4085b0 <__fxstatat@plt+0x6b10>
  408584:	b	4086d4 <__fxstatat@plt+0x6c34>
  408588:	mov	x8, x9
  40858c:	b	408594 <__fxstatat@plt+0x6af4>
  408590:	ldr	x19, [x8]
  408594:	ldr	x9, [x8, #8]
  408598:	str	x9, [x21]
  40859c:	str	xzr, [x8]
  4085a0:	ldr	x9, [x20, #72]
  4085a4:	str	x9, [x8, #8]
  4085a8:	str	x8, [x20, #72]
  4085ac:	cbz	x19, 4086d4 <__fxstatat@plt+0x6c34>
  4085b0:	ldr	x8, [x20, #32]
  4085b4:	sub	x8, x8, #0x1
  4085b8:	str	x8, [x20, #32]
  4085bc:	ldr	x8, [x22]
  4085c0:	cbnz	x8, 4086d4 <__fxstatat@plt+0x6c34>
  4085c4:	ldp	x10, x9, [x20, #16]
  4085c8:	ldr	x8, [x20, #40]
  4085cc:	sub	x9, x9, #0x1
  4085d0:	str	x9, [x20, #24]
  4085d4:	ldr	s2, [x8]
  4085d8:	ucvtf	s0, x10
  4085dc:	ucvtf	s1, x9
  4085e0:	fmul	s3, s2, s0
  4085e4:	fcmp	s3, s1
  4085e8:	b.le	4086d4 <__fxstatat@plt+0x6c34>
  4085ec:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  4085f0:	add	x9, x9, #0x984
  4085f4:	cmp	x8, x9
  4085f8:	b.eq	408680 <__fxstatat@plt+0x6be0>  // b.none
  4085fc:	ldr	s3, [x8, #8]
  408600:	mov	w10, #0xcccd                	// #52429
  408604:	movk	w10, #0x3dcc, lsl #16
  408608:	fmov	s4, w10
  40860c:	fcmp	s3, s4
  408610:	b.le	408678 <__fxstatat@plt+0x6bd8>
  408614:	mov	w10, #0x6666                	// #26214
  408618:	movk	w10, #0x3f66, lsl #16
  40861c:	fmov	s4, w10
  408620:	fcmp	s3, s4
  408624:	b.pl	408678 <__fxstatat@plt+0x6bd8>  // b.nfrst
  408628:	fcmp	s2, #0.0
  40862c:	b.lt	408678 <__fxstatat@plt+0x6bd8>  // b.tstop
  408630:	ldr	s4, [x8, #12]
  408634:	mov	w10, #0xcccd                	// #52429
  408638:	movk	w10, #0x3f8c, lsl #16
  40863c:	fmov	s5, w10
  408640:	fcmp	s4, s5
  408644:	b.le	408678 <__fxstatat@plt+0x6bd8>
  408648:	mov	w10, #0xcccd                	// #52429
  40864c:	movk	w10, #0x3dcc, lsl #16
  408650:	fmov	s4, w10
  408654:	fadd	s4, s2, s4
  408658:	fcmp	s4, s3
  40865c:	b.pl	408678 <__fxstatat@plt+0x6bd8>  // b.nfrst
  408660:	ldr	s3, [x8, #4]
  408664:	fmov	s5, #1.000000000000000000e+00
  408668:	fcmp	s3, s5
  40866c:	b.hi	408678 <__fxstatat@plt+0x6bd8>  // b.pmore
  408670:	fcmp	s4, s3
  408674:	b.mi	408684 <__fxstatat@plt+0x6be4>  // b.first
  408678:	fmov	s2, wzr
  40867c:	str	x9, [x20, #40]
  408680:	mov	x8, x9
  408684:	fmul	s2, s2, s0
  408688:	fcmp	s2, s1
  40868c:	b.le	4086d4 <__fxstatat@plt+0x6c34>
  408690:	ldr	s1, [x8, #4]
  408694:	ldrb	w9, [x8, #16]
  408698:	fmul	s0, s1, s0
  40869c:	cbnz	w9, 4086a8 <__fxstatat@plt+0x6c08>
  4086a0:	ldr	s1, [x8, #8]
  4086a4:	fmul	s0, s0, s1
  4086a8:	fcvtzu	x1, s0
  4086ac:	mov	x0, x20
  4086b0:	bl	407dec <__fxstatat@plt+0x634c>
  4086b4:	tbnz	w0, #0, 4086d4 <__fxstatat@plt+0x6c34>
  4086b8:	ldr	x0, [x20, #72]
  4086bc:	cbz	x0, 4086d0 <__fxstatat@plt+0x6c30>
  4086c0:	ldr	x21, [x0, #8]
  4086c4:	bl	401950 <free@plt>
  4086c8:	mov	x0, x21
  4086cc:	cbnz	x21, 4086c0 <__fxstatat@plt+0x6c20>
  4086d0:	str	xzr, [x20, #72]
  4086d4:	mov	x0, x19
  4086d8:	ldp	x20, x19, [sp, #48]
  4086dc:	ldp	x22, x21, [sp, #32]
  4086e0:	ldr	x23, [sp, #16]
  4086e4:	ldp	x29, x30, [sp], #64
  4086e8:	ret
  4086ec:	bl	4018b0 <abort@plt>
  4086f0:	mov	w8, #0x1                   	// #1
  4086f4:	dup	v0.4s, w1
  4086f8:	stp	wzr, wzr, [x0, #20]
  4086fc:	strb	w8, [x0, #28]
  408700:	str	q0, [x0]
  408704:	str	w1, [x0, #16]
  408708:	ret
  40870c:	ldrb	w0, [x0, #28]
  408710:	ret
  408714:	ldrb	w8, [x0, #28]
  408718:	ldr	w10, [x0, #20]
  40871c:	eor	w9, w8, #0x1
  408720:	add	w10, w10, w9
  408724:	and	w11, w10, #0x3
  408728:	lsl	x12, x11, #2
  40872c:	ldr	w8, [x0, x12]
  408730:	str	w1, [x0, x12]
  408734:	ldr	w12, [x0, #24]
  408738:	str	w11, [x0, #20]
  40873c:	cmp	w11, w12
  408740:	b.ne	408750 <__fxstatat@plt+0x6cb0>  // b.any
  408744:	add	w9, w10, w9
  408748:	and	w9, w9, #0x3
  40874c:	str	w9, [x0, #24]
  408750:	strb	wzr, [x0, #28]
  408754:	mov	w0, w8
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-16]!
  408760:	ldrb	w8, [x0, #28]
  408764:	mov	x29, sp
  408768:	cbnz	w8, 4087ac <__fxstatat@plt+0x6d0c>
  40876c:	ldp	w9, w8, [x0, #16]
  408770:	lsl	x10, x8, #2
  408774:	ldr	w8, [x0, x10]
  408778:	str	w9, [x0, x10]
  40877c:	ldp	w9, w10, [x0, #20]
  408780:	cmp	w9, w10
  408784:	b.ne	408794 <__fxstatat@plt+0x6cf4>  // b.any
  408788:	mov	w9, #0x1                   	// #1
  40878c:	strb	w9, [x0, #28]
  408790:	b	4087a0 <__fxstatat@plt+0x6d00>
  408794:	sub	w9, w9, #0x1
  408798:	and	w9, w9, #0x3
  40879c:	str	w9, [x0, #20]
  4087a0:	mov	w0, w8
  4087a4:	ldp	x29, x30, [sp], #16
  4087a8:	ret
  4087ac:	bl	4018b0 <abort@plt>
  4087b0:	stp	x29, x30, [sp, #-16]!
  4087b4:	mov	w0, #0xe                   	// #14
  4087b8:	mov	x29, sp
  4087bc:	bl	401790 <nl_langinfo@plt>
  4087c0:	adrp	x8, 409000 <__fxstatat@plt+0x7560>
  4087c4:	add	x8, x8, #0xd8f
  4087c8:	cmp	x0, #0x0
  4087cc:	csel	x8, x8, x0, eq  // eq = none
  4087d0:	ldrb	w9, [x8]
  4087d4:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  4087d8:	add	x10, x10, #0x998
  4087dc:	cmp	w9, #0x0
  4087e0:	csel	x0, x10, x8, eq  // eq = none
  4087e4:	ldp	x29, x30, [sp], #16
  4087e8:	ret
  4087ec:	stp	x29, x30, [sp, #-32]!
  4087f0:	stp	x20, x19, [sp, #16]
  4087f4:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  4087f8:	ldr	w19, [x8, #552]
  4087fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408800:	mov	w20, w0
  408804:	add	x1, x1, #0x99e
  408808:	mov	w2, #0x5                   	// #5
  40880c:	mov	x0, xzr
  408810:	mov	x29, sp
  408814:	bl	401a10 <dcgettext@plt>
  408818:	mov	x2, x0
  40881c:	mov	w0, w19
  408820:	mov	w1, w20
  408824:	bl	401710 <error@plt>
  408828:	bl	4018b0 <abort@plt>
  40882c:	stp	x29, x30, [sp, #-32]!
  408830:	stp	x20, x19, [sp, #16]
  408834:	adrp	x8, 41b000 <__fxstatat@plt+0x19560>
  408838:	ldr	w19, [x8, #552]
  40883c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408840:	mov	w20, w0
  408844:	add	x1, x1, #0x9c9
  408848:	mov	w2, #0x5                   	// #5
  40884c:	mov	x0, xzr
  408850:	mov	x29, sp
  408854:	bl	401a10 <dcgettext@plt>
  408858:	mov	x2, x0
  40885c:	mov	w0, w19
  408860:	mov	w1, w20
  408864:	bl	401710 <error@plt>
  408868:	bl	4018b0 <abort@plt>
  40886c:	sub	sp, sp, #0xe0
  408870:	stp	x29, x30, [sp, #208]
  408874:	add	x29, sp, #0xd0
  408878:	stp	x3, x4, [x29, #-72]
  40887c:	stp	x5, x6, [x29, #-56]
  408880:	stur	x7, [x29, #-40]
  408884:	stp	q1, q2, [sp, #16]
  408888:	stp	q3, q4, [sp, #48]
  40888c:	str	q0, [sp]
  408890:	stp	q5, q6, [sp, #80]
  408894:	str	q7, [sp, #112]
  408898:	tbnz	w2, #6, 4088a4 <__fxstatat@plt+0x6e04>
  40889c:	mov	w3, wzr
  4088a0:	b	4088fc <__fxstatat@plt+0x6e5c>
  4088a4:	mov	x9, #0xffffffffffffffd8    	// #-40
  4088a8:	mov	x11, sp
  4088ac:	sub	x12, x29, #0x48
  4088b0:	movk	x9, #0xff80, lsl #32
  4088b4:	add	x10, x29, #0x10
  4088b8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4088bc:	add	x11, x11, #0x80
  4088c0:	add	x12, x12, #0x28
  4088c4:	stp	x11, x9, [x29, #-16]
  4088c8:	stp	x10, x12, [x29, #-32]
  4088cc:	tbz	w8, #31, 4088ec <__fxstatat@plt+0x6e4c>
  4088d0:	add	w9, w8, #0x8
  4088d4:	cmn	w8, #0x8
  4088d8:	stur	w9, [x29, #-8]
  4088dc:	b.gt	4088ec <__fxstatat@plt+0x6e4c>
  4088e0:	ldur	x9, [x29, #-24]
  4088e4:	add	x8, x9, x8
  4088e8:	b	4088f8 <__fxstatat@plt+0x6e58>
  4088ec:	ldur	x8, [x29, #-32]
  4088f0:	add	x9, x8, #0x8
  4088f4:	stur	x9, [x29, #-32]
  4088f8:	ldr	w3, [x8]
  4088fc:	bl	401a50 <openat@plt>
  408900:	bl	408a1c <__fxstatat@plt+0x6f7c>
  408904:	ldp	x29, x30, [sp, #208]
  408908:	add	sp, sp, #0xe0
  40890c:	ret
  408910:	stp	x29, x30, [sp, #-48]!
  408914:	mov	w8, #0x4900                	// #18688
  408918:	movk	w8, #0x8, lsl #16
  40891c:	orr	w2, w2, w8
  408920:	str	x21, [sp, #16]
  408924:	stp	x20, x19, [sp, #32]
  408928:	mov	x29, sp
  40892c:	mov	x19, x3
  408930:	bl	40886c <__fxstatat@plt+0x6dcc>
  408934:	tbnz	w0, #31, 40894c <__fxstatat@plt+0x6eac>
  408938:	mov	w20, w0
  40893c:	bl	4018a0 <fdopendir@plt>
  408940:	cbz	x0, 408954 <__fxstatat@plt+0x6eb4>
  408944:	str	w20, [x19]
  408948:	b	408970 <__fxstatat@plt+0x6ed0>
  40894c:	mov	x0, xzr
  408950:	b	408970 <__fxstatat@plt+0x6ed0>
  408954:	bl	401a70 <__errno_location@plt>
  408958:	ldr	w21, [x0]
  40895c:	mov	x19, x0
  408960:	mov	w0, w20
  408964:	bl	401870 <close@plt>
  408968:	mov	x0, xzr
  40896c:	str	w21, [x19]
  408970:	ldp	x20, x19, [sp, #32]
  408974:	ldr	x21, [sp, #16]
  408978:	ldp	x29, x30, [sp], #48
  40897c:	ret
  408980:	stp	x29, x30, [sp, #-32]!
  408984:	str	x19, [sp, #16]
  408988:	mov	x19, x0
  40898c:	str	xzr, [x0, #8]
  408990:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408994:	add	x0, x0, #0x871
  408998:	mov	w1, #0x80000               	// #524288
  40899c:	mov	x29, sp
  4089a0:	bl	4074d8 <__fxstatat@plt+0x5a38>
  4089a4:	str	w0, [x19]
  4089a8:	tbnz	w0, #31, 4089b4 <__fxstatat@plt+0x6f14>
  4089ac:	mov	w0, wzr
  4089b0:	b	4089cc <__fxstatat@plt+0x6f2c>
  4089b4:	mov	x0, xzr
  4089b8:	mov	x1, xzr
  4089bc:	bl	4016d0 <getcwd@plt>
  4089c0:	cmp	x0, #0x0
  4089c4:	str	x0, [x19, #8]
  4089c8:	csetm	w0, eq  // eq = none
  4089cc:	ldr	x19, [sp, #16]
  4089d0:	ldp	x29, x30, [sp], #32
  4089d4:	ret
  4089d8:	mov	x8, x0
  4089dc:	ldr	w0, [x0]
  4089e0:	tbnz	w0, #31, 4089e8 <__fxstatat@plt+0x6f48>
  4089e4:	b	401720 <fchdir@plt>
  4089e8:	ldr	x0, [x8, #8]
  4089ec:	b	408a78 <__fxstatat@plt+0x6fd8>
  4089f0:	stp	x29, x30, [sp, #-32]!
  4089f4:	str	x19, [sp, #16]
  4089f8:	mov	x19, x0
  4089fc:	ldr	w0, [x0]
  408a00:	mov	x29, sp
  408a04:	tbnz	w0, #31, 408a0c <__fxstatat@plt+0x6f6c>
  408a08:	bl	401870 <close@plt>
  408a0c:	ldr	x0, [x19, #8]
  408a10:	ldr	x19, [sp, #16]
  408a14:	ldp	x29, x30, [sp], #32
  408a18:	b	401950 <free@plt>
  408a1c:	stp	x29, x30, [sp, #-48]!
  408a20:	stp	x20, x19, [sp, #32]
  408a24:	mov	w19, w0
  408a28:	cmp	w0, #0x2
  408a2c:	stp	x22, x21, [sp, #16]
  408a30:	mov	x29, sp
  408a34:	b.hi	408a64 <__fxstatat@plt+0x6fc4>  // b.pmore
  408a38:	mov	w0, w19
  408a3c:	bl	4092e0 <__fxstatat@plt+0x7840>
  408a40:	mov	w20, w0
  408a44:	bl	401a70 <__errno_location@plt>
  408a48:	ldr	w22, [x0]
  408a4c:	mov	x21, x0
  408a50:	mov	w0, w19
  408a54:	bl	401870 <close@plt>
  408a58:	str	w22, [x21]
  408a5c:	mov	w0, w20
  408a60:	b	408a68 <__fxstatat@plt+0x6fc8>
  408a64:	mov	w0, w19
  408a68:	ldp	x20, x19, [sp, #32]
  408a6c:	ldp	x22, x21, [sp, #16]
  408a70:	ldp	x29, x30, [sp], #48
  408a74:	ret
  408a78:	stp	x29, x30, [sp, #-80]!
  408a7c:	stp	x26, x25, [sp, #16]
  408a80:	stp	x24, x23, [sp, #32]
  408a84:	stp	x22, x21, [sp, #48]
  408a88:	stp	x20, x19, [sp, #64]
  408a8c:	mov	x29, sp
  408a90:	mov	x21, x0
  408a94:	bl	401940 <chdir@plt>
  408a98:	mov	w20, w0
  408a9c:	cbz	w0, 408cd0 <__fxstatat@plt+0x7230>
  408aa0:	bl	401a70 <__errno_location@plt>
  408aa4:	ldr	w8, [x0]
  408aa8:	cmp	w8, #0x24
  408aac:	b.ne	408cd0 <__fxstatat@plt+0x7230>  // b.any
  408ab0:	mov	x19, x0
  408ab4:	mov	x0, x21
  408ab8:	bl	4016e0 <strlen@plt>
  408abc:	cbz	x0, 408d1c <__fxstatat@plt+0x727c>
  408ac0:	mov	x22, x0
  408ac4:	cmp	x0, #0xfff
  408ac8:	b.ls	408d3c <__fxstatat@plt+0x729c>  // b.plast
  408acc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408ad0:	add	x1, x1, #0xac8
  408ad4:	mov	x0, x21
  408ad8:	bl	401970 <strspn@plt>
  408adc:	cbz	x0, 408b44 <__fxstatat@plt+0x70a4>
  408ae0:	mov	x23, x0
  408ae4:	cmp	x0, #0x2
  408ae8:	b.ne	408b50 <__fxstatat@plt+0x70b0>  // b.any
  408aec:	add	x0, x21, #0x3
  408af0:	sub	x2, x22, #0x3
  408af4:	mov	w1, #0x2f                  	// #47
  408af8:	mov	w24, #0x2f                  	// #47
  408afc:	bl	4019f0 <memchr@plt>
  408b00:	cbz	x0, 408c70 <__fxstatat@plt+0x71d0>
  408b04:	mov	x23, x0
  408b08:	strb	wzr, [x0]
  408b0c:	mov	w0, #0xffffff9c            	// #-100
  408b10:	mov	w2, #0x4900                	// #18688
  408b14:	mov	x1, x21
  408b18:	bl	401a50 <openat@plt>
  408b1c:	strb	w24, [x23]
  408b20:	tbnz	w0, #31, 408ca4 <__fxstatat@plt+0x7204>
  408b24:	add	x23, x23, #0x1
  408b28:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b2c:	mov	w20, w0
  408b30:	add	x1, x1, #0xac8
  408b34:	mov	x0, x23
  408b38:	bl	401970 <strspn@plt>
  408b3c:	add	x23, x23, x0
  408b40:	b	408b70 <__fxstatat@plt+0x70d0>
  408b44:	mov	w20, #0xffffff9c            	// #-100
  408b48:	mov	x23, x21
  408b4c:	b	408b70 <__fxstatat@plt+0x70d0>
  408b50:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408b54:	add	x1, x1, #0xac8
  408b58:	mov	w0, #0xffffff9c            	// #-100
  408b5c:	mov	w2, #0x4900                	// #18688
  408b60:	bl	401a50 <openat@plt>
  408b64:	tbnz	w0, #31, 408ca4 <__fxstatat@plt+0x7204>
  408b68:	mov	w20, w0
  408b6c:	add	x23, x21, x23
  408b70:	ldrb	w8, [x23]
  408b74:	cmp	w8, #0x2f
  408b78:	b.eq	408d5c <__fxstatat@plt+0x72bc>  // b.none
  408b7c:	add	x25, x21, x22
  408b80:	cmp	x23, x25
  408b84:	b.hi	408d7c <__fxstatat@plt+0x72dc>  // b.pmore
  408b88:	sub	x8, x25, x23
  408b8c:	cmp	x8, #0x1, lsl #12
  408b90:	b.lt	408c38 <__fxstatat@plt+0x7198>  // b.tstop
  408b94:	adrp	x21, 40a000 <__fxstatat@plt+0x8560>
  408b98:	mov	w26, #0x2f                  	// #47
  408b9c:	add	x21, x21, #0xac8
  408ba0:	b	408bc8 <__fxstatat@plt+0x7128>
  408ba4:	strb	w26, [x24], #1
  408ba8:	mov	x0, x24
  408bac:	mov	x1, x21
  408bb0:	bl	401970 <strspn@plt>
  408bb4:	add	x23, x24, x0
  408bb8:	sub	x8, x25, x23
  408bbc:	cmp	x8, #0xfff
  408bc0:	mov	w20, w22
  408bc4:	b.le	408c3c <__fxstatat@plt+0x719c>
  408bc8:	mov	w1, #0x2f                  	// #47
  408bcc:	mov	w2, #0x1000                	// #4096
  408bd0:	mov	x0, x23
  408bd4:	bl	401980 <memrchr@plt>
  408bd8:	cbz	x0, 408c70 <__fxstatat@plt+0x71d0>
  408bdc:	sub	x8, x0, x23
  408be0:	mov	x24, x0
  408be4:	cmp	x8, #0x1, lsl #12
  408be8:	strb	wzr, [x0]
  408bec:	b.ge	408cfc <__fxstatat@plt+0x725c>  // b.tcont
  408bf0:	mov	w2, #0x4900                	// #18688
  408bf4:	mov	w0, w20
  408bf8:	mov	x1, x23
  408bfc:	bl	401a50 <openat@plt>
  408c00:	tbnz	w0, #31, 408cac <__fxstatat@plt+0x720c>
  408c04:	mov	w22, w0
  408c08:	tbnz	w20, #31, 408ba4 <__fxstatat@plt+0x7104>
  408c0c:	mov	w0, w20
  408c10:	bl	401870 <close@plt>
  408c14:	cbz	w0, 408ba4 <__fxstatat@plt+0x7104>
  408c18:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408c1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408c20:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408c24:	add	x0, x0, #0xa61
  408c28:	add	x1, x1, #0x9ff
  408c2c:	add	x3, x3, #0xa6e
  408c30:	mov	w2, #0x40                  	// #64
  408c34:	bl	401a60 <__assert_fail@plt>
  408c38:	mov	w22, w20
  408c3c:	cmp	x23, x25
  408c40:	b.cs	408c7c <__fxstatat@plt+0x71dc>  // b.hs, b.nlast
  408c44:	mov	w2, #0x4900                	// #18688
  408c48:	mov	w0, w22
  408c4c:	mov	x1, x23
  408c50:	bl	401a50 <openat@plt>
  408c54:	tbnz	w0, #31, 408cec <__fxstatat@plt+0x724c>
  408c58:	mov	w20, w0
  408c5c:	tbnz	w22, #31, 408c80 <__fxstatat@plt+0x71e0>
  408c60:	mov	w0, w22
  408c64:	bl	401870 <close@plt>
  408c68:	cbz	w0, 408c80 <__fxstatat@plt+0x71e0>
  408c6c:	b	408c18 <__fxstatat@plt+0x7178>
  408c70:	mov	w8, #0x24                  	// #36
  408c74:	str	w8, [x19]
  408c78:	b	408ccc <__fxstatat@plt+0x722c>
  408c7c:	mov	w20, w22
  408c80:	mov	w0, w20
  408c84:	bl	401720 <fchdir@plt>
  408c88:	cbnz	w0, 408cb4 <__fxstatat@plt+0x7214>
  408c8c:	tbnz	w20, #31, 408c9c <__fxstatat@plt+0x71fc>
  408c90:	mov	w0, w20
  408c94:	bl	401870 <close@plt>
  408c98:	cbnz	w0, 408c18 <__fxstatat@plt+0x7178>
  408c9c:	mov	w20, wzr
  408ca0:	b	408cd0 <__fxstatat@plt+0x7230>
  408ca4:	ldr	w21, [x19]
  408ca8:	b	408cc8 <__fxstatat@plt+0x7228>
  408cac:	mov	w8, #0x2f                  	// #47
  408cb0:	strb	w8, [x24]
  408cb4:	ldr	w21, [x19]
  408cb8:	tbnz	w20, #31, 408cc8 <__fxstatat@plt+0x7228>
  408cbc:	mov	w0, w20
  408cc0:	bl	401870 <close@plt>
  408cc4:	cbnz	w0, 408c18 <__fxstatat@plt+0x7178>
  408cc8:	str	w21, [x19]
  408ccc:	mov	w20, #0xffffffff            	// #-1
  408cd0:	mov	w0, w20
  408cd4:	ldp	x20, x19, [sp, #64]
  408cd8:	ldp	x22, x21, [sp, #48]
  408cdc:	ldp	x24, x23, [sp, #32]
  408ce0:	ldp	x26, x25, [sp, #16]
  408ce4:	ldp	x29, x30, [sp], #80
  408ce8:	ret
  408cec:	mov	w20, w22
  408cf0:	ldr	w21, [x19]
  408cf4:	tbz	w20, #31, 408cbc <__fxstatat@plt+0x721c>
  408cf8:	b	408cc8 <__fxstatat@plt+0x7228>
  408cfc:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408d00:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d04:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d08:	add	x0, x0, #0xa4e
  408d0c:	add	x1, x1, #0x9ff
  408d10:	add	x3, x3, #0xa10
  408d14:	mov	w2, #0xb3                  	// #179
  408d18:	bl	401a60 <__assert_fail@plt>
  408d1c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408d20:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d24:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d28:	add	x0, x0, #0x9f7
  408d2c:	add	x1, x1, #0x9ff
  408d30:	add	x3, x3, #0xa10
  408d34:	mov	w2, #0x7e                  	// #126
  408d38:	bl	401a60 <__assert_fail@plt>
  408d3c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408d40:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d44:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d48:	add	x0, x0, #0xa27
  408d4c:	add	x1, x1, #0x9ff
  408d50:	add	x3, x3, #0xa10
  408d54:	mov	w2, #0x7f                  	// #127
  408d58:	bl	401a60 <__assert_fail@plt>
  408d5c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408d60:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d64:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d68:	add	x0, x0, #0xa33
  408d6c:	add	x1, x1, #0x9ff
  408d70:	add	x3, x3, #0xa10
  408d74:	mov	w2, #0xa2                  	// #162
  408d78:	bl	401a60 <__assert_fail@plt>
  408d7c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408d80:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d84:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  408d88:	add	x0, x0, #0xa3f
  408d8c:	add	x1, x1, #0x9ff
  408d90:	add	x3, x3, #0xa10
  408d94:	mov	w2, #0xa3                  	// #163
  408d98:	bl	401a60 <__assert_fail@plt>
  408d9c:	stp	x29, x30, [sp, #-48]!
  408da0:	str	x21, [sp, #16]
  408da4:	stp	x20, x19, [sp, #32]
  408da8:	mov	x29, sp
  408dac:	mov	x19, x0
  408db0:	bl	401770 <fileno@plt>
  408db4:	tbnz	w0, #31, 408e1c <__fxstatat@plt+0x737c>
  408db8:	mov	x0, x19
  408dbc:	bl	401a30 <__freading@plt>
  408dc0:	cbz	w0, 408de0 <__fxstatat@plt+0x7340>
  408dc4:	mov	x0, x19
  408dc8:	bl	401770 <fileno@plt>
  408dcc:	mov	w2, #0x1                   	// #1
  408dd0:	mov	x1, xzr
  408dd4:	bl	401750 <lseek@plt>
  408dd8:	cmn	x0, #0x1
  408ddc:	b.eq	408e1c <__fxstatat@plt+0x737c>  // b.none
  408de0:	mov	x0, x19
  408de4:	bl	4090dc <__fxstatat@plt+0x763c>
  408de8:	cbz	w0, 408e1c <__fxstatat@plt+0x737c>
  408dec:	bl	401a70 <__errno_location@plt>
  408df0:	ldr	w21, [x0]
  408df4:	mov	x20, x0
  408df8:	mov	x0, x19
  408dfc:	bl	401780 <fclose@plt>
  408e00:	cbz	w21, 408e0c <__fxstatat@plt+0x736c>
  408e04:	mov	w0, #0xffffffff            	// #-1
  408e08:	str	w21, [x20]
  408e0c:	ldp	x20, x19, [sp, #32]
  408e10:	ldr	x21, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #48
  408e18:	ret
  408e1c:	mov	x0, x19
  408e20:	ldp	x20, x19, [sp, #32]
  408e24:	ldr	x21, [sp, #16]
  408e28:	ldp	x29, x30, [sp], #48
  408e2c:	b	401780 <fclose@plt>
  408e30:	sub	sp, sp, #0x100
  408e34:	stp	x29, x30, [sp, #208]
  408e38:	add	x29, sp, #0xd0
  408e3c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408e40:	mov	x9, sp
  408e44:	sub	x10, x29, #0x50
  408e48:	stp	x20, x19, [sp, #240]
  408e4c:	mov	w19, w0
  408e50:	movk	x8, #0xff80, lsl #32
  408e54:	add	x11, x29, #0x30
  408e58:	cmp	w1, #0xb
  408e5c:	add	x9, x9, #0x80
  408e60:	add	x10, x10, #0x30
  408e64:	stp	x22, x21, [sp, #224]
  408e68:	stp	x2, x3, [x29, #-80]
  408e6c:	stp	x4, x5, [x29, #-64]
  408e70:	stp	x6, x7, [x29, #-48]
  408e74:	stp	q1, q2, [sp, #16]
  408e78:	stp	q3, q4, [sp, #48]
  408e7c:	str	q0, [sp]
  408e80:	stp	q5, q6, [sp, #80]
  408e84:	str	q7, [sp, #112]
  408e88:	stp	x9, x8, [x29, #-16]
  408e8c:	stp	x11, x10, [x29, #-32]
  408e90:	b.hi	408edc <__fxstatat@plt+0x743c>  // b.pmore
  408e94:	mov	w8, #0x1                   	// #1
  408e98:	lsl	w8, w8, w1
  408e9c:	mov	w9, #0x514                 	// #1300
  408ea0:	tst	w8, w9
  408ea4:	b.ne	408f14 <__fxstatat@plt+0x7474>  // b.any
  408ea8:	mov	w9, #0xa0a                 	// #2570
  408eac:	tst	w8, w9
  408eb0:	b.ne	408f08 <__fxstatat@plt+0x7468>  // b.any
  408eb4:	cbnz	w1, 408edc <__fxstatat@plt+0x743c>
  408eb8:	ldursw	x8, [x29, #-8]
  408ebc:	tbz	w8, #31, 408fbc <__fxstatat@plt+0x751c>
  408ec0:	add	w9, w8, #0x8
  408ec4:	cmn	w8, #0x8
  408ec8:	stur	w9, [x29, #-8]
  408ecc:	b.gt	408fbc <__fxstatat@plt+0x751c>
  408ed0:	ldur	x9, [x29, #-24]
  408ed4:	add	x8, x9, x8
  408ed8:	b	408fc8 <__fxstatat@plt+0x7528>
  408edc:	sub	w8, w1, #0x400
  408ee0:	cmp	w8, #0xa
  408ee4:	b.hi	408f98 <__fxstatat@plt+0x74f8>  // b.pmore
  408ee8:	mov	w9, #0x1                   	// #1
  408eec:	lsl	w9, w9, w8
  408ef0:	mov	w10, #0x285                 	// #645
  408ef4:	tst	w9, w10
  408ef8:	b.ne	408f14 <__fxstatat@plt+0x7474>  // b.any
  408efc:	mov	w10, #0x502                 	// #1282
  408f00:	tst	w9, w10
  408f04:	b.eq	408f6c <__fxstatat@plt+0x74cc>  // b.none
  408f08:	mov	w0, w19
  408f0c:	bl	4019a0 <fcntl@plt>
  408f10:	b	408f50 <__fxstatat@plt+0x74b0>
  408f14:	ldursw	x8, [x29, #-8]
  408f18:	tbz	w8, #31, 408f38 <__fxstatat@plt+0x7498>
  408f1c:	add	w9, w8, #0x8
  408f20:	cmn	w8, #0x8
  408f24:	stur	w9, [x29, #-8]
  408f28:	b.gt	408f38 <__fxstatat@plt+0x7498>
  408f2c:	ldur	x9, [x29, #-24]
  408f30:	add	x8, x9, x8
  408f34:	b	408f44 <__fxstatat@plt+0x74a4>
  408f38:	ldur	x8, [x29, #-32]
  408f3c:	add	x9, x8, #0x8
  408f40:	stur	x9, [x29, #-32]
  408f44:	ldr	w2, [x8]
  408f48:	mov	w0, w19
  408f4c:	bl	4019a0 <fcntl@plt>
  408f50:	mov	w20, w0
  408f54:	mov	w0, w20
  408f58:	ldp	x20, x19, [sp, #240]
  408f5c:	ldp	x22, x21, [sp, #224]
  408f60:	ldp	x29, x30, [sp, #208]
  408f64:	add	sp, sp, #0x100
  408f68:	ret
  408f6c:	cmp	w8, #0x6
  408f70:	b.ne	408f98 <__fxstatat@plt+0x74f8>  // b.any
  408f74:	ldursw	x8, [x29, #-8]
  408f78:	tbz	w8, #31, 408fd8 <__fxstatat@plt+0x7538>
  408f7c:	add	w9, w8, #0x8
  408f80:	cmn	w8, #0x8
  408f84:	stur	w9, [x29, #-8]
  408f88:	b.gt	408fd8 <__fxstatat@plt+0x7538>
  408f8c:	ldur	x9, [x29, #-24]
  408f90:	add	x8, x9, x8
  408f94:	b	408fe4 <__fxstatat@plt+0x7544>
  408f98:	ldursw	x8, [x29, #-8]
  408f9c:	tbz	w8, #31, 409044 <__fxstatat@plt+0x75a4>
  408fa0:	add	w9, w8, #0x8
  408fa4:	cmn	w8, #0x8
  408fa8:	stur	w9, [x29, #-8]
  408fac:	b.gt	409044 <__fxstatat@plt+0x75a4>
  408fb0:	ldur	x9, [x29, #-24]
  408fb4:	add	x8, x9, x8
  408fb8:	b	409050 <__fxstatat@plt+0x75b0>
  408fbc:	ldur	x8, [x29, #-32]
  408fc0:	add	x9, x8, #0x8
  408fc4:	stur	x9, [x29, #-32]
  408fc8:	ldr	w2, [x8]
  408fcc:	mov	w0, w19
  408fd0:	mov	w1, wzr
  408fd4:	b	408f4c <__fxstatat@plt+0x74ac>
  408fd8:	ldur	x8, [x29, #-32]
  408fdc:	add	x9, x8, #0x8
  408fe0:	stur	x9, [x29, #-32]
  408fe4:	adrp	x22, 41b000 <__fxstatat@plt+0x19560>
  408fe8:	ldr	w9, [x22, #1120]
  408fec:	ldr	w21, [x8]
  408ff0:	tbnz	w9, #31, 40906c <__fxstatat@plt+0x75cc>
  408ff4:	mov	w1, #0x406                 	// #1030
  408ff8:	mov	w0, w19
  408ffc:	mov	w2, w21
  409000:	bl	4019a0 <fcntl@plt>
  409004:	mov	w20, w0
  409008:	tbz	w0, #31, 409060 <__fxstatat@plt+0x75c0>
  40900c:	bl	401a70 <__errno_location@plt>
  409010:	ldr	w8, [x0]
  409014:	cmp	w8, #0x16
  409018:	b.ne	409060 <__fxstatat@plt+0x75c0>  // b.any
  40901c:	mov	w0, w19
  409020:	mov	w1, wzr
  409024:	mov	w2, w21
  409028:	bl	4019a0 <fcntl@plt>
  40902c:	mov	w20, w0
  409030:	tbnz	w0, #31, 408f54 <__fxstatat@plt+0x74b4>
  409034:	mov	w8, #0xffffffff            	// #-1
  409038:	str	w8, [x22, #1120]
  40903c:	mov	w8, #0x1                   	// #1
  409040:	b	40908c <__fxstatat@plt+0x75ec>
  409044:	ldur	x8, [x29, #-32]
  409048:	add	x9, x8, #0x8
  40904c:	stur	x9, [x29, #-32]
  409050:	ldr	x2, [x8]
  409054:	mov	w0, w19
  409058:	bl	4019a0 <fcntl@plt>
  40905c:	b	408f50 <__fxstatat@plt+0x74b0>
  409060:	mov	w8, #0x1                   	// #1
  409064:	str	w8, [x22, #1120]
  409068:	b	408f54 <__fxstatat@plt+0x74b4>
  40906c:	mov	w0, w19
  409070:	mov	w1, wzr
  409074:	mov	w2, w21
  409078:	bl	4019a0 <fcntl@plt>
  40907c:	ldr	w8, [x22, #1120]
  409080:	mov	w20, w0
  409084:	cmn	w8, #0x1
  409088:	cset	w8, eq  // eq = none
  40908c:	cbz	w8, 408f54 <__fxstatat@plt+0x74b4>
  409090:	tbnz	w20, #31, 408f54 <__fxstatat@plt+0x74b4>
  409094:	mov	w1, #0x1                   	// #1
  409098:	mov	w0, w20
  40909c:	bl	4019a0 <fcntl@plt>
  4090a0:	tbnz	w0, #31, 4090bc <__fxstatat@plt+0x761c>
  4090a4:	orr	w2, w0, #0x1
  4090a8:	mov	w1, #0x2                   	// #2
  4090ac:	mov	w0, w20
  4090b0:	bl	4019a0 <fcntl@plt>
  4090b4:	cmn	w0, #0x1
  4090b8:	b.ne	408f54 <__fxstatat@plt+0x74b4>  // b.any
  4090bc:	bl	401a70 <__errno_location@plt>
  4090c0:	ldr	w21, [x0]
  4090c4:	mov	x19, x0
  4090c8:	mov	w0, w20
  4090cc:	bl	401870 <close@plt>
  4090d0:	str	w21, [x19]
  4090d4:	mov	w20, #0xffffffff            	// #-1
  4090d8:	b	408f54 <__fxstatat@plt+0x74b4>
  4090dc:	stp	x29, x30, [sp, #-32]!
  4090e0:	str	x19, [sp, #16]
  4090e4:	mov	x19, x0
  4090e8:	mov	x29, sp
  4090ec:	cbz	x0, 409114 <__fxstatat@plt+0x7674>
  4090f0:	mov	x0, x19
  4090f4:	bl	401a30 <__freading@plt>
  4090f8:	cbz	w0, 409114 <__fxstatat@plt+0x7674>
  4090fc:	ldrb	w8, [x19, #1]
  409100:	tbz	w8, #0, 409114 <__fxstatat@plt+0x7674>
  409104:	mov	w2, #0x1                   	// #1
  409108:	mov	x0, x19
  40910c:	mov	x1, xzr
  409110:	bl	409124 <__fxstatat@plt+0x7684>
  409114:	mov	x0, x19
  409118:	ldr	x19, [sp, #16]
  40911c:	ldp	x29, x30, [sp], #32
  409120:	b	4019b0 <fflush@plt>
  409124:	stp	x29, x30, [sp, #-48]!
  409128:	str	x21, [sp, #16]
  40912c:	stp	x20, x19, [sp, #32]
  409130:	ldp	x9, x8, [x0, #8]
  409134:	mov	w20, w2
  409138:	mov	x19, x0
  40913c:	mov	x21, x1
  409140:	cmp	x8, x9
  409144:	mov	x29, sp
  409148:	b.ne	409160 <__fxstatat@plt+0x76c0>  // b.any
  40914c:	ldp	x9, x8, [x19, #32]
  409150:	cmp	x8, x9
  409154:	b.ne	409160 <__fxstatat@plt+0x76c0>  // b.any
  409158:	ldr	x8, [x19, #72]
  40915c:	cbz	x8, 40917c <__fxstatat@plt+0x76dc>
  409160:	mov	x0, x19
  409164:	mov	x1, x21
  409168:	mov	w2, w20
  40916c:	ldp	x20, x19, [sp, #32]
  409170:	ldr	x21, [sp, #16]
  409174:	ldp	x29, x30, [sp], #48
  409178:	b	401930 <fseeko@plt>
  40917c:	mov	x0, x19
  409180:	bl	401770 <fileno@plt>
  409184:	mov	x1, x21
  409188:	mov	w2, w20
  40918c:	bl	401750 <lseek@plt>
  409190:	cmn	x0, #0x1
  409194:	b.eq	4091b0 <__fxstatat@plt+0x7710>  // b.none
  409198:	ldr	w9, [x19]
  40919c:	mov	x8, x0
  4091a0:	mov	w0, wzr
  4091a4:	str	x8, [x19, #144]
  4091a8:	and	w9, w9, #0xffffffef
  4091ac:	str	w9, [x19]
  4091b0:	ldp	x20, x19, [sp, #32]
  4091b4:	ldr	x21, [sp, #16]
  4091b8:	ldp	x29, x30, [sp], #48
  4091bc:	ret
  4091c0:	sub	sp, sp, #0x60
  4091c4:	stp	x29, x30, [sp, #32]
  4091c8:	stp	x24, x23, [sp, #48]
  4091cc:	stp	x22, x21, [sp, #64]
  4091d0:	stp	x20, x19, [sp, #80]
  4091d4:	ldrb	w8, [x2]
  4091d8:	mov	x19, x0
  4091dc:	add	x29, sp, #0x20
  4091e0:	cbz	w8, 409248 <__fxstatat@plt+0x77a8>
  4091e4:	adrp	x23, 41b000 <__fxstatat@plt+0x19560>
  4091e8:	ldr	w8, [x23, #1124]
  4091ec:	mov	x20, x2
  4091f0:	mov	w21, w1
  4091f4:	cbz	w8, 409250 <__fxstatat@plt+0x77b0>
  4091f8:	tbnz	w8, #31, 4092b0 <__fxstatat@plt+0x7810>
  4091fc:	mov	x0, x20
  409200:	bl	4016e0 <strlen@plt>
  409204:	add	x0, x0, #0x1b
  409208:	cmp	x0, #0xfc1
  40920c:	b.cc	40921c <__fxstatat@plt+0x777c>  // b.lo, b.ul, b.last
  409210:	bl	4017a0 <malloc@plt>
  409214:	mov	x19, x0
  409218:	cbz	x0, 4092c4 <__fxstatat@plt+0x7824>
  40921c:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409220:	add	x3, x3, #0xab8
  409224:	mov	w1, #0x1                   	// #1
  409228:	mov	x2, #0xffffffffffffffff    	// #-1
  40922c:	mov	x0, x19
  409230:	mov	w4, w21
  409234:	bl	4016f0 <__sprintf_chk@plt>
  409238:	add	x0, x19, w0, sxtw
  40923c:	mov	x1, x20
  409240:	bl	4019c0 <strcpy@plt>
  409244:	b	4092c4 <__fxstatat@plt+0x7824>
  409248:	strb	wzr, [x19]
  40924c:	b	4092c4 <__fxstatat@plt+0x7824>
  409250:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  409254:	add	x0, x0, #0xa93
  409258:	mov	w1, #0x4900                	// #18688
  40925c:	bl	4017b0 <open@plt>
  409260:	tbnz	w0, #31, 4092b8 <__fxstatat@plt+0x7818>
  409264:	mov	w22, w0
  409268:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  40926c:	add	x3, x3, #0xaa1
  409270:	mov	x0, sp
  409274:	mov	w1, #0x1                   	// #1
  409278:	mov	w2, #0x20                  	// #32
  40927c:	mov	w4, w22
  409280:	mov	w24, #0x1                   	// #1
  409284:	bl	4016f0 <__sprintf_chk@plt>
  409288:	mov	x0, sp
  40928c:	mov	w1, wzr
  409290:	bl	4018d0 <access@plt>
  409294:	cmp	w0, #0x0
  409298:	cneg	w8, w24, ne  // ne = any
  40929c:	mov	w0, w22
  4092a0:	str	w8, [x23, #1124]
  4092a4:	bl	401870 <close@plt>
  4092a8:	ldr	w8, [x23, #1124]
  4092ac:	tbz	w8, #31, 4091fc <__fxstatat@plt+0x775c>
  4092b0:	mov	x19, xzr
  4092b4:	b	4092c4 <__fxstatat@plt+0x7824>
  4092b8:	mov	w8, #0xffffffff            	// #-1
  4092bc:	mov	x19, xzr
  4092c0:	str	w8, [x23, #1124]
  4092c4:	mov	x0, x19
  4092c8:	ldp	x20, x19, [sp, #80]
  4092cc:	ldp	x22, x21, [sp, #64]
  4092d0:	ldp	x24, x23, [sp, #48]
  4092d4:	ldp	x29, x30, [sp, #32]
  4092d8:	add	sp, sp, #0x60
  4092dc:	ret
  4092e0:	mov	w2, #0x3                   	// #3
  4092e4:	mov	w1, wzr
  4092e8:	b	408e30 <__fxstatat@plt+0x7390>
  4092ec:	nop
  4092f0:	stp	x29, x30, [sp, #-64]!
  4092f4:	mov	x29, sp
  4092f8:	stp	x19, x20, [sp, #16]
  4092fc:	adrp	x20, 41a000 <__fxstatat@plt+0x18560>
  409300:	add	x20, x20, #0xdf0
  409304:	stp	x21, x22, [sp, #32]
  409308:	adrp	x21, 41a000 <__fxstatat@plt+0x18560>
  40930c:	add	x21, x21, #0xde8
  409310:	sub	x20, x20, x21
  409314:	mov	w22, w0
  409318:	stp	x23, x24, [sp, #48]
  40931c:	mov	x23, x1
  409320:	mov	x24, x2
  409324:	bl	401658 <mbrtowc@plt-0x38>
  409328:	cmp	xzr, x20, asr #3
  40932c:	b.eq	409358 <__fxstatat@plt+0x78b8>  // b.none
  409330:	asr	x20, x20, #3
  409334:	mov	x19, #0x0                   	// #0
  409338:	ldr	x3, [x21, x19, lsl #3]
  40933c:	mov	x2, x24
  409340:	add	x19, x19, #0x1
  409344:	mov	x1, x23
  409348:	mov	w0, w22
  40934c:	blr	x3
  409350:	cmp	x20, x19
  409354:	b.ne	409338 <__fxstatat@plt+0x7898>  // b.any
  409358:	ldp	x19, x20, [sp, #16]
  40935c:	ldp	x21, x22, [sp, #32]
  409360:	ldp	x23, x24, [sp, #48]
  409364:	ldp	x29, x30, [sp], #64
  409368:	ret
  40936c:	nop
  409370:	ret
  409374:	nop
  409378:	adrp	x2, 41b000 <__fxstatat@plt+0x19560>
  40937c:	mov	x1, #0x0                   	// #0
  409380:	ldr	x2, [x2, #536]
  409384:	b	401730 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409388 <.fini>:
  409388:	stp	x29, x30, [sp, #-16]!
  40938c:	mov	x29, sp
  409390:	ldp	x29, x30, [sp], #16
  409394:	ret
