$comment
	File created using the following command:
		vcd file Lab2.msim.vcd -direction
$end
$date
	Mon Jan 22 13:33:36 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module studentdesign_vhd_vec_tst $end
$var wire 1 ! A [15] $end
$var wire 1 " A [14] $end
$var wire 1 # A [13] $end
$var wire 1 $ A [12] $end
$var wire 1 % A [11] $end
$var wire 1 & A [10] $end
$var wire 1 ' A [9] $end
$var wire 1 ( A [8] $end
$var wire 1 ) A [7] $end
$var wire 1 * A [6] $end
$var wire 1 + A [5] $end
$var wire 1 , A [4] $end
$var wire 1 - A [3] $end
$var wire 1 . A [2] $end
$var wire 1 / A [1] $end
$var wire 1 0 A [0] $end
$var wire 1 1 B [15] $end
$var wire 1 2 B [14] $end
$var wire 1 3 B [13] $end
$var wire 1 4 B [12] $end
$var wire 1 5 B [11] $end
$var wire 1 6 B [10] $end
$var wire 1 7 B [9] $end
$var wire 1 8 B [8] $end
$var wire 1 9 B [7] $end
$var wire 1 : B [6] $end
$var wire 1 ; B [5] $end
$var wire 1 < B [4] $end
$var wire 1 = B [3] $end
$var wire 1 > B [2] $end
$var wire 1 ? B [1] $end
$var wire 1 @ B [0] $end
$var wire 1 A C [7] $end
$var wire 1 B C [6] $end
$var wire 1 C C [5] $end
$var wire 1 D C [4] $end
$var wire 1 E C [3] $end
$var wire 1 F C [2] $end
$var wire 1 G C [1] $end
$var wire 1 H C [0] $end
$var wire 1 I CLK $end
$var wire 1 J D [7] $end
$var wire 1 K D [6] $end
$var wire 1 L D [5] $end
$var wire 1 M D [4] $end
$var wire 1 N D [3] $end
$var wire 1 O D [2] $end
$var wire 1 P D [1] $end
$var wire 1 Q D [0] $end
$var wire 1 R DVI $end
$var wire 1 S DVO $end
$var wire 1 T RESET_N $end
$var wire 1 U RESULT_A [15] $end
$var wire 1 V RESULT_A [14] $end
$var wire 1 W RESULT_A [13] $end
$var wire 1 X RESULT_A [12] $end
$var wire 1 Y RESULT_A [11] $end
$var wire 1 Z RESULT_A [10] $end
$var wire 1 [ RESULT_A [9] $end
$var wire 1 \ RESULT_A [8] $end
$var wire 1 ] RESULT_A [7] $end
$var wire 1 ^ RESULT_A [6] $end
$var wire 1 _ RESULT_A [5] $end
$var wire 1 ` RESULT_A [4] $end
$var wire 1 a RESULT_A [3] $end
$var wire 1 b RESULT_A [2] $end
$var wire 1 c RESULT_A [1] $end
$var wire 1 d RESULT_A [0] $end
$var wire 1 e RESULT_B [15] $end
$var wire 1 f RESULT_B [14] $end
$var wire 1 g RESULT_B [13] $end
$var wire 1 h RESULT_B [12] $end
$var wire 1 i RESULT_B [11] $end
$var wire 1 j RESULT_B [10] $end
$var wire 1 k RESULT_B [9] $end
$var wire 1 l RESULT_B [8] $end
$var wire 1 m RESULT_B [7] $end
$var wire 1 n RESULT_B [6] $end
$var wire 1 o RESULT_B [5] $end
$var wire 1 p RESULT_B [4] $end
$var wire 1 q RESULT_B [3] $end
$var wire 1 r RESULT_B [2] $end
$var wire 1 s RESULT_B [1] $end
$var wire 1 t RESULT_B [0] $end
$var wire 1 u STATUS [7] $end
$var wire 1 v STATUS [6] $end
$var wire 1 w STATUS [5] $end
$var wire 1 x STATUS [4] $end
$var wire 1 y STATUS [3] $end
$var wire 1 z STATUS [2] $end
$var wire 1 { STATUS [1] $end
$var wire 1 | STATUS [0] $end

$scope module i1 $end
$var wire 1 } gnd $end
$var wire 1 ~ vcc $end
$var wire 1 !! unknown $end
$var wire 1 "! devoe $end
$var wire 1 #! devclrn $end
$var wire 1 $! devpor $end
$var wire 1 %! ww_devoe $end
$var wire 1 &! ww_devclrn $end
$var wire 1 '! ww_devpor $end
$var wire 1 (! ww_DVO $end
$var wire 1 )! ww_RESULT_A [15] $end
$var wire 1 *! ww_RESULT_A [14] $end
$var wire 1 +! ww_RESULT_A [13] $end
$var wire 1 ,! ww_RESULT_A [12] $end
$var wire 1 -! ww_RESULT_A [11] $end
$var wire 1 .! ww_RESULT_A [10] $end
$var wire 1 /! ww_RESULT_A [9] $end
$var wire 1 0! ww_RESULT_A [8] $end
$var wire 1 1! ww_RESULT_A [7] $end
$var wire 1 2! ww_RESULT_A [6] $end
$var wire 1 3! ww_RESULT_A [5] $end
$var wire 1 4! ww_RESULT_A [4] $end
$var wire 1 5! ww_RESULT_A [3] $end
$var wire 1 6! ww_RESULT_A [2] $end
$var wire 1 7! ww_RESULT_A [1] $end
$var wire 1 8! ww_RESULT_A [0] $end
$var wire 1 9! ww_C [7] $end
$var wire 1 :! ww_C [6] $end
$var wire 1 ;! ww_C [5] $end
$var wire 1 <! ww_C [4] $end
$var wire 1 =! ww_C [3] $end
$var wire 1 >! ww_C [2] $end
$var wire 1 ?! ww_C [1] $end
$var wire 1 @! ww_C [0] $end
$var wire 1 A! ww_A [15] $end
$var wire 1 B! ww_A [14] $end
$var wire 1 C! ww_A [13] $end
$var wire 1 D! ww_A [12] $end
$var wire 1 E! ww_A [11] $end
$var wire 1 F! ww_A [10] $end
$var wire 1 G! ww_A [9] $end
$var wire 1 H! ww_A [8] $end
$var wire 1 I! ww_A [7] $end
$var wire 1 J! ww_A [6] $end
$var wire 1 K! ww_A [5] $end
$var wire 1 L! ww_A [4] $end
$var wire 1 M! ww_A [3] $end
$var wire 1 N! ww_A [2] $end
$var wire 1 O! ww_A [1] $end
$var wire 1 P! ww_A [0] $end
$var wire 1 Q! ww_RESULT_B [15] $end
$var wire 1 R! ww_RESULT_B [14] $end
$var wire 1 S! ww_RESULT_B [13] $end
$var wire 1 T! ww_RESULT_B [12] $end
$var wire 1 U! ww_RESULT_B [11] $end
$var wire 1 V! ww_RESULT_B [10] $end
$var wire 1 W! ww_RESULT_B [9] $end
$var wire 1 X! ww_RESULT_B [8] $end
$var wire 1 Y! ww_RESULT_B [7] $end
$var wire 1 Z! ww_RESULT_B [6] $end
$var wire 1 [! ww_RESULT_B [5] $end
$var wire 1 \! ww_RESULT_B [4] $end
$var wire 1 ]! ww_RESULT_B [3] $end
$var wire 1 ^! ww_RESULT_B [2] $end
$var wire 1 _! ww_RESULT_B [1] $end
$var wire 1 `! ww_RESULT_B [0] $end
$var wire 1 a! ww_B [15] $end
$var wire 1 b! ww_B [14] $end
$var wire 1 c! ww_B [13] $end
$var wire 1 d! ww_B [12] $end
$var wire 1 e! ww_B [11] $end
$var wire 1 f! ww_B [10] $end
$var wire 1 g! ww_B [9] $end
$var wire 1 h! ww_B [8] $end
$var wire 1 i! ww_B [7] $end
$var wire 1 j! ww_B [6] $end
$var wire 1 k! ww_B [5] $end
$var wire 1 l! ww_B [4] $end
$var wire 1 m! ww_B [3] $end
$var wire 1 n! ww_B [2] $end
$var wire 1 o! ww_B [1] $end
$var wire 1 p! ww_B [0] $end
$var wire 1 q! ww_STATUS [7] $end
$var wire 1 r! ww_STATUS [6] $end
$var wire 1 s! ww_STATUS [5] $end
$var wire 1 t! ww_STATUS [4] $end
$var wire 1 u! ww_STATUS [3] $end
$var wire 1 v! ww_STATUS [2] $end
$var wire 1 w! ww_STATUS [1] $end
$var wire 1 x! ww_STATUS [0] $end
$var wire 1 y! ww_CLK $end
$var wire 1 z! ww_RESET_N $end
$var wire 1 {! ww_DVI $end
$var wire 1 |! ww_D [7] $end
$var wire 1 }! ww_D [6] $end
$var wire 1 ~! ww_D [5] $end
$var wire 1 !" ww_D [4] $end
$var wire 1 "" ww_D [3] $end
$var wire 1 #" ww_D [2] $end
$var wire 1 $" ww_D [1] $end
$var wire 1 %" ww_D [0] $end
$var wire 1 &" \C[7]~input_o\ $end
$var wire 1 '" \C[6]~input_o\ $end
$var wire 1 (" \C[5]~input_o\ $end
$var wire 1 )" \C[3]~input_o\ $end
$var wire 1 *" \C[2]~input_o\ $end
$var wire 1 +" \C[1]~input_o\ $end
$var wire 1 ," \C[0]~input_o\ $end
$var wire 1 -" \CLK~input_o\ $end
$var wire 1 ." \RESET_N~input_o\ $end
$var wire 1 /" \DVI~input_o\ $end
$var wire 1 0" \D[7]~input_o\ $end
$var wire 1 1" \D[6]~input_o\ $end
$var wire 1 2" \D[5]~input_o\ $end
$var wire 1 3" \D[4]~input_o\ $end
$var wire 1 4" \D[3]~input_o\ $end
$var wire 1 5" \D[2]~input_o\ $end
$var wire 1 6" \D[1]~input_o\ $end
$var wire 1 7" \D[0]~input_o\ $end
$var wire 1 8" \DVO~output_o\ $end
$var wire 1 9" \RESULT_A[15]~output_o\ $end
$var wire 1 :" \RESULT_A[14]~output_o\ $end
$var wire 1 ;" \RESULT_A[13]~output_o\ $end
$var wire 1 <" \RESULT_A[12]~output_o\ $end
$var wire 1 =" \RESULT_A[11]~output_o\ $end
$var wire 1 >" \RESULT_A[10]~output_o\ $end
$var wire 1 ?" \RESULT_A[9]~output_o\ $end
$var wire 1 @" \RESULT_A[8]~output_o\ $end
$var wire 1 A" \RESULT_A[7]~output_o\ $end
$var wire 1 B" \RESULT_A[6]~output_o\ $end
$var wire 1 C" \RESULT_A[5]~output_o\ $end
$var wire 1 D" \RESULT_A[4]~output_o\ $end
$var wire 1 E" \RESULT_A[3]~output_o\ $end
$var wire 1 F" \RESULT_A[2]~output_o\ $end
$var wire 1 G" \RESULT_A[1]~output_o\ $end
$var wire 1 H" \RESULT_A[0]~output_o\ $end
$var wire 1 I" \RESULT_B[15]~output_o\ $end
$var wire 1 J" \RESULT_B[14]~output_o\ $end
$var wire 1 K" \RESULT_B[13]~output_o\ $end
$var wire 1 L" \RESULT_B[12]~output_o\ $end
$var wire 1 M" \RESULT_B[11]~output_o\ $end
$var wire 1 N" \RESULT_B[10]~output_o\ $end
$var wire 1 O" \RESULT_B[9]~output_o\ $end
$var wire 1 P" \RESULT_B[8]~output_o\ $end
$var wire 1 Q" \RESULT_B[7]~output_o\ $end
$var wire 1 R" \RESULT_B[6]~output_o\ $end
$var wire 1 S" \RESULT_B[5]~output_o\ $end
$var wire 1 T" \RESULT_B[4]~output_o\ $end
$var wire 1 U" \RESULT_B[3]~output_o\ $end
$var wire 1 V" \RESULT_B[2]~output_o\ $end
$var wire 1 W" \RESULT_B[1]~output_o\ $end
$var wire 1 X" \RESULT_B[0]~output_o\ $end
$var wire 1 Y" \STATUS[7]~output_o\ $end
$var wire 1 Z" \STATUS[6]~output_o\ $end
$var wire 1 [" \STATUS[5]~output_o\ $end
$var wire 1 \" \STATUS[4]~output_o\ $end
$var wire 1 ]" \STATUS[3]~output_o\ $end
$var wire 1 ^" \STATUS[2]~output_o\ $end
$var wire 1 _" \STATUS[1]~output_o\ $end
$var wire 1 `" \STATUS[0]~output_o\ $end
$var wire 1 a" \A[15]~input_o\ $end
$var wire 1 b" \C[4]~input_o\ $end
$var wire 1 c" \A[14]~input_o\ $end
$var wire 1 d" \inst|inst4~0_combout\ $end
$var wire 1 e" \A[13]~input_o\ $end
$var wire 1 f" \A[12]~input_o\ $end
$var wire 1 g" \A[11]~input_o\ $end
$var wire 1 h" \A[10]~input_o\ $end
$var wire 1 i" \A[9]~input_o\ $end
$var wire 1 j" \A[3]~input_o\ $end
$var wire 1 k" \A[1]~input_o\ $end
$var wire 1 l" \A[2]~input_o\ $end
$var wire 1 m" \A[0]~input_o\ $end
$var wire 1 n" \inst|inst3|inst6~combout\ $end
$var wire 1 o" \A[4]~input_o\ $end
$var wire 1 p" \inst|inst2|inst~combout\ $end
$var wire 1 q" \A[5]~input_o\ $end
$var wire 1 r" \A[6]~input_o\ $end
$var wire 1 s" \inst|inst2|inst6~combout\ $end
$var wire 1 t" \A[8]~input_o\ $end
$var wire 1 u" \A[7]~input_o\ $end
$var wire 1 v" \inst|inst1|inst~combout\ $end
$var wire 1 w" \inst|inst1|inst6~combout\ $end
$var wire 1 x" \inst|inst|inst~combout\ $end
$var wire 1 y" \inst|inst|inst6~combout\ $end
$var wire 1 z" \inst|inst|inst10~0_combout\ $end
$var wire 1 {" \inst|inst|inst7~combout\ $end
$var wire 1 |" \inst|inst|inst4~combout\ $end
$var wire 1 }" \inst|inst|inst1~combout\ $end
$var wire 1 ~" \inst|inst1|inst10~combout\ $end
$var wire 1 !# \inst|inst1|inst7~combout\ $end
$var wire 1 "# \inst|inst1|inst4~combout\ $end
$var wire 1 ## \inst|inst1|inst1~combout\ $end
$var wire 1 $# \inst|inst2|inst10~combout\ $end
$var wire 1 %# \inst|inst2|inst7~combout\ $end
$var wire 1 &# \inst|inst2|inst4~combout\ $end
$var wire 1 '# \inst|inst2|inst1~combout\ $end
$var wire 1 (# \inst|inst3|inst10~combout\ $end
$var wire 1 )# \inst|inst3|inst7~combout\ $end
$var wire 1 *# \inst|inst3|inst4~combout\ $end
$var wire 1 +# \B[15]~input_o\ $end
$var wire 1 ,# \B[14]~input_o\ $end
$var wire 1 -# \B[13]~input_o\ $end
$var wire 1 .# \B[12]~input_o\ $end
$var wire 1 /# \B[11]~input_o\ $end
$var wire 1 0# \B[10]~input_o\ $end
$var wire 1 1# \B[9]~input_o\ $end
$var wire 1 2# \B[8]~input_o\ $end
$var wire 1 3# \B[7]~input_o\ $end
$var wire 1 4# \B[6]~input_o\ $end
$var wire 1 5# \B[5]~input_o\ $end
$var wire 1 6# \B[4]~input_o\ $end
$var wire 1 7# \B[3]~input_o\ $end
$var wire 1 8# \B[2]~input_o\ $end
$var wire 1 9# \B[1]~input_o\ $end
$var wire 1 :# \B[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0I
0R
0S
0T
0}
1~
x!!
1"!
1#!
1$!
1%!
1&!
1'!
0(!
0y!
0z!
0{!
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
x7#
x8#
x9#
x:#
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0J
0K
0L
0M
0N
0O
0P
0Q
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
$end
#670
1a"
1m"
#690
1b"
#745
04#
06#
#746
0t"
02#
#755
03#
0:#
#756
0k"
0o"
0q"
#765
0/#
#766
0c"
0h"
0j"
01#
#776
0i"
0r"
#785
0.#
#786
0u"
#795
0+#
0,#
0-#
00#
07#
#796
0g"
0l"
#805
09#
#806
0f"
#815
05#
#816
0e"
08#
#3433
x;"
x+!
xW
#3517
x@"
x0!
x\
#3556
xB"
x2!
x^
#3568
x="
x-!
xY
#3576
x>"
x.!
xZ
#3581
x?"
x/!
x[
#3590
xF"
x6!
xb
#3603
x:"
x*!
xV
#3612
x<"
x,!
xX
#3619
xA"
x1!
x]
#3620
xC"
x3!
x_
#3629
xE"
x5!
xa
#3633
x9"
x)!
xU
#3957
1d"
#4017
xD"
x4!
x`
#4380
0n"
#4397
1)#
#4495
1*#
#4791
1(#
#4885
xG"
x7!
xc
#5057
0p"
#5064
1'#
#5470
1&#
#5733
0s"
#5739
1%#
#5882
xV"
x^!
xr
#6122
xQ"
xY!
xm
#6144
1$#
#6158
xL"
xT!
xh
#6160
xN"
xV!
xj
#6182
xW"
x_!
xs
#6189
xR"
xZ!
xn
#6191
xM"
xU!
xi
#6192
xU"
xI"
x]!
xQ!
xq
xe
#6193
xS"
x[!
xo
#6203
xO"
xW!
xk
#6209
xX"
x`!
xt
#6238
xT"
x\!
xp
#6242
xJ"
xR!
xf
#6265
xP"
xX!
xl
#6319
xK"
xS!
xg
#6409
0v"
#6416
1##
#6597
xH"
x8!
xd
#6673
0V"
0^!
0r
#6835
0Q"
0Y!
0m
#6892
0R"
0Z!
0n
#6901
0L"
0T!
0h
#6913
0N"
0V!
0j
#6914
0M"
0U!
0i
#6922
0X"
0`!
0t
#6941
0T"
0\!
0p
#6944
0O"
0W!
0k
#6945
0W"
0I"
0U"
0_!
0Q!
0]!
0s
0q
0e
#6966
0S"
0[!
0o
#6986
0P"
0X!
0l
#6995
0J"
0R!
0f
#7072
0K"
0S!
0g
#7090
1H"
18!
1d
#7565
0w"
#7581
1"#
#7582
1!#
#7956
0x"
#7969
1}"
#7973
1~"
#7987
1F"
16!
1b
#8347
0y"
#8364
1{"
#8366
1|"
#8420
1E"
15!
1a
#8717
0z"
#9081
1D"
14!
1`
#9090
1C"
13!
1_
#9295
1B"
12!
1^
#9380
1G"
17!
1c
#9763
1A"
11!
1]
#9933
1@"
10!
1\
#11158
1>"
1.!
1Z
#11162
1?"
1/!
1[
#11541
1="
1-!
1Y
#11581
1<"
1,!
1X
#11799
1;"
1+!
1W
#11967
1:"
1*!
1V
#12316
09"
0)!
0U
#10000000
