TimeQuest Timing Analyzer report for uart_de0
Sat Feb 25 22:04:46 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 11. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 12. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 13. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 46. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 47. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 48. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Fast 1200mV 0C Model Metastability Report
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Progagation Delay
 63. Minimum Progagation Delay
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; uart_de0                                         ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.86 MHz ; 191.86 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.055 ; -87.377         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.357 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -3.325 ; -38.775            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.652 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -47.000                       ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.055 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.838      ;
; -3.055 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.838      ;
; -3.055 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.838      ;
; -3.055 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.838      ;
; -2.887 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.670      ;
; -2.887 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.670      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.830 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.822 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.742      ;
; -2.788 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.568      ;
; -2.788 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.568      ;
; -2.788 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.568      ;
; -2.788 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.568      ;
; -2.787 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.570      ;
; -2.787 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.570      ;
; -2.779 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.562      ;
; -2.779 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.562      ;
; -2.773 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.556      ;
; -2.773 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.556      ;
; -2.701 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.474      ;
; -2.701 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.474      ;
; -2.693 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.466      ;
; -2.693 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.466      ;
; -2.687 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.463      ;
; -2.687 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.463      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.681 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.618      ;
; -2.679 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.455      ;
; -2.679 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.455      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.581      ;
; -2.653 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.433      ;
; -2.653 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.433      ;
; -2.620 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.400      ;
; -2.620 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.400      ;
; -2.612 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.546      ;
; -2.612 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.546      ;
; -2.612 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.546      ;
; -2.602 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.536      ;
; -2.602 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.536      ;
; -2.602 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.536      ;
; -2.581 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.364      ;
; -2.581 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.364      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.564 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.484      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.542 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.462      ;
; -2.537 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.317      ;
; -2.537 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.317      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.536 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.456      ;
; -2.532 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.305      ;
; -2.532 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.305      ;
; -2.518 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.294      ;
; -2.518 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.294      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.294      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.294      ;
; -2.513 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.450      ;
; -2.513 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.450      ;
; -2.513 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.450      ;
; -2.512 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.292      ;
; -2.512 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.292      ;
; -2.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.286      ;
; -2.506 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.286      ;
; -2.499 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.436      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.379 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.597      ;
; 0.391 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.394 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.614      ;
; 0.540 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.758      ;
; 0.552 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.772      ;
; 0.558 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.572 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.574 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.582 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.800      ;
; 0.585 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.803      ;
; 0.589 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.807      ;
; 0.616 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.834      ;
; 0.625 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.843      ;
; 0.627 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.845      ;
; 0.628 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.846      ;
; 0.629 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.847      ;
; 0.630 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.848      ;
; 0.721 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.939      ;
; 0.778 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.996      ;
; 0.797 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.909      ;
; 0.797 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 0.909      ;
; 0.833 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.834 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.052      ;
; 0.836 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.054      ;
; 0.848 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.070      ;
; 0.860 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.862 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.083      ;
; 0.918 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.136      ;
; 0.920 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.138      ;
; 0.943 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.161      ;
; 0.944 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.162      ;
; 0.945 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.946 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.164      ;
; 0.952 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.169      ;
; 0.958 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.958 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.960 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.178      ;
; 0.961 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.962 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.180      ;
; 0.963 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.182      ;
; 0.974 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.192      ;
; 0.975 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.193      ;
; 0.977 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.195      ;
; 0.995 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.213      ;
; 0.997 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.113      ;
; 0.997 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.215      ;
; 1.001 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.117      ;
; 1.040 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.160      ;
; 1.053 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.271      ;
; 1.054 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.272      ;
; 1.055 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.273      ;
; 1.057 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.275      ;
; 1.064 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.283      ;
; 1.070 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.288      ;
; 1.073 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.291      ;
; 1.075 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.293      ;
; 1.077 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 1.197      ;
; 1.077 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.294      ;
; 1.087 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.305      ;
; 1.088 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.306      ;
; 1.096 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
; 1.096 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
; 1.096 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
; 1.096 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
; 1.096 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.314      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                              ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.325 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.608      ;
; -3.289 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.572      ;
; -3.188 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.471      ;
; -3.056 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.339      ;
; -3.054 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.337      ;
; -3.036 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.319      ;
; -3.027 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.109     ; 3.310      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.744 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.676      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.730 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.665      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.708 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.640      ;
; -1.704 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.639      ;
; -1.704 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.639      ;
; -1.704 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.639      ;
; -1.704 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.639      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.694 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.629      ;
; -1.684 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.273      ;
; -1.684 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.273      ;
; -1.668 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.603      ;
; -1.668 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.603      ;
; -1.668 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.603      ;
; -1.668 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.603      ;
; -1.648 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.237      ;
; -1.648 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.237      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.598 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.530      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.584 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.519      ;
; -1.558 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.493      ;
; -1.558 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.493      ;
; -1.558 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.493      ;
; -1.558 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.493      ;
; -1.538 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.127      ;
; -1.538 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.094      ; 2.127      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.407      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.473 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.405      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.461 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.396      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.459 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.394      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.448 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.380      ;
; -1.446 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.378      ;
; -1.446 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.378      ;
; -1.446 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.378      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.652 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.870      ;
; 1.652 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.870      ;
; 1.674 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.892      ;
; 1.674 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.892      ;
; 1.683 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.901      ;
; 1.683 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.901      ;
; 1.688 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.906      ;
; 1.688 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.906      ;
; 1.819 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.037      ;
; 1.819 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.037      ;
; 1.913 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.131      ;
; 1.913 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.131      ;
; 1.946 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.164      ;
; 1.946 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.164      ;
; 1.974 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.870      ;
; 1.974 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.870      ;
; 1.992 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.211      ;
; 1.992 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.211      ;
; 1.992 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.211      ;
; 1.992 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.211      ;
; 1.996 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.892      ;
; 1.996 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.892      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.002 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.221      ;
; 2.005 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.901      ;
; 2.005 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.901      ;
; 2.010 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.906      ;
; 2.010 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 1.906      ;
; 2.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.233      ;
; 2.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.233      ;
; 2.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.233      ;
; 2.014 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.233      ;
; 2.023 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.242      ;
; 2.023 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.242      ;
; 2.023 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.242      ;
; 2.023 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.242      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.024 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.243      ;
; 2.028 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.247      ;
; 2.028 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.247      ;
; 2.028 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.247      ;
; 2.028 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.247      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.033 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.252      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.254      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.038 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.257      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.060 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.276      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.069 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.285      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.074 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.290      ;
; 2.141 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 2.037      ;
; 2.141 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 2.037      ;
; 2.159 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.378      ;
; 2.159 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.378      ;
; 2.159 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.378      ;
; 2.159 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.378      ;
; 2.169 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.388      ;
; 2.169 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.388      ;
; 2.169 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.388      ;
; 2.169 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.388      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.258  ; 0.408        ; 0.150          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[4]|clk                                                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[5]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_filter|l_sreg[0]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[0]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[1]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[2]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[3]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[6]|clk                                                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[7]|clk                                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control_1|count[0]|clk                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.241 ; -1.081 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 1.446 ; 1.286 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.080 ; 6.160 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.880 ; 4.847 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.910 ; 4.877 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.920 ; 4.887 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 4.828 ;    ;    ; 5.079 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 4.750 ;    ;    ; 4.999 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.77 MHz ; 211.77 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.716 ; -75.613        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.312 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -2.958 ; -32.857           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.491 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -47.000                      ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.716 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.519      ;
; -2.716 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.519      ;
; -2.710 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.513      ;
; -2.710 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.513      ;
; -2.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.377      ;
; -2.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.377      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.443      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.508 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.437      ;
; -2.484 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.287      ;
; -2.484 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.287      ;
; -2.464 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.263      ;
; -2.464 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.263      ;
; -2.458 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.257      ;
; -2.458 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.257      ;
; -2.397 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.190      ;
; -2.397 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.190      ;
; -2.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.184      ;
; -2.391 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.184      ;
; -2.383 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.179      ;
; -2.383 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.179      ;
; -2.377 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.173      ;
; -2.377 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.173      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.372 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.301      ;
; -2.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.166      ;
; -2.363 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.166      ;
; -2.357 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.160      ;
; -2.357 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.160      ;
; -2.330 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.273      ;
; -2.330 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.273      ;
; -2.330 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.273      ;
; -2.324 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.267      ;
; -2.324 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.267      ;
; -2.324 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.267      ;
; -2.322 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.121      ;
; -2.322 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.121      ;
; -2.295 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.098      ;
; -2.295 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.098      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.282 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.211      ;
; -2.269 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.069      ;
; -2.269 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.069      ;
; -2.255 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.048      ;
; -2.255 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.048      ;
; -2.248 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.188      ;
; -2.248 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.188      ;
; -2.248 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.188      ;
; -2.241 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.181      ;
; -2.241 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.181      ;
; -2.241 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.181      ;
; -2.241 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.037      ;
; -2.241 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.037      ;
; -2.232 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.031      ;
; -2.232 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.031      ;
; -2.198 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.141      ;
; -2.198 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.141      ;
; -2.198 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.141      ;
; -2.198 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.141      ;
; -2.192 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.135      ;
; -2.192 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.135      ;
; -2.192 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.135      ;
; -2.192 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.135      ;
; -2.188 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.131      ;
; -2.188 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.131      ;
; -2.188 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.131      ;
; -2.169 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.969      ;
; -2.169 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.969      ;
; -2.165 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.958      ;
; -2.165 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.958      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.163 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.092      ;
; -2.157 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.086      ;
; -2.157 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.086      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.535      ;
; 0.348 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.546      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.557      ;
; 0.487 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.685      ;
; 0.498 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.501 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
; 0.508 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.512 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.516 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.520 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.719      ;
; 0.528 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.726      ;
; 0.531 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.730      ;
; 0.552 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.751      ;
; 0.558 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.757      ;
; 0.559 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.758      ;
; 0.559 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.758      ;
; 0.562 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.761      ;
; 0.564 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.763      ;
; 0.661 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.859      ;
; 0.707 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.906      ;
; 0.719 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.820      ;
; 0.719 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.820      ;
; 0.745 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.749 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.948      ;
; 0.752 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.759 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.961      ;
; 0.767 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.965      ;
; 0.774 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.972      ;
; 0.816 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.015      ;
; 0.834 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
; 0.838 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.037      ;
; 0.841 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.040      ;
; 0.849 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.856 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.056      ;
; 0.861 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.061      ;
; 0.870 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.068      ;
; 0.896 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.094      ;
; 0.903 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.101      ;
; 0.908 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.012      ;
; 0.909 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.013      ;
; 0.930 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.129      ;
; 0.937 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.136      ;
; 0.944 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.051      ;
; 0.945 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.144      ;
; 0.946 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.144      ;
; 0.952 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.954 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.153      ;
; 0.955 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.154      ;
; 0.959 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.157      ;
; 0.962 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.161      ;
; 0.974 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.173      ;
; 0.976 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.083      ;
; 0.976 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.175      ;
; 0.977 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.176      ;
; 0.992 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.191      ;
; 0.992 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.191      ;
; 0.992 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.191      ;
; 0.992 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.191      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.958 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.274      ;
; -2.929 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.082     ; 3.244      ;
; -2.833 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.149      ;
; -2.720 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.036      ;
; -2.712 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.028      ;
; -2.706 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.022      ;
; -2.688 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.081     ; 3.004      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.473 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.411      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.458 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.399      ;
; -1.447 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 2.040      ;
; -1.447 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 2.040      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.444 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.381      ;
; -1.437 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.378      ;
; -1.437 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.378      ;
; -1.437 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.378      ;
; -1.437 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.378      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.429 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.369      ;
; -1.413 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.005      ;
; -1.413 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.005      ;
; -1.408 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.348      ;
; -1.408 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.348      ;
; -1.408 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.348      ;
; -1.408 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.348      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.348 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.286      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.333 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.274      ;
; -1.330 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 1.923      ;
; -1.330 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 1.923      ;
; -1.312 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.253      ;
; -1.312 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.253      ;
; -1.312 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.253      ;
; -1.312 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.253      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.235 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.173      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.227 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.165      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.220 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.161      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.214 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.152      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.212 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.153      ;
; -1.209 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 1.802      ;
; -1.209 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 1.802      ;
; -1.206 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.098      ; 1.799      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.491 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.690      ;
; 1.491 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.690      ;
; 1.504 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.703      ;
; 1.504 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.703      ;
; 1.516 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.715      ;
; 1.516 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.715      ;
; 1.519 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.718      ;
; 1.519 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.718      ;
; 1.634 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.833      ;
; 1.634 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.833      ;
; 1.722 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.921      ;
; 1.722 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.921      ;
; 1.753 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.952      ;
; 1.753 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.952      ;
; 1.784 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.983      ;
; 1.784 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.983      ;
; 1.784 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.983      ;
; 1.784 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.983      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.795 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.994      ;
; 1.812 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.011      ;
; 1.812 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.011      ;
; 1.812 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.011      ;
; 1.812 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.011      ;
; 1.816 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.015      ;
; 1.816 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.015      ;
; 1.816 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.015      ;
; 1.816 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.015      ;
; 1.819 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.690      ;
; 1.819 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.690      ;
; 1.820 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.019      ;
; 1.820 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.019      ;
; 1.820 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.019      ;
; 1.820 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.019      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.822 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.018      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.823 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.022      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.026      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.831 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.030      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.703      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.703      ;
; 1.844 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.715      ;
; 1.844 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.715      ;
; 1.847 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.718      ;
; 1.847 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.207      ; 1.718      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.850 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.046      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.854 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.050      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.858 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.054      ;
; 1.934 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.133      ;
; 1.934 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.133      ;
; 1.934 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.133      ;
; 1.934 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.133      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
; 1.945 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.144      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; 0.183  ; 0.338        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; 0.183  ; 0.338        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; 0.246  ; 0.396        ; 0.150          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[0]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[1]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[4]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[5]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[6]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[7]|clk                                                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_filter|l_sreg[0]|clk                                                  ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[2]|clk                                                  ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[3]|clk                                                  ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control_1|count[0]|clk                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.109 ; -0.950 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 1.295 ; 1.136 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.952 ; 6.038 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.952 ; 6.038 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.752 ; 4.725 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.783 ; 4.756 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.793 ; 4.766 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.868 ; 5.954 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.668 ; 4.641 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.698 ; 4.671 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.708 ; 4.681 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 4.693 ;    ;    ; 4.863 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 4.623 ;    ;    ; 4.792 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.392 ; -31.260        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.431 ; -11.649           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.906 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -49.451                      ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.392 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.263      ;
; -1.392 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.263      ;
; -1.392 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.263      ;
; -1.392 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.263      ;
; -1.347 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.462     ; 1.325      ;
; -1.304 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.175      ;
; -1.304 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.175      ;
; -1.249 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.120      ;
; -1.249 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.120      ;
; -1.248 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.119      ;
; -1.248 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.119      ;
; -1.246 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.117      ;
; -1.246 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.117      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.087      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.087      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.087      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.087      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.210 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.154      ;
; -1.169 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.037      ;
; -1.169 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.037      ;
; -1.149 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.010      ;
; -1.149 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.010      ;
; -1.149 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.010      ;
; -1.149 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.010      ;
; -1.136 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.000      ;
; -1.136 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.000      ;
; -1.136 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.000      ;
; -1.136 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.000      ;
; -1.132 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.003      ;
; -1.132 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.003      ;
; -1.130 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.999      ;
; -1.130 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.999      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.066      ;
; -1.098 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.966      ;
; -1.098 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.966      ;
; -1.075 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.944      ;
; -1.075 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.944      ;
; -1.074 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.943      ;
; -1.074 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.943      ;
; -1.072 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.941      ;
; -1.072 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 1.941      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.022      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.011      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.066 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.010      ;
; -1.065 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.127      ;
; -1.065 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.127      ;
; -1.065 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.127      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.064 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.008      ;
; -1.061 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 1.922      ;
; -1.061 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 1.922      ;
; -1.048 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 1.912      ;
; -1.048 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 1.912      ;
; -1.039 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.436     ; 1.090      ;
; -1.036 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.904      ;
; -1.036 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.904      ;
; -1.006 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 1.867      ;
; -1.006 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 1.867      ;
; -1.005 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 1.866      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.199 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.206 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.327      ;
; 0.282 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.401      ;
; 0.294 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.421      ;
; 0.307 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.432      ;
; 0.317 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.436      ;
; 0.333 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.452      ;
; 0.337 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.456      ;
; 0.338 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.457      ;
; 0.338 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.457      ;
; 0.340 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.459      ;
; 0.341 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.460      ;
; 0.380 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.498      ;
; 0.410 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.529      ;
; 0.429 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.489      ;
; 0.429 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.489      ;
; 0.448 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.569      ;
; 0.456 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.459 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.582      ;
; 0.466 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.589      ;
; 0.489 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.608      ;
; 0.498 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.617      ;
; 0.506 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.625      ;
; 0.511 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.631      ;
; 0.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.634      ;
; 0.519 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.522 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.525 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.648      ;
; 0.532 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.650      ;
; 0.532 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.598      ;
; 0.535 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.653      ;
; 0.535 ; reset_control:reset_control_1|count[1]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.654      ;
; 0.538 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.601      ;
; 0.563 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.682      ;
; 0.564 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.683      ;
; 0.567 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.686      ;
; 0.571 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.690      ;
; 0.572 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 0.640      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.578 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.697      ;
; 0.581 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.700      ;
; 0.585 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.706      ;
; 0.591 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.710      ;
; 0.594 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.713      ;
; 0.596 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.715      ;
; 0.598 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.431 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 2.095      ;
; -1.417 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.225      ; 2.080      ;
; -1.359 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 2.023      ;
; -1.287 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 1.951      ;
; -1.284 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 1.948      ;
; -1.277 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 1.941      ;
; -1.267 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.226      ; 1.931      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.516 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.465      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.458      ;
; -0.498 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.451      ;
; -0.498 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.451      ;
; -0.498 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.451      ;
; -0.498 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.451      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.488 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.440      ;
; -0.484 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.436      ;
; -0.484 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.436      ;
; -0.484 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.436      ;
; -0.484 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.436      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.458 ; reset_control:reset_control_1|count[1] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.408      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.430 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.383      ;
; -0.426 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.379      ;
; -0.426 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.379      ;
; -0.426 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.379      ;
; -0.426 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.379      ;
; -0.421 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.353      ; 1.261      ;
; -0.421 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.353      ; 1.261      ;
; -0.402 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.352      ; 1.241      ;
; -0.402 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.352      ; 1.241      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.397 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.347      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.386 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.336      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.329      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.378 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.328      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.368 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.321      ;
; -0.361 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.314      ;
; -0.361 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.314      ;
; -0.361 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.314      ;
; -0.361 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.314      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.026      ;
; 0.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.026      ;
; 0.916 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.036      ;
; 0.916 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.036      ;
; 0.922 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.042      ;
; 0.927 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.047      ;
; 0.927 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.047      ;
; 0.996 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.116      ;
; 0.996 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.116      ;
; 0.996 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.026      ;
; 0.996 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.026      ;
; 1.006 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.036      ;
; 1.006 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.036      ;
; 1.012 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.042      ;
; 1.012 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.042      ;
; 1.017 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.047      ;
; 1.017 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.047      ;
; 1.051 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.170      ;
; 1.051 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.170      ;
; 1.065 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.185      ;
; 1.065 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.185      ;
; 1.086 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.116      ;
; 1.086 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.116      ;
; 1.110 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.230      ;
; 1.110 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.230      ;
; 1.110 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.230      ;
; 1.110 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.230      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.114 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.234      ;
; 1.119 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.239      ;
; 1.119 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.239      ;
; 1.119 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.239      ;
; 1.119 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.239      ;
; 1.120 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.240      ;
; 1.120 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.240      ;
; 1.120 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.240      ;
; 1.120 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.240      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.124 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.244      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.246      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.250      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.258      ;
; 1.141 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.425      ; 1.170      ;
; 1.141 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.425      ; 1.170      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.151 ; reset_control:reset_control_1|count[6] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.268      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.154 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.271      ;
; 1.155 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.185      ;
; 1.155 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.185      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.157 ; reset_control:reset_control_1|count[5] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.274      ;
; 1.184 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.304      ;
; 1.184 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.304      ;
; 1.184 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.304      ;
; 1.184 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.304      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[0]                         ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[1]                         ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[2]                         ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:bits_counter|l_cnt[3]                         ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]~_Duplicate_1            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -0.052 ; 0.103        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[4]                         ;
; -0.052 ; 0.103        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[5]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[0]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[1]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[2]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[3]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[6]                         ;
; -0.051 ; 0.104        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:rx_shift_reg|reg[7]                         ;
; 0.001  ; 0.151        ; 0.150          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_filter|l_sreg[0]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[2]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[3]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[4]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[5]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[6]|clk                                                  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[7]|clk                                                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[0]|clk                                                  ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_1|uart_receiver_1|rx_shift_reg|reg[1]|clk                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control_1|count[1]|clk                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 1.164 ; 0.783 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.863 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.863 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 3.051 ; 3.023 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.082 ; 3.054 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.092 ; 3.064 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 2.964 ;    ;    ; 3.472 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 2.918 ;    ;    ; 3.422 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.055  ; 0.186 ; -3.325   ; 0.906   ; -3.000              ;
;  CLOCK_50        ; -3.055  ; 0.186 ; -3.325   ; 0.906   ; -3.000              ;
; Design-wide TNS  ; -87.377 ; 0.0   ; -38.775  ; 0.0     ; -49.451             ;
;  CLOCK_50        ; -87.377 ; 0.000 ; -38.775  ; 0.000   ; -49.451             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 1.446 ; 1.286 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 4.828 ;    ;    ; 5.079 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; LEDG[9]     ; 2.918 ;    ;    ; 3.422 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FL_BYTE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_CE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_OE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RST_N                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ15_AM1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CLK                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CMD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RW                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_EN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_BLON                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_HS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_VS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CS_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CKE                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_LDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_UDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_RAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_WE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 898      ; 11       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 898      ; 11       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 133      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 133      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Feb 25 22:04:20 2012
Info: Command: quartus_sta uart_de0 -c uart_de0
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'uart_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.055
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.055       -87.377 CLOCK_50 
Info: Worst-case hold slack is 0.357
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.357         0.000 CLOCK_50 
Info: Worst-case recovery slack is -3.325
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.325       -38.775 CLOCK_50 
Info: Worst-case removal slack is 1.652
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.652         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -47.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.716
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.716       -75.613 CLOCK_50 
Info: Worst-case hold slack is 0.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.312         0.000 CLOCK_50 
Info: Worst-case recovery slack is -2.958
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.958       -32.857 CLOCK_50 
Info: Worst-case removal slack is 1.491
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.491         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -47.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.392
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.392       -31.260 CLOCK_50 
Info: Worst-case hold slack is 0.186
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.186         0.000 CLOCK_50 
Info: Worst-case recovery slack is -1.431
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.431       -11.649 CLOCK_50 
Info: Worst-case removal slack is 0.906
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.906         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -49.451 CLOCK_50 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Sat Feb 25 22:04:46 2012
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:10


