Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 09:36:25 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328953734.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0                12294        0.036        0.000                      0                12294        0.264        0.000                       0                  4110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.262        0.000                      0                  410        0.088        0.000                      0                  410       18.750        0.000                       0                   162  
eth_tx_clk                    1.241        0.000                      0                  224        0.122        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                       0.059        0.000                      0                11646        0.036        0.000                      0                11646        3.750        0.000                       0                  3747  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     6.741 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.931    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y47         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.523     7.873    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350     8.223    
                         clock uncertainty           -0.053     8.170    
    SLICE_X64Y47         FDPE (Setup_fdpe_C_D)       -0.016     8.154    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.773ns (29.499%)  route 1.847ns (70.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.847     8.548    clk200_rst
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.295     8.843 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.843    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.029    11.159    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.478ns (33.000%)  route 0.970ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           0.970     7.671    clk200_rst
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.478ns (33.000%)  route 0.970ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           0.970     7.671    clk200_rst
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.478ns (33.000%)  route 0.970ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           0.970     7.671    clk200_rst
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.478ns (33.000%)  route 0.970ns (67.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           0.970     7.671    clk200_rst
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.624    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.748 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.624    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.748 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.624    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.748 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.624    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.748 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     2.035 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.091    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y47         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.869     2.422    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.551     1.871    
    SLICE_X64Y47         FDPE (Hold_fdpe_C_D)         0.060     1.931    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.148    netsoc_reset_counter[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.193 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.193    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.048     2.246 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.246    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    netsoc_reset_counter[2]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.045     2.243 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.121     1.981    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.123    netsoc_reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.222 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.338    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.123    netsoc_reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.222 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.338    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.123    netsoc_reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.222 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.338    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.123    netsoc_reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.222 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.338    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.953%)  route 0.384ns (61.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.384     2.392    netsoc_reset_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.097     2.489 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.489    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.148ns (27.232%)  route 0.395ns (72.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X64Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     2.019 r  FDPE_3/Q
                         net (fo=5, routed)           0.395     2.415    clk200_rst
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X64Y27         FDSE (Hold_fdse_C_S)        -0.044     1.829    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y47     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y47     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y47     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     netsoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.563     1.563    eth_rx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.456     2.019 r  FDPE_8/Q
                         net (fo=1, routed)           0.199     2.219    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y35         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.445     3.445    eth_rx_clk
    SLICE_X28Y35         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.118     3.563    
                         clock uncertainty           -0.035     3.528    
    SLICE_X28Y35         FDPE (Setup_fdpe_C_D)       -0.047     3.481    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             31.684ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clockdomainsrenamer1_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 1.734ns (20.971%)  route 6.535ns (79.029%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT4 (Prop_lut4_I0_O)        0.117     8.331 r  clockdomainsrenamer1_state_i_2/O
                         net (fo=1, routed)           1.147     9.478    clockdomainsrenamer1_next_state
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.348     9.826 r  clockdomainsrenamer1_state_i_1/O
                         net (fo=1, routed)           0.000     9.826    clockdomainsrenamer1_state_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  clockdomainsrenamer1_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.437    41.437    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  clockdomainsrenamer1_state_reg/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.029    41.510    clockdomainsrenamer1_state_reg
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 31.684    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 1.517ns (19.143%)  route 6.408ns (80.857%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.689     9.026    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.332     9.482    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.443    41.443    eth_rx_clk
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    41.282    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 1.517ns (19.143%)  route 6.408ns (80.857%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.689     9.026    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.332     9.482    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.443    41.443    eth_rx_clk
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    41.282    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 1.517ns (19.143%)  route 6.408ns (80.857%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.689     9.026    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.332     9.482    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.443    41.443    eth_rx_clk
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    41.282    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 1.517ns (19.143%)  route 6.408ns (80.857%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.689     9.026    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.150 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.332     9.482    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.443    41.443    eth_rx_clk
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    41.282    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             32.103ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 1.200ns (15.400%)  route 6.592ns (84.600%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y35         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=13, routed)          1.301     3.320    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y32         LUT5 (Prop_lut5_I0_O)        0.124     3.444 r  ethmac_crc32_checker_crc_reg[26]_i_2/O
                         net (fo=8, routed)           1.287     4.731    ethmac_crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.855 r  ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.571     5.427    ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  ethmac_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.637     6.187    ethmac_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.311 r  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.530     6.841    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.965 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.714     7.679    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.803 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.551     9.354    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y31          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.443    41.443    eth_rx_clk
    SLICE_X8Y31          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.030    41.457    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 32.103    

Slack (MET) :             32.205ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 1.517ns (19.569%)  route 6.235ns (80.431%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.848     9.185    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.309 r  ethphy_liteethphymiirx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     9.309    ethphy_liteethphymiirx_converter_converter_source_last_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.441    41.441    eth_rx_clk
    SLICE_X31Y33         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.029    41.514    ethphy_liteethphymiirx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                         41.514    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 32.205    

Slack (MET) :             32.208ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 1.517ns (20.183%)  route 5.999ns (79.817%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.205     8.542    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.407     9.074    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.442    41.442    eth_rx_clk
    SLICE_X31Y34         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205    41.281    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.281    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 32.208    

Slack (MET) :             32.208ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 1.517ns (20.183%)  route 5.999ns (79.817%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     1.557    eth_rx_clk
    SLICE_X10Y28         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  ethmac_rx_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.974     3.010    ethmac_rx_cdc_graycounter0_q[4]
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.295     3.305 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.933     4.238    storage_12_reg_i_10_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.362 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.042     5.404    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     5.528 r  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=2, routed)           1.112     6.640    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.874     7.638    ethmac_crc32_checker_sink_sink_ready
    SLICE_X29Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.762 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.452     8.214    ethmac_rx_gap_checker_sink_ready
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.338 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.205     8.542    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.407     9.074    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.442    41.442    eth_rx_clk
    SLICE_X31Y34         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205    41.281    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.281    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 32.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     0.559    eth_rx_clk
    SLICE_X32Y32         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X30Y32         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     0.826    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y32         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y32         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.882    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.556     0.556    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.752    xilinxmultiregimpl5_regs0[1]
    SLICE_X11Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.823     0.823    eth_rx_clk
    SLICE_X11Y26         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.075     0.631    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     0.558    eth_rx_clk
    SLICE_X11Y27         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[2]
    SLICE_X11Y27         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     0.825    eth_rx_clk
    SLICE_X11Y27         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y35  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y35  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30  clockdomainsrenamer1_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y35  clockdomainsrenamer3_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y35  clockdomainsrenamer3_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  clockdomainsrenamer5_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  clockdomainsrenamer5_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y34  ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X35Y34  ethmac_crc32_checker_crc_reg_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y33  storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y32  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X14Y34         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDPE (Prop_fdpe_C_Q)         0.518     2.082 r  FDPE_6/Q
                         net (fo=1, routed)           0.190     2.272    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X14Y34         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     3.447    eth_tx_clk
    SLICE_X14Y34         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.117     3.564    
                         clock uncertainty           -0.035     3.529    
    SLICE_X14Y34         FDPE (Setup_fdpe_C_D)       -0.016     3.513    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             29.041ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 1.634ns (15.878%)  route 8.657ns (84.122%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.527     9.619    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.025    10.768    storage_11_reg_i_46_n_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124    10.892 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.035    11.927    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                 29.041    

Slack (MET) :             29.656ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 1.660ns (16.513%)  route 8.393ns (83.487%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.527     9.619    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.035    10.778    storage_11_reg_i_46_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.150    10.928 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.761    11.689    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.520    41.520    eth_tx_clk
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.092    41.612    
                         clock uncertainty           -0.035    41.577    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.232    41.345    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.345    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                 29.656    

Slack (MET) :             29.739ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 1.510ns (15.741%)  route 8.083ns (84.259%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.833     9.925    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y10          LUT2 (Prop_lut2_I1_O)        0.124    10.049 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.180    11.229    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 29.739    

Slack (MET) :             30.018ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 1.660ns (17.159%)  route 8.014ns (82.841%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.527     9.619    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.035    10.778    storage_11_reg_i_46_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I0_O)        0.150    10.928 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382    11.310    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.520    41.520    eth_tx_clk
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.092    41.612    
                         clock uncertainty           -0.035    41.577    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.249    41.328    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                 30.018    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.510ns (16.485%)  route 7.650ns (83.515%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.613     9.705    ethmac_tx_converter_converter_mux__0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124     9.829 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.967    10.796    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.261ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.649ns  (logic 1.634ns (16.935%)  route 8.015ns (83.065%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.527     9.619    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.025    10.768    storage_11_reg_i_46_n_0
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124    10.892 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.393    11.285    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.520    41.520    eth_tx_clk
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.092    41.612    
                         clock uncertainty           -0.035    41.577    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.031    41.546    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.546    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                 30.261    

Slack (MET) :             30.316ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 1.634ns (17.026%)  route 7.963ns (82.974%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.527     9.619    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.035    10.778    storage_11_reg_i_46_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.124    10.902 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.331    11.233    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.520    41.520    eth_tx_clk
    SLICE_X6Y3           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.092    41.612    
                         clock uncertainty           -0.035    41.577    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.028    41.549    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.549    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 30.316    

Slack (MET) :             30.433ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 1.884ns (19.658%)  route 7.700ns (80.342%))
  Logic Levels:           9  (LUT3=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.805     9.897    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.150    10.047 r  ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.825    10.873    ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.348    11.221 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.221    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X6Y7           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.519    41.519    eth_tx_clk
    SLICE_X6Y7           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.092    41.611    
                         clock uncertainty           -0.035    41.576    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077    41.653    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.653    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 30.433    

Slack (MET) :             30.554ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.510ns (17.201%)  route 7.268ns (82.799%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     1.636    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.154 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.336     3.490    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     3.614 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           1.126     4.741    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.865 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.467     5.332    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.456 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.800     6.256    ethmac_padding_inserter_source_valid
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.380 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.072    ethmac_crc32_inserter_source_valid
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.196 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.996     8.191    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.653     8.969    ethmac_tx_converter_converter_mux0
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.093 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.445     9.537    ethmac_tx_converter_converter_mux__0
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.124     9.661 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.753    10.415    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 30.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     0.594    eth_tx_clk
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.790    xilinxmultiregimpl2_regs0[3]
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     0.865    eth_tx_clk
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.075     0.669    xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.595     0.595    eth_tx_clk
    SLICE_X7Y3           FDRE                                         r  xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.791    xilinxmultiregimpl2_regs0[6]
    SLICE_X7Y3           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.866     0.866    eth_tx_clk
    SLICE_X7Y3           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.075     0.670    xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.594     0.594    eth_tx_clk
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.790    xilinxmultiregimpl2_regs0[4]
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.865     0.865    eth_tx_clk
    SLICE_X7Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.071     0.665    xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     0.593    eth_tx_clk
    SLICE_X3Y13          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDSE (Prop_fdse_C_Q)         0.141     0.734 r  ethmac_crc32_inserter_reg_reg[23]/Q
                         net (fo=2, routed)           0.099     0.833    p_8_in
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.048     0.881 r  ethmac_crc32_inserter_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.881    ethmac_crc32_inserter_next_reg[31]
    SLICE_X2Y13          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     0.863    eth_tx_clk
    SLICE_X2Y13          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X2Y13          FDSE (Hold_fdse_C_D)         0.131     0.737    ethmac_crc32_inserter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X14Y34         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.728 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.783    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X14Y34         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X14Y34         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.268     0.564    
    SLICE_X14Y34         FDPE (Hold_fdpe_C_D)         0.060     0.624    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl2_regs0[1]
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.060     0.627    xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.786    xilinxmultiregimpl2_regs0[2]
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X8Y7           FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.053     0.620    xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.234%)  route 0.123ns (39.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     0.593    eth_tx_clk
    SLICE_X3Y15          FDSE                                         r  ethmac_crc32_inserter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     0.734 r  ethmac_crc32_inserter_reg_reg[6]/Q
                         net (fo=2, routed)           0.123     0.856    p_21_in
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  ethmac_crc32_inserter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.901    ethmac_crc32_inserter_next_reg[14]
    SLICE_X5Y15          FDSE                                         r  ethmac_crc32_inserter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     0.860    eth_tx_clk
    SLICE_X5Y15          FDSE                                         r  ethmac_crc32_inserter_reg_reg[14]/C
                         clock pessimism             -0.234     0.626    
    SLICE_X5Y15          FDSE (Hold_fdse_C_D)         0.091     0.717    ethmac_crc32_inserter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.596     0.596    eth_tx_clk
    SLICE_X2Y7           FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.760 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.105     0.865    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.910 r  clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     0.910    clockdomainsrenamer0_state_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.867     0.867    eth_tx_clk
    SLICE_X3Y7           FDRE                                         r  clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.091     0.700    clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.090%)  route 0.152ns (44.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     0.593    eth_tx_clk
    SLICE_X3Y15          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     0.734 r  ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.152     0.885    p_30_in
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.930 r  ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.930    ethmac_crc32_inserter_next_reg[23]
    SLICE_X3Y13          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.863     0.863    eth_tx_clk
    SLICE_X3Y13          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X3Y13          FDSE (Hold_fdse_C_D)         0.091     0.699    ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7    clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y12   clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y12   clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y11   clockdomainsrenamer4_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y11   clockdomainsrenamer4_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y8    clockdomainsrenamer6_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13   eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11   clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11   clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y13   eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14   eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14   eth_tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14   eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7    xilinxmultiregimpl2_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7    xilinxmultiregimpl2_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y3    xilinxmultiregimpl2_regs1_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7    clockdomainsrenamer0_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7    clockdomainsrenamer0_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 3.872ns (40.885%)  route 5.599ns (59.115%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.614     1.614    sys_clk
    RAMB18_X1Y3          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.068 r  tag_mem_reg/DOPADOP[0]
                         net (fo=1, routed)           1.028     5.096    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOPADOP[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.220 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.220    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_32_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.030     6.800    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X53Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.924 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.436     7.361    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.485 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.592     8.077    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.504     8.705    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.829 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.331     9.160    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.548     9.832    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.956 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_1/O
                         net (fo=4, routed)           1.128    11.084    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/DIA
    SLICE_X46Y11         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.448    11.448    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/WCLK
    SLICE_X46Y11         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X46Y11         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    11.144    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 3.004ns (30.482%)  route 6.851ns (69.518%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X49Y10         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     2.026 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/Q
                         net (fo=5, routed)           0.736     2.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][9]
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_10/O
                         net (fo=6, routed)           0.652     3.539    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/D[41]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.663 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.213 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.598 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.646     5.244    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I3_O)        0.373     5.617 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.302     5.918    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.042 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.450     6.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.151     6.768    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.892 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.394     7.286    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.410 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.564     7.974    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.482     8.580    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_7/O
                         net (fo=82, routed)          1.352    10.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DPRA3
    SLICE_X46Y14         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    10.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19/DP/O
                         net (fo=1, routed)           1.121    11.301    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_19_19_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.425 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    11.425    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[19]
    SLICE_X48Y24         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.437    11.437    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X48Y24         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]/C
                         clock pessimism              0.093    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)        0.032    11.506    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 3.004ns (30.529%)  route 6.836ns (69.471%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X49Y10         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     2.026 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/Q
                         net (fo=5, routed)           0.736     2.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][9]
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_10/O
                         net (fo=6, routed)           0.652     3.539    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/D[41]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.663 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.213 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.598 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.646     5.244    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I3_O)        0.373     5.617 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.302     5.918    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.042 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.450     6.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.151     6.768    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.892 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.394     7.286    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.410 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.564     7.974    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.366     8.463    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.587 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.719    10.307    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/ADDRA1
    SLICE_X46Y12         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.431 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA/O
                         net (fo=1, routed)           0.855    11.286    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.410 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    11.410    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[15]
    SLICE_X47Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.445    11.445    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X47Y15         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.031    11.499    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 3.004ns (30.695%)  route 6.783ns (69.305%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.570     1.570    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X49Y10         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     2.026 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[9]/Q
                         net (fo=5, routed)           0.736     2.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][9]
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.887 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_10/O
                         net (fo=6, routed)           0.652     3.539    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/D[41]
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.663 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.663    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/i__carry_i_3_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.213 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.327 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.327    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.598 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.646     5.244    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I3_O)        0.373     5.617 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.302     5.918    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.042 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.450     6.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ctrl_rfd_adr_o[4]_i_6/O
                         net (fo=1, routed)           0.151     6.768    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/access_done_reg
    SLICE_X43Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.892 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_rfd_adr_o[4]_i_3/O
                         net (fo=1, routed)           0.394     7.286    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_valid_o_reg
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.410 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.564     7.974    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.366     8.463    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.587 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.532    10.119    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/ADDRC1
    SLICE_X42Y14         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMC/O
                         net (fo=1, routed)           0.990    11.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17_n_2
    SLICE_X47Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.357 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    11.357    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[17]
    SLICE_X47Y19         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.440    11.440    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X47Y19         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.031    11.494    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 2.527ns (25.775%)  route 7.277ns (74.225%))
  Logic Levels:           13  (LUT3=4 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.563     1.563    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/clk100
    SLICE_X43Y14         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[4]/Q
                         net (fo=9, routed)           1.194     3.213    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/Q[4]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.124     3.337 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/threestagemultiply.mul_result10__0_i_39/O
                         net (fo=2, routed)           0.329     3.666    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result[4]
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.790 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_rfb_o[4]_i_2/O
                         net (fo=1, routed)           0.547     4.337    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_rfb_o[4]_i_2_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.124     4.461 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_rfb_o[4]_i_1/O
                         net (fo=6, routed)           0.334     4.796    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfb_o[4]
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     4.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/threestagemultiply.mul_result10_i_28/O
                         net (fo=51, routed)          0.954     5.874    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/B[4]
    SLICE_X32Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[24]_i_18/O
                         net (fo=3, routed)           0.832     6.830    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o_reg[12]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.954 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_25/O
                         net (fo=3, routed)           0.458     7.411    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o_reg[31]_3
    SLICE_X37Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.535 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_17/O
                         net (fo=2, routed)           0.550     8.085    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_17_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I2_O)        0.116     8.201 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[0]_i_9/O
                         net (fo=1, routed)           0.452     8.654    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_reg[1]_1
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.328     8.982 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_7/O
                         net (fo=1, routed)           0.424     9.405    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mor1kx_execute_alu/shift_result[0]
    SLICE_X40Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.529 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_6/O
                         net (fo=1, routed)           0.537    10.066    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_6_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.124    10.190 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_4/O
                         net (fo=1, routed)           0.000    10.190    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_4_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    10.402 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[0]_i_3/O
                         net (fo=1, routed)           0.666    11.068    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[0]_i_3_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.299    11.367 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.367    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_jal_result_o_reg[31][0]
    SLICE_X41Y10         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.448    11.448    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X41Y10         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    11.516    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.872ns (41.900%)  route 5.369ns (58.100%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.614     1.614    sys_clk
    RAMB18_X1Y3          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.068 r  tag_mem_reg/DOPADOP[0]
                         net (fo=1, routed)           1.028     5.096    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOPADOP[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.220 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.220    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_32_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.030     6.800    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_interface0_wb_sdram_ack0
    SLICE_X53Y10         LUT4 (Prop_lut4_I1_O)        0.124     6.924 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0/O
                         net (fo=1, routed)           0.436     7.361    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_64__0_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.485 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/mem_reg_i_62__1/O
                         net (fo=2, routed)           0.592     8.077    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/ethmac_sram1_bus_ack1_reg
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__0/O
                         net (fo=18, routed)          0.504     8.705    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.829 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_26/O
                         net (fo=4, routed)           0.331     9.160    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_req_o_reg_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.626     9.910    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_18_18_i_1/O
                         net (fo=8, routed)           0.821    10.855    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/D
    SLICE_X52Y25         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.438    11.438    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/WCLK
    SLICE_X52Y25         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/DP/CLK
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.461    
    SLICE_X52Y25         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    11.023    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_18_18/DP
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_reader_length_storage_full_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.478ns (5.321%)  route 8.505ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.625     1.625    sys_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.103 r  FDPE_1/Q
                         net (fo=1574, routed)        8.505    10.608    sys_rst
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.433    11.433    sys_clk
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[0]/C
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.377    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.600    10.777    ethmac_reader_length_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_reader_length_storage_full_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.478ns (5.321%)  route 8.505ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.625     1.625    sys_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.103 r  FDPE_1/Q
                         net (fo=1574, routed)        8.505    10.608    sys_rst
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.433    11.433    sys_clk
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[1]/C
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.377    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.600    10.777    ethmac_reader_length_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_reader_length_storage_full_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.478ns (5.321%)  route 8.505ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.625     1.625    sys_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.103 r  FDPE_1/Q
                         net (fo=1574, routed)        8.505    10.608    sys_rst
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.433    11.433    sys_clk
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[2]/C
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.377    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.600    10.777    ethmac_reader_length_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_reader_length_storage_full_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.478ns (5.321%)  route 8.505ns (94.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        1.625     1.625    sys_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     2.103 r  FDPE_1/Q
                         net (fo=1574, routed)        8.505    10.608    sys_rst
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3748, routed)        1.433    11.433    sys_clk
    SLICE_X32Y26         FDRE                                         r  ethmac_reader_length_storage_full_reg[4]/C
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.057    11.377    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.600    10.777    ethmac_reader_length_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X43Y35         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.920    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.830     0.830    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_storage_full_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.283%)  route 0.206ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.561     0.561    sys_clk
    SLICE_X34Y37         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  netsoc_netsoc_interface_dat_w_reg[7]/Q
                         net (fo=34, routed)          0.206     0.931    netsoc_netsoc_interface_dat_w_reg_n_0_[7]
    SLICE_X38Y34         FDRE                                         r  netsoc_netsoc_uart_phy_storage_full_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.828     0.828    sys_clk
    SLICE_X38Y34         FDRE                                         r  netsoc_netsoc_uart_phy_storage_full_reg[23]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.064     0.887    netsoc_netsoc_uart_phy_storage_full_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.895%)  route 0.241ns (63.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.556     0.556    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X32Y20         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_reg[2]/Q
                         net (fo=7, routed)           0.241     0.938    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[31]_0[1]
    SLICE_X36Y21         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3748, routed)        0.822     0.822    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X36Y21         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.076     0.893    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y28  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y25  storage_13_reg_0_1_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_14_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  storage_14_reg_0_1_6_11/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.112 (r) | FAST    |     2.437 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     3.378 (r) | SLOW    |    -0.611 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.323 (r) | SLOW    |    -0.360 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.570 (r) | SLOW    |    -0.400 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.285 (r) | SLOW    |    -0.295 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.219 (r) | SLOW    |    -0.246 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.825 (r) | SLOW    |    -0.412 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.255 (r) | SLOW    |    -0.307 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.315 (r) | SLOW    |    -1.225 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.779 (r) | SLOW    |    -0.191 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.886 (r) | SLOW    |      2.885 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.602 (r) | SLOW    |      2.765 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.955 (r) | SLOW    |      2.990 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.134 (r) | SLOW    |      3.044 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.495 (r) | SLOW    |      2.762 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      8.294 (r) | SLOW    |      2.302 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.905 (r) | SLOW    |      2.541 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.889 (r) | SLOW    |      2.565 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      8.141 (r) | SLOW    |      2.234 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      8.446 (r) | SLOW    |      2.374 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      9.048 (r) | SLOW    |      2.615 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      8.291 (r) | SLOW    |      2.301 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      8.434 (r) | SLOW    |      2.360 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.938 (r) | SLOW    |      1.776 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.530 (r) | SLOW    |      1.573 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.688 (r) | SLOW    |      2.093 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.098 (r) | SLOW    |      1.829 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.838 (r) | SLOW    |      2.144 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.679 (r) | SLOW    |      1.635 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.538 (r) | SLOW    |      2.027 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.779 (r) | SLOW    |      1.690 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.746 (r) | SLOW    |      2.488 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.387 (r) | SLOW    |      1.918 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.747 (r) | SLOW    |      2.495 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.388 (r) | SLOW    |      1.913 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.062 (r) | SLOW    |      2.929 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.302 (r) | SLOW    |      2.900 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.686 (r) | SLOW    |      3.153 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.363 (r) | SLOW    |      3.462 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.738 (r) | SLOW    |      2.944 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.126 (r) | SLOW    |      3.033 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.684 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.316 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.099 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.959 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.119 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.614 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         2.011 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.941 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.324 ns
Ideal Clock Offset to Actual Clock: -1.408 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.323 (r) | SLOW    | -0.360 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.570 (r) | SLOW    | -0.400 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.285 (r) | SLOW    | -0.295 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.219 (r) | SLOW    | -0.246 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.570 (r) | SLOW    | -0.246 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.518 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.294 (r) | SLOW    |   2.302 (r) | FAST    |    1.764 |
ddram_dq[1]        |   8.905 (r) | SLOW    |   2.541 (r) | FAST    |    2.376 |
ddram_dq[2]        |   8.889 (r) | SLOW    |   2.565 (r) | FAST    |    2.360 |
ddram_dq[3]        |   8.141 (r) | SLOW    |   2.234 (r) | FAST    |    1.612 |
ddram_dq[4]        |   8.446 (r) | SLOW    |   2.374 (r) | FAST    |    1.917 |
ddram_dq[5]        |   9.048 (r) | SLOW    |   2.615 (r) | FAST    |    2.518 |
ddram_dq[6]        |   8.291 (r) | SLOW    |   2.301 (r) | FAST    |    1.762 |
ddram_dq[7]        |   8.434 (r) | SLOW    |   2.360 (r) | FAST    |    1.904 |
ddram_dq[8]        |   6.938 (r) | SLOW    |   1.776 (r) | FAST    |    0.409 |
ddram_dq[9]        |   6.530 (r) | SLOW    |   1.573 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.688 (r) | SLOW    |   2.093 (r) | FAST    |    1.159 |
ddram_dq[11]       |   7.098 (r) | SLOW    |   1.829 (r) | FAST    |    0.568 |
ddram_dq[12]       |   7.838 (r) | SLOW    |   2.144 (r) | FAST    |    1.309 |
ddram_dq[13]       |   6.679 (r) | SLOW    |   1.635 (r) | FAST    |    0.150 |
ddram_dq[14]       |   7.538 (r) | SLOW    |   2.027 (r) | FAST    |    1.009 |
ddram_dq[15]       |   6.779 (r) | SLOW    |   1.690 (r) | FAST    |    0.249 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.048 (r) | SLOW    |   1.573 (r) | FAST    |    2.518 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.359 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.746 (r) | SLOW    |   2.488 (r) | FAST    |    1.358 |
ddram_dqs_n[1]     |   7.387 (r) | SLOW    |   1.918 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.747 (r) | SLOW    |   2.495 (r) | FAST    |    1.359 |
ddram_dqs_p[1]     |   7.388 (r) | SLOW    |   1.913 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.747 (r) | SLOW    |   1.913 (r) | FAST    |    1.359 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.532 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.886 (r) | SLOW    |   2.885 (r) | FAST    |    0.284 |
eth_tx_data[1]     |   8.602 (r) | SLOW    |   2.765 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.955 (r) | SLOW    |   2.990 (r) | FAST    |    0.352 |
eth_tx_data[3]     |   9.134 (r) | SLOW    |   3.044 (r) | FAST    |    0.532 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.134 (r) | SLOW    |   2.765 (r) | FAST    |    0.532 |
-------------------+-------------+---------+-------------+---------+----------+




