Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 00:43:56 -0000
Received: from icoremail.net (unknown [209.85.210.178])
	by mail-app2 (Coremail) with SMTP id by_KCgCHv+STp+xbor2TAQ--.44079S3;
	Thu, 15 Nov 2018 06:54:11 +0800 (CST)
Received: from mail-pf1-f178.google.com (unknown [209.85.210.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB38EyRp+xbP49AAA--.879S3;
	Thu, 15 Nov 2018 06:54:09 +0800 (CST)
Received: by mail-pf1-f178.google.com with SMTP id s9-v6so8626027pfm.13
        for <xuliker@zju.edu.cn>; Wed, 14 Nov 2018 14:54:09 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=+ITiI+DOKQv2M/zI2RuqPItw78++KPuAgzud/7mnErc=;
        b=eMrVvr1ZwWL86zsFSI2KMd+yq9CSb7sAQyOrQaaKpuq5u1HgVwy9HBj8QlMXV4rgmo
         mfdmzJnJor1TgdchAyZN4FZv3I0njKIKx0uPg931nGIajgTABtQx1ZCioP2mFYTRCnZB
         l06iiWVTWujcAl+88vE91MouLWE0SW2289qbTIL7J/T+RbWk0cA4e1oXpxcDfwhTuhUb
         CwODPL2JlkhzFAG4GOwCUA+ThUp/l4+y67kFzA39cZM77baXQPtDAqjKfuxM7K5w9Smi
         yv8bwVHtdK0FDW9cuKr/spMW9+9HhT+qNpRRG8qn5xrmW3mWHk0pUb5zGvOUnFlUx4Kv
         SVDQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com
X-Gm-Message-State: AGRZ1gKwgUSpkMHAUK0socgigTTlxC/fVy3a0oJxvXgrzh1MOYAN/duA
	vLDKGsr/WIN/bFKMfolbpVydZVkyGVZ/l04NiPStkRiFFbrc5y6Npg==
X-Received: by 2002:a63:cd17:: with SMTP id i23mr3472504pgg.13.1542236049024;
        Wed, 14 Nov 2018 14:54:09 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp6415419pjt;
        Wed, 14 Nov 2018 14:54:08 -0800 (PST)
X-Google-Smtp-Source: AJdET5enwma2IxWF9dv7jklScVjpmr9rGeRyk66EZPF/jvQkzcj4Q9rzm/jcK73O7x43RPprc2/I
X-Received: by 2002:aa7:86d3:: with SMTP id h19-v6mr3805571pfo.225.1542236048300;
        Wed, 14 Nov 2018 14:54:08 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542236048; cv=none;
        d=google.com; s=arc-20160816;
        b=EEML3/vfmjqvrG3hZYl+7E06NRaotacwnghBlLP9vSYQvh93g1vYLx8k1wMhhyuOcr
         tyH2Kjp0o11H+d8IbavapZdw1d8cEg58U/Ehi7ukPoCiYXeddqUWjytTrdZ8fqwCkRRz
         9ey9YSBbBtq6LFT9cS0TUd3lQLZVYl7SsKx8IIBRYIdTpZtJk7MjGrSi/+k66Ty+VB5B
         MpLyTcuwgngmLfNs0Ab42wLXJ7ReTK26ZDSna/Egv7PoraLWGQOD1pY9sO5MdDHwYvbU
         6hHK8GFfUaXADlEejf55y+CHbDjRss5V0YFVAIEZZw1brvbSUS3IG734gYVdVWHdy/sZ
         6Eow==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=+ITiI+DOKQv2M/zI2RuqPItw78++KPuAgzud/7mnErc=;
        b=ND+7wpDkYJiKZ7eOd3mcE/WhJ410RRtdYamp0onCoJd0cbyjI5bvsmnTjz3g1TPkcK
         Zk6XC3O5EvU42eMcVdVycUWIqh8UNcddljqpqEmX6/1D3CRK3d0M9OH16rGoNNvnzvlr
         Wkzz4Jp6FYXiRAK3sVZxVfxxbCz/p3a0L8P1OD6/RAEOsqOJi2m6Z3p6/LET5aXv99oE
         7A9aYim2nbOy/5Om08FMWVpLkbeC1ClTg8/heMek7L9uU/GdCbErZ8hIaqGA18x1LpiR
         ejpJ9tXlyTUrfefrPjEhc/vRWfLfytLrXXfje9KQ/9JzOKl8PbhXLf94MCgQXz5GWuG1
         UP6A==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d82-v6si27775443pfe.190.2018.11.14.14.53.54;
        Wed, 14 Nov 2018 14:54:08 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728660AbeKOI6n (ORCPT <rfc822;kristofer.rye@gmail.com>
        + 99 others); Thu, 15 Nov 2018 03:58:43 -0500
Received: from mga12.intel.com ([192.55.52.136]:50985 "EHLO mga12.intel.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727141AbeKOI6T (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 03:58:19 -0500
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from fmsmga004.fm.intel.com ([10.253.24.48])
  by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 14 Nov 2018 14:53:04 -0800
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.56,234,1539673200"; 
   d="scan'208";a="106314891"
Received: from unknown (HELO localhost.lm.intel.com) ([10.232.112.69])
  by fmsmga004.fm.intel.com with ESMTP; 14 Nov 2018 14:53:04 -0800
From: Keith Busch <keith.busch@intel.com>
To: linux-kernel@vger.kernel.org, linux-acpi@vger.kernel.org,
        linux-mm@kvack.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Rafael Wysocki <rafael@kernel.org>,
        Dave Hansen <dave.hansen@intel.com>,
        Dan Williams <dan.j.williams@intel.com>,
        Keith Busch <keith.busch@intel.com>
Subject: [PATCH 5/7] doc/vm: New documentation for memory cache
Date: Wed, 14 Nov 2018 15:49:18 -0700
Message-Id: <20181114224921.12123-6-keith.busch@intel.com>
X-Mailer: git-send-email 2.13.6
In-Reply-To: <20181114224921.12123-2-keith.busch@intel.com>
References: <20181114224921.12123-2-keith.busch@intel.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB38EyRp+xbP49AAA--.879S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZrW3tw4xGFykGrWUtF43KFg_yoWrXw4UpF
	WIyryrKrn7Jr17Gan2gwn7XryrC3sYka15G34xAryDur98Gw1Y9r43GryYvanrGr1rCaya
	qF4jqF1UW3s8WaUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPqb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr1j6F4UJwA2z4x0Y4vE
	x4A2jsIE14v26rxl6s0DM28EF7xvwVC2z280aVCY1x0267AKxVW0oVCq3wAS0I0E0xvYzx
	vE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWU
	GVWUXwAv7VC2z280aVAFwI0_Gr0_Cr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_ZwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_tr0E3s1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVWxJVW8Jr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1l
	cIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4
	C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E
	14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIx
	kGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r1I6r4UYxBIdaVFxhVjvjDU0xZFpf9x
	07b0AwxUUUUU=

Platforms may provide system memory that contains side caches to help
spped up access. These memory caches are part of a memory node and
the cache attributes are exported by the kernel.

Add new documentation providing a brief overview of system memory side
caches and the kernel provided attributes for application optimization.

Signed-off-by: Keith Busch <keith.busch@intel.com>
---
 Documentation/vm/numacache.rst | 76 ++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 76 insertions(+)
 create mode 100644 Documentation/vm/numacache.rst

diff --git a/Documentation/vm/numacache.rst b/Documentation/vm/numacache.rst
new file mode 100644
index 000000000000..e79c801b7e3b
--- /dev/null
+++ b/Documentation/vm/numacache.rst
@@ -0,0 +1,76 @@
+.. _numacache:
+
+==========
+NUMA Cache
+==========
+
+System memory may be constructed in a hierarchy of various performing
+characteristics in order to provide large address space of slower
+performing memory cached by a smaller size of higher performing
+memory. The system physical addresses that software is aware of see
+is provided by the last memory level in the hierarchy, while higher
+performing memory transparently provides caching to slower levels.
+
+The term "far memory" is used to denote the last level memory in the
+hierarchy. Each increasing cache level provides higher performing CPU
+access, and the term "near memory" represents the highest level cache
+provided by the system. This number is different than CPU caches where
+the cache level (ex: L1, L2, L3) uses a CPU centric view with each level
+being lower performing and closer to system memory. The memory cache
+level is centric to the last level memory, so the higher numbered cache
+level denotes memory nearer to the CPU, and further from far memory.
+
+The memory side caches are not directly addressable by software. When
+software accesses a system address, the system will return it from the
+near memory cache if it is present. If it is not present, the system
+accesses the next level of memory until there is either a hit in that
+cache level, or it reaches far memory.
+
+In order to maximize the performance out of such a setup, software may
+wish to query the memory cache attributes. If the system provides a way
+to query this information, for example with ACPI HMAT (Heterogeneous
+Memory Attribute Table)[1], the kernel will append these attributes to
+the NUMA node that provides the memory.
+
+When the kernel first registers a memory cache with a node, the kernel
+will create the following directory::
+
+	/sys/devices/system/node/nodeX/cache/
+
+If that directory is not present, then either the memory does not have
+a side cache, or that information is not provided to the kernel.
+
+The attributes for each level of cache is provided under its cache
+level index::
+
+	/sys/devices/system/node/nodeX/cache/indexA/
+	/sys/devices/system/node/nodeX/cache/indexB/
+	/sys/devices/system/node/nodeX/cache/indexC/
+
+Each cache level's directory provides its attributes. For example,
+the following is a single cache level and the attributes available for
+software to query::
+
+	# tree sys/devices/system/node/node0/cache/
+	/sys/devices/system/node/node0/cache/
+	|-- index1
+	|   |-- associativity
+	|   |-- level
+	|   |-- line_size
+	|   |-- size
+	|   `-- write_policy
+
+The cache "associativity" will be 0 if it is a direct-mapped cache, and
+non-zero for any other indexed based, multi-way associativity.
+
+The "level" is the distance from the far memory, and matches the number
+appended to its "index" directory.
+
+The "line_size" is the number of bytes accessed on a cache miss.
+
+The "size" is the number of bytes provided by this cache level.
+
+The "write_policy" will be 0 for write-back, and non-zero for
+write-through caching.
+
+[1] https://www.uefi.org/sites/default/files/resources/ACPI_6_2.pdf
-- 
2.14.4
