===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0090 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2886 ( 22.4%)    0.2886 ( 28.6%)  FIR Parser
    0.7687 ( 59.7%)    0.4903 ( 48.6%)  'firrtl.circuit' Pipeline
    0.1127 (  8.8%)    0.0607 (  6.0%)    'firrtl.module' Pipeline
    0.1127 (  8.8%)    0.0607 (  6.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0122 (  0.9%)    0.0122 (  1.2%)    InferWidths
    0.1205 (  9.4%)    0.1205 ( 11.9%)    LowerFIRRTLTypes
    0.4800 ( 37.3%)    0.2535 ( 25.1%)    'firrtl.module' Pipeline
    0.0721 (  5.6%)    0.0401 (  4.0%)      ExpandWhens
    0.4078 ( 31.7%)    0.2134 ( 21.1%)      Canonicalizer
    0.0189 (  1.5%)    0.0189 (  1.9%)    Inliner
    0.0243 (  1.9%)    0.0243 (  2.4%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0769 (  6.0%)    0.0769 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0874 (  6.8%)    0.0874 (  8.7%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0413 (  3.2%)    0.0413 (  4.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0451 (  3.5%)    0.0451 (  4.5%)    Canonicalizer
    0.0056 (  0.4%)    0.0056 (  0.6%)  HWLegalizeNames
    0.0135 (  1.1%)    0.0135 (  1.3%)  'hw.module' Pipeline
    0.0135 (  1.1%)    0.0135 (  1.3%)    PrettifyVerilog
    0.0455 (  3.5%)    0.0455 (  4.5%)  Output
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.2875 (100.0%)    1.0090 (100.0%)  Total

{
  totalTime: 1.019,
  maxMemory: 70221824
}
