// Seed: 307127406
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    output tri0 id_3
);
  assign id_3 = (-id_1);
  assign id_2 = 1;
  id_5(
      .id_0(1), .id_1(1 < 1), .id_2(1)
  );
  wire module_1;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
