\doxysubsubsubsection{DMA\+\_\+fifo\+\_\+status\+\_\+level}
\hypertarget{group___d_m_a__fifo__status__level}{}\label{group___d_m_a__fifo__status__level}\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}{DMA\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full}}~((uint32\+\_\+t)0x00000000 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}{DMA\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full}}~((uint32\+\_\+t)0x00000001 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}{DMA\+\_\+\+FIFOStatus\+\_\+\+Half\+Full}}~((uint32\+\_\+t)0x00000002 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}{DMA\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full}}~((uint32\+\_\+t)0x00000003 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}{DMA\+\_\+\+FIFOStatus\+\_\+\+Empty}}~((uint32\+\_\+t)0x00000004 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}{DMA\+\_\+\+FIFOStatus\+\_\+\+Full}}~((uint32\+\_\+t)0x00000005 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12}{IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+STATUS}}(STATUS)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}\label{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_1QuarterFull@{DMA\_FIFOStatus\_1QuarterFull}}
\index{DMA\_FIFOStatus\_1QuarterFull@{DMA\_FIFOStatus\_1QuarterFull}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_1QuarterFull}{DMA\_FIFOStatus\_1QuarterFull}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full~((uint32\+\_\+t)0x00000001 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}\label{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_3QuartersFull@{DMA\_FIFOStatus\_3QuartersFull}}
\index{DMA\_FIFOStatus\_3QuartersFull@{DMA\_FIFOStatus\_3QuartersFull}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_3QuartersFull}{DMA\_FIFOStatus\_3QuartersFull}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full~((uint32\+\_\+t)0x00000003 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}\label{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_Empty@{DMA\_FIFOStatus\_Empty}}
\index{DMA\_FIFOStatus\_Empty@{DMA\_FIFOStatus\_Empty}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_Empty}{DMA\_FIFOStatus\_Empty}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+\+Empty~((uint32\+\_\+t)0x00000004 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}\label{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_Full@{DMA\_FIFOStatus\_Full}}
\index{DMA\_FIFOStatus\_Full@{DMA\_FIFOStatus\_Full}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_Full}{DMA\_FIFOStatus\_Full}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+\+Full~((uint32\+\_\+t)0x00000005 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}\label{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_HalfFull@{DMA\_FIFOStatus\_HalfFull}}
\index{DMA\_FIFOStatus\_HalfFull@{DMA\_FIFOStatus\_HalfFull}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_HalfFull}{DMA\_FIFOStatus\_HalfFull}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+\+Half\+Full~((uint32\+\_\+t)0x00000002 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}\label{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!DMA\_FIFOStatus\_Less1QuarterFull@{DMA\_FIFOStatus\_Less1QuarterFull}}
\index{DMA\_FIFOStatus\_Less1QuarterFull@{DMA\_FIFOStatus\_Less1QuarterFull}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FIFOStatus\_Less1QuarterFull}{DMA\_FIFOStatus\_Less1QuarterFull}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full~((uint32\+\_\+t)0x00000000 $<$$<$ 3)}

\Hypertarget{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12}\label{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12} 
\index{DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}!IS\_DMA\_FIFO\_STATUS@{IS\_DMA\_FIFO\_STATUS}}
\index{IS\_DMA\_FIFO\_STATUS@{IS\_DMA\_FIFO\_STATUS}!DMA\_fifo\_status\_level@{DMA\_fifo\_status\_level}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_DMA\_FIFO\_STATUS}{IS\_DMA\_FIFO\_STATUS}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+FIFO\+\_\+\+STATUS(\begin{DoxyParamCaption}\item[{}]{STATUS }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}{DMA\_FIFOStatus\_Less1QuarterFull}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}{DMA\_FIFOStatus\_HalfFull}})\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}{DMA\_FIFOStatus\_1QuarterFull}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}{DMA\_FIFOStatus\_3QuartersFull}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}{DMA\_FIFOStatus\_Full}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATUS)\ ==\ \mbox{\hyperlink{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}{DMA\_FIFOStatus\_Empty}}))}

\end{DoxyCode}
