// RUN: rm -rf %t && mkdir -p %t
// RUN: echo 'module top(input logic clk); logic a; assign a = 1'\''b1; assert property (@(posedge clk) a); endmodule' > %t/simple.sv
// RUN: echo '#!/usr/bin/env bash' > %t/fake-verilog.sh && echo 'echo "// dummy mlir"' >> %t/fake-verilog.sh
// RUN: echo '#!/usr/bin/env bash' > %t/fake-bmc.sh && echo 'exit 0' >> %t/fake-bmc.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-bmc.sh
// RUN: printf '*\tpass\t*\tpass\nsimple\t*\tknown\tfail\n' > %t/expect.txt
// RUN: not env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_BMC=%t/fake-bmc.sh \
// RUN:   Z3_LIB=/dev/null EXPECT_FILE=%t/expect.txt XFAIL_FILE=/dev/null \
// RUN:   BMC_SMOKE_ONLY=1 DISABLE_UVM_AUTO_INCLUDE=1 SKIP_VHDL=0 \
// RUN:   SKIP_FAIL_WITHOUT_MACRO=1 EXPECT_LINT=1 EXPECT_LINT_FAIL_ON_ISSUES=1 \
// RUN:   TEST_FILTER='.*' %S/../../utils/run_yosys_sva_circt_bmc.sh %t | FileCheck %s

// CHECK: EXPECT_LINT(ambiguity): EXPECT_FILE precedence-sensitive overlap: simple|*|known (fail) overrides *|pass|* (pass) for 1 tuple(s), e.g. simple|pass|known
// CHECK: EXPECT_LINT_SUMMARY: issues=1
// CHECK: EPASS(pass): simple [known]
// CHECK: SKIP(fail-no-macro): simple
// CHECK: yosys SVA summary: 1 tests, failures=2, xfail=0, xpass=0, skipped=0
