{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 18:02:28 2013 " "Info: Processing started: Sat Nov 30 18:02:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "468 " "Warning: Found 468 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~56 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~56\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~1 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~55 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~55\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c1~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c1~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 41 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~8 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~53 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~53\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~3 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~11 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c4~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c4~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 44 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~52 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~52\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~12 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~12\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~0 " "Info: Detected gated clock \"decoder_6:decode\|output~0\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r1~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r1~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 33 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~63 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~63\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~0 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~22 " "Info: Detected gated clock \"decoder_6:decode\|output~22\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r3~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r3~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 35 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~2 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~62 " "Info: Detected gated clock \"decoder_6:decode\|output~62\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~48 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~48\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r7~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r7~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 39 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~6 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~45 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~45\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~46 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~46\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~44 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~44\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~95 " "Info: Detected gated clock \"decoder_6:decode\|output~95\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~96 " "Info: Detected gated clock \"decoder_6:decode\|output~96\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~47 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~47\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c5~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c5~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 45 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~13 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~13\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~42 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~42\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~94 " "Info: Detected gated clock \"decoder_6:decode\|output~94\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~43 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~43\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r5~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r5~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 37 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~4 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~4\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~92 " "Info: Detected gated clock \"decoder_6:decode\|output~92\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~39 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~39\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~93 " "Info: Detected gated clock \"decoder_6:decode\|output~93\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c3~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c3~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 43 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~40 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~40\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~41 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~41\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~10 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~86 " "Info: Detected gated clock \"decoder_6:decode\|output~86\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~35 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~35\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~91 " "Info: Detected gated clock \"decoder_6:decode\|output~91\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~89 " "Info: Detected gated clock \"decoder_6:decode\|output~89\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~90 " "Info: Detected gated clock \"decoder_6:decode\|output~90\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~88 " "Info: Detected gated clock \"decoder_6:decode\|output~88\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~87 " "Info: Detected gated clock \"decoder_6:decode\|output~87\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~36 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~36\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~37 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~37\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c2~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c2~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 42 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~38 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~38\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~9 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~34 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~34\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~85 " "Info: Detected gated clock \"decoder_6:decode\|output~85\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~7 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~7\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~82 " "Info: Detected gated clock \"decoder_6:decode\|output~82\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~83 " "Info: Detected gated clock \"decoder_6:decode\|output~83\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~32 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~32\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~84 " "Info: Detected gated clock \"decoder_6:decode\|output~84\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_f " "Info: Detected gated clock \"ctrl_out_f\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 230 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_f" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_f~3 " "Info: Detected gated clock \"ctrl_out_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 230 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~2 " "Info: Detected gated clock \"comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~3 " "Info: Detected gated clock \"comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~1 " "Info: Detected gated clock \"comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~48\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~50\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~46\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~126\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~127\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~54\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~52\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~58\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~56\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~62\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~64\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~60\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~136\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~137\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~66\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~68\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~72\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~70\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~42\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~44\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~38\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~40\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~32\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~116\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~117\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~34\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~36\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~49\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~51\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~47\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~128\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~55\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~53\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~59\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~57\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~82\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~80\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~86\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~84\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~74\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~146 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~146\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~147 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~147\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~76\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~78\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~63\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~65\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~61\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~138\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~67\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~69\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~73\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~71\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~43\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~45\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~39\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~41\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~33\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~118\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~35\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~37\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~130\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~129\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~132\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~133\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~156 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~156\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~157 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~157\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~88\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~92\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~90\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~100\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~98\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~96\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~94\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~83\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~81\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~87\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~85\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~75\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~148 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~148\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~77\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~79\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~102\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~166 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~166\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~167 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~167\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~167" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~106\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~104\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~110\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~108\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~114\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~112\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_f~3 " "Info: Detected gated clock \"ctrl_jr_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 217 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~140\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~139\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~142\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~143\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~123\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~122\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~119\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~120\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~131\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~134\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~158 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~158\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~158" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~89\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~93\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~91\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~101\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~99\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~97\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~95\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~152 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~152\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~153 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~153\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~149 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~149\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~150 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~150\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~103\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~168 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~168\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~107\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~105\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~111\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~109\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~115\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~113\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~141\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~144 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~144\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~124\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~121\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~135\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~159 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~159\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~160 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~160\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~163 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~163\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~162 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~162\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~154 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~154\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~151 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~151\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~169 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~169\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~170 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~170\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~172 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~172\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~173 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~173\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~145 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~145\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~125\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~161 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~161\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~164 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~164\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~155 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~155\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~171 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~171\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~174 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~174\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~165 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~165\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~175 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~175\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output register reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output 22.1 MHz 45.248 ns Internal " "Info: Clock \"clock\" has Internal fmax of 22.1 MHz between source register \"reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output\" and destination register \"reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output\" (period= 45.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.602 ns + Longest register register " "Info: + Longest register to register delay is 32.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output 1 REG LCFF_X49_Y16_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N29; Fanout = 2; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.491 ns) 2.344 ns compare_B\[18\]~78 2 COMB LCCOMB_X49_Y16_N14 1 " "Info: 2: + IC(1.853 ns) + CELL(0.491 ns) = 2.344 ns; Loc. = LCCOMB_X49_Y16_N14; Fanout = 1; COMB Node = 'compare_B\[18\]~78'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output compare_B[18]~78 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 2.968 ns compare_B\[18\]~81 3 COMB LCCOMB_X49_Y16_N0 6 " "Info: 3: + IC(0.302 ns) + CELL(0.322 ns) = 2.968 ns; Loc. = LCCOMB_X49_Y16_N0; Fanout = 6; COMB Node = 'compare_B\[18\]~81'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { compare_B[18]~78 compare_B[18]~81 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.544 ns) 5.486 ns compare_B\[18\]~92 4 COMB LCCOMB_X46_Y16_N4 41 " "Info: 4: + IC(1.974 ns) + CELL(0.544 ns) = 5.486 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 41; COMB Node = 'compare_B\[18\]~92'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { compare_B[18]~81 compare_B[18]~92 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.319 ns) 7.007 ns compare_B\[8\]~97 5 COMB LCCOMB_X47_Y18_N18 1 " "Info: 5: + IC(1.202 ns) + CELL(0.319 ns) = 7.007 ns; Loc. = LCCOMB_X47_Y18_N18; Fanout = 1; COMB Node = 'compare_B\[8\]~97'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { compare_B[18]~92 compare_B[8]~97 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.476 ns compare_B\[8\]~98 6 COMB LCCOMB_X47_Y18_N14 5 " "Info: 6: + IC(0.291 ns) + CELL(0.178 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 5; COMB Node = 'compare_B\[8\]~98'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { compare_B[8]~97 compare_B[8]~98 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.278 ns) 9.454 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:9:G2:halfadder3\|carryout~1 7 COMB LCCOMB_X30_Y18_N22 1 " "Info: 7: + IC(1.700 ns) + CELL(0.278 ns) = 9.454 ns; Loc. = LCCOMB_X30_Y18_N22; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:9:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { compare_B[8]~98 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.177 ns) 10.150 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:9:G2:halfadder3\|carryout~2 8 COMB LCCOMB_X31_Y18_N16 7 " "Info: 8: + IC(0.519 ns) + CELL(0.177 ns) = 10.150 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 7; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:9:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.544 ns) 11.047 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:8:G2:halfadder3\|carryout 9 COMB LCCOMB_X31_Y18_N4 2 " "Info: 9: + IC(0.353 ns) + CELL(0.544 ns) = 11.047 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.322 ns) 11.686 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:8:G2:halfadder3\|carryout~2 10 COMB LCCOMB_X31_Y18_N20 1 " "Info: 10: + IC(0.317 ns) + CELL(0.322 ns) = 11.686 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:8:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 12.326 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:8:G2:halfadder3\|carryout~3 11 COMB LCCOMB_X31_Y18_N6 5 " "Info: 11: + IC(0.318 ns) + CELL(0.322 ns) = 12.326 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:8:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.178 ns) 13.369 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:8:G2:halfadder3\|sum~2 12 COMB LCCOMB_X30_Y19_N18 4 " "Info: 12: + IC(0.865 ns) + CELL(0.178 ns) = 13.369 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:8:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.177 ns) 14.441 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:6:G2:halfadder3\|carryout~1 13 COMB LCCOMB_X31_Y20_N2 3 " "Info: 13: + IC(0.895 ns) + CELL(0.177 ns) = 14.441 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:6:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.542 ns) 15.574 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:6:G2:halfadder3\|carryout 14 COMB LCCOMB_X32_Y20_N18 7 " "Info: 14: + IC(0.591 ns) + CELL(0.542 ns) = 15.574 ns; Loc. = LCCOMB_X32_Y20_N18; Fanout = 7; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 17.094 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout~2 15 COMB LCCOMB_X33_Y19_N24 2 " "Info: 15: + IC(1.198 ns) + CELL(0.322 ns) = 17.094 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.322 ns) 17.737 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout~3 16 COMB LCCOMB_X33_Y19_N26 2 " "Info: 16: + IC(0.321 ns) + CELL(0.322 ns) = 17.737 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.521 ns) 18.571 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:5:G2:halfadder3\|sum 17 COMB LCCOMB_X33_Y19_N6 5 " "Info: 17: + IC(0.313 ns) + CELL(0.521 ns) = 18.571 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.177 ns) 19.659 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:4:G2:halfadder3\|carryout 18 COMB LCCOMB_X33_Y20_N30 6 " "Info: 18: + IC(0.911 ns) + CELL(0.177 ns) = 19.659 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:4:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.178 ns) 21.050 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:4:G2:halfadder3\|carryout 19 COMB LCCOMB_X33_Y19_N2 4 " "Info: 19: + IC(1.213 ns) + CELL(0.178 ns) = 21.050 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:4:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.521 ns) 22.469 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:2:G2:halfadder3\|carryout 20 COMB LCCOMB_X33_Y20_N14 4 " "Info: 20: + IC(0.898 ns) + CELL(0.521 ns) = 22.469 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.178 ns) 23.581 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~1 21 COMB LCCOMB_X34_Y18_N26 1 " "Info: 21: + IC(0.934 ns) + CELL(0.178 ns) = 23.581 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 24.054 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~2 22 COMB LCCOMB_X34_Y18_N4 3 " "Info: 22: + IC(0.295 ns) + CELL(0.178 ns) = 24.054 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.177 ns) 25.132 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:1:G2:halfadder3\|carryout 23 COMB LCCOMB_X34_Y20_N6 3 " "Info: 23: + IC(0.901 ns) + CELL(0.177 ns) = 25.132 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.319 ns) 26.648 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:0:G2:halfadder3\|carryout 24 COMB LCCOMB_X36_Y18_N28 3 " "Info: 24: + IC(1.197 ns) + CELL(0.319 ns) = 26.648 ns; Loc. = LCCOMB_X36_Y18_N28; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.521 ns) 27.485 ns comparator_32:compare\|not_equal~0 25 COMB LCCOMB_X36_Y18_N0 2 " "Info: 25: + IC(0.316 ns) + CELL(0.521 ns) = 27.485 ns; Loc. = LCCOMB_X36_Y18_N0; Fanout = 2; COMB Node = 'comparator_32:compare\|not_equal~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 27.955 ns comparator_32:compare\|not_equal~2 26 COMB LCCOMB_X36_Y18_N4 1 " "Info: 26: + IC(0.292 ns) + CELL(0.178 ns) = 27.955 ns; Loc. = LCCOMB_X36_Y18_N4; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { comparator_32:compare|not_equal~0 comparator_32:compare|not_equal~2 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.319 ns) 28.572 ns comparator_32:compare\|not_equal~3 27 COMB LCCOMB_X36_Y18_N30 1 " "Info: 27: + IC(0.298 ns) + CELL(0.319 ns) = 28.572 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { comparator_32:compare|not_equal~2 comparator_32:compare|not_equal~3 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 29.054 ns comparator_32:compare\|not_equal 28 COMB LCCOMB_X36_Y18_N2 1 " "Info: 28: + IC(0.304 ns) + CELL(0.178 ns) = 29.054 ns; Loc. = LCCOMB_X36_Y18_N2; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { comparator_32:compare|not_equal~3 comparator_32:compare|not_equal } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 29.527 ns ctrl_bnedx_bltdx~2 29 COMB LCCOMB_X36_Y18_N12 3 " "Info: 29: + IC(0.295 ns) + CELL(0.178 ns) = 29.527 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 3; COMB Node = 'ctrl_bnedx_bltdx~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { comparator_32:compare|not_equal ctrl_bnedx_bltdx~2 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.177 ns) 30.038 ns reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2 30 COMB LCCOMB_X36_Y18_N22 12 " "Info: 30: + IC(0.334 ns) + CELL(0.177 ns) = 30.038 ns; Loc. = LCCOMB_X36_Y18_N22; Fanout = 12; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { ctrl_bnedx_bltdx~2 reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.322 ns) 32.506 ns pc_set_val_buff\[1\]~70 31 COMB LCCOMB_X51_Y11_N16 1 " "Info: 31: + IC(2.146 ns) + CELL(0.322 ns) = 32.506 ns; Loc. = LCCOMB_X51_Y11_N16; Fanout = 1; COMB Node = 'pc_set_val_buff\[1\]~70'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 pc_set_val_buff[1]~70 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 32.602 ns reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output 32 REG LCFF_X51_Y11_N17 1 " "Info: 32: + IC(0.000 ns) + CELL(0.096 ns) = 32.602 ns; Loc. = LCFF_X51_Y11_N17; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[1]~70 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.256 ns ( 28.39 % ) " "Info: Total cell delay = 9.256 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.346 ns ( 71.61 % ) " "Info: Total interconnect delay = 23.346 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.602 ns" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output compare_B[18]~78 compare_B[18]~81 compare_B[18]~92 compare_B[8]~97 compare_B[8]~98 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 comparator_32:compare|not_equal~2 comparator_32:compare|not_equal~3 comparator_32:compare|not_equal ctrl_bnedx_bltdx~2 reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 pc_set_val_buff[1]~70 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.602 ns" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output {} compare_B[18]~78 {} compare_B[18]~81 {} compare_B[18]~92 {} compare_B[8]~97 {} compare_B[8]~98 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout {} comparator_32:compare|not_equal~0 {} comparator_32:compare|not_equal~2 {} comparator_32:compare|not_equal~3 {} comparator_32:compare|not_equal {} ctrl_bnedx_bltdx~2 {} reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 {} pc_set_val_buff[1]~70 {} reg_32:PC_set_val|dflipflop:\G1:1:d|output {} } { 0.000ns 1.853ns 0.302ns 1.974ns 1.202ns 0.291ns 1.700ns 0.519ns 0.353ns 0.317ns 0.318ns 0.865ns 0.895ns 0.591ns 1.198ns 0.321ns 0.313ns 0.911ns 1.213ns 0.898ns 0.934ns 0.295ns 0.901ns 1.197ns 0.316ns 0.292ns 0.298ns 0.304ns 0.295ns 0.334ns 2.146ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.544ns 0.319ns 0.178ns 0.278ns 0.177ns 0.544ns 0.322ns 0.322ns 0.178ns 0.177ns 0.542ns 0.322ns 0.322ns 0.521ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.319ns 0.521ns 0.178ns 0.319ns 0.178ns 0.178ns 0.177ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.217 ns - Smallest " "Info: - Smallest clock skew is 10.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.154 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 14.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.668 ns) + CELL(0.602 ns) 14.154 ns reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output 2 REG LCFF_X51_Y11_N17 1 " "Info: 2: + IC(12.668 ns) + CELL(0.602 ns) = 14.154 ns; Loc. = LCFF_X51_Y11_N17; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.270 ns" { clock reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.50 % ) " "Info: Total cell delay = 1.486 ns ( 10.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.668 ns ( 89.50 % ) " "Info: Total interconnect delay = 12.668 ns ( 89.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.154 ns" { clock reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.154 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:1:d|output {} } { 0.000ns 0.000ns 12.668ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.937 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.602 ns) 3.937 ns reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output 2 REG LCFF_X49_Y16_N29 2 " "Info: 2: + IC(2.451 ns) + CELL(0.602 ns) = 3.937 ns; Loc. = LCFF_X49_Y16_N29; Fanout = 2; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:17:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 37.74 % ) " "Info: Total cell delay = 1.486 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.451 ns ( 62.26 % ) " "Info: Total interconnect delay = 2.451 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:17:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:17:d|output {} } { 0.000ns 0.000ns 2.451ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.154 ns" { clock reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.154 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:1:d|output {} } { 0.000ns 0.000ns 12.668ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:17:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:17:d|output {} } { 0.000ns 0.000ns 2.451ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.602 ns" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output compare_B[18]~78 compare_B[18]~81 compare_B[18]~92 compare_B[8]~97 compare_B[8]~98 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 comparator_32:compare|not_equal~2 comparator_32:compare|not_equal~3 comparator_32:compare|not_equal ctrl_bnedx_bltdx~2 reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 pc_set_val_buff[1]~70 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.602 ns" { reg_32:IRlatch_DX|dflipflop:\G1:17:d|output {} compare_B[18]~78 {} compare_B[18]~81 {} compare_B[18]~92 {} compare_B[8]~97 {} compare_B[8]~98 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:6:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:6:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout {} comparator_32:compare|not_equal~0 {} comparator_32:compare|not_equal~2 {} comparator_32:compare|not_equal~3 {} comparator_32:compare|not_equal {} ctrl_bnedx_bltdx~2 {} reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 {} pc_set_val_buff[1]~70 {} reg_32:PC_set_val|dflipflop:\G1:1:d|output {} } { 0.000ns 1.853ns 0.302ns 1.974ns 1.202ns 0.291ns 1.700ns 0.519ns 0.353ns 0.317ns 0.318ns 0.865ns 0.895ns 0.591ns 1.198ns 0.321ns 0.313ns 0.911ns 1.213ns 0.898ns 0.934ns 0.295ns 0.901ns 1.197ns 0.316ns 0.292ns 0.298ns 0.304ns 0.295ns 0.334ns 2.146ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.544ns 0.319ns 0.178ns 0.278ns 0.177ns 0.544ns 0.322ns 0.322ns 0.178ns 0.177ns 0.542ns 0.322ns 0.322ns 0.521ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.319ns 0.521ns 0.178ns 0.319ns 0.178ns 0.178ns 0.177ns 0.322ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.154 ns" { clock reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.154 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:1:d|output {} } { 0.000ns 0.000ns 12.668ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:17:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:17:d|output {} } { 0.000ns 0.000ns 2.451ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output led_ctrl:output_control\|assert_signal:assert1\|output clock 7.584 ns " "Info: Found hold time violation between source  pin or register \"reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output\" and destination pin or register \"led_ctrl:output_control\|assert_signal:assert1\|output\" for clock \"clock\" (Hold time is 7.584 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.971 ns + Largest " "Info: + Largest clock skew is 10.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.199 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 14.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.713 ns) + CELL(0.602 ns) 14.199 ns led_ctrl:output_control\|assert_signal:assert1\|output 2 REG LCFF_X54_Y12_N21 2 " "Info: 2: + IC(12.713 ns) + CELL(0.602 ns) = 14.199 ns; Loc. = LCFF_X54_Y12_N21; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.315 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.47 % ) " "Info: Total cell delay = 1.486 ns ( 10.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.713 ns ( 89.53 % ) " "Info: Total interconnect delay = 12.713 ns ( 89.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 12.713ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.228 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.602 ns) 3.228 ns reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output 2 REG LCFF_X55_Y12_N23 200 " "Info: 2: + IC(1.742 ns) + CELL(0.602 ns) = 3.228 ns; Loc. = LCFF_X55_Y12_N23; Fanout = 200; REG Node = 'reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 46.03 % ) " "Info: Total cell delay = 1.486 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.742 ns ( 53.97 % ) " "Info: Total interconnect delay = 1.742 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.742ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 12.713ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.742ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.396 ns - Shortest register register " "Info: - Shortest register to register delay is 3.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output 1 REG LCFF_X55_Y12_N23 200 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y12_N23; Fanout = 200; REG Node = 'reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.178 ns) 0.591 ns regfile:register_file\|data_readRegA\[3\]~135 2 COMB LCCOMB_X55_Y12_N0 23 " "Info: 2: + IC(0.413 ns) + CELL(0.178 ns) = 0.591 ns; Loc. = LCCOMB_X55_Y12_N0; Fanout = 23; COMB Node = 'regfile:register_file\|data_readRegA\[3\]~135'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[3]~135 } "NODE_NAME" } } { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.322 ns) 1.516 ns led_ctrl:output_control\|comb~32 3 COMB LCCOMB_X54_Y12_N10 1 " "Info: 3: + IC(0.603 ns) + CELL(0.322 ns) = 1.516 ns; Loc. = LCCOMB_X54_Y12_N10; Fanout = 1; COMB Node = 'led_ctrl:output_control\|comb~32'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { regfile:register_file|data_readRegA[3]~135 led_ctrl:output_control|comb~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.983 ns led_ctrl:output_control\|comb~5 4 COMB LCCOMB_X54_Y12_N14 2 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 1.983 ns; Loc. = LCCOMB_X54_Y12_N14; Fanout = 2; COMB Node = 'led_ctrl:output_control\|comb~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { led_ctrl:output_control|comb~32 led_ctrl:output_control|comb~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.491 ns) 3.300 ns led_ctrl:output_control\|assert_signal:assert1\|output~0 5 COMB LCCOMB_X54_Y12_N20 1 " "Info: 5: + IC(0.826 ns) + CELL(0.491 ns) = 3.300 ns; Loc. = LCCOMB_X54_Y12_N20; Fanout = 1; COMB Node = 'led_ctrl:output_control\|assert_signal:assert1\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.396 ns led_ctrl:output_control\|assert_signal:assert1\|output 6 REG LCFF_X54_Y12_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.396 ns; Loc. = LCFF_X54_Y12_N21; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 37.25 % ) " "Info: Total cell delay = 1.265 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 62.75 % ) " "Info: Total interconnect delay = 2.131 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[3]~135 led_ctrl:output_control|comb~32 led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} regfile:register_file|data_readRegA[3]~135 {} led_ctrl:output_control|comb~32 {} led_ctrl:output_control|comb~5 {} led_ctrl:output_control|assert_signal:assert1|output~0 {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.413ns 0.603ns 0.289ns 0.826ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.178ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 12.713ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.742ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[3]~135 led_ctrl:output_control|comb~32 led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} regfile:register_file|data_readRegA[3]~135 {} led_ctrl:output_control|comb~32 {} led_ctrl:output_control|comb~5 {} led_ctrl:output_control|assert_signal:assert1|output~0 {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.413ns 0.603ns 0.289ns 0.826ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.178ns 0.491ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 4.665 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 4.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.190 ns + Longest pin register " "Info: + Longest pin to register delay is 8.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.240 ns) + CELL(0.491 ns) 7.615 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y18_N2 2 " "Info: 2: + IC(6.240 ns) + CELL(0.491 ns) = 7.615 ns; Loc. = LCCOMB_X53_Y18_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 8.094 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y18_N28 1 " "Info: 3: + IC(0.301 ns) + CELL(0.178 ns) = 8.094 ns; Loc. = LCCOMB_X53_Y18_N28; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.190 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y18_N29 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.190 ns; Loc. = LCFF_X53_Y18_N29; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 20.13 % ) " "Info: Total cell delay = 1.649 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.541 ns ( 79.87 % ) " "Info: Total interconnect delay = 6.541 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.190 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.190 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.240ns 0.301ns 0.000ns } { 0.000ns 0.884ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.602 ns) 3.487 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y18_N29 6 " "Info: 2: + IC(2.001 ns) + CELL(0.602 ns) = 3.487 ns; Loc. = LCFF_X53_Y18_N29; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 42.62 % ) " "Info: Total cell delay = 1.486 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.001 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.190 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.190 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.240ns 0.301ns 0.000ns } { 0.000ns 0.884ns 0.491ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[1\] led_ctrl:output_control\|assert_signal:assert1\|output 21.425 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[1\]\" through register \"led_ctrl:output_control\|assert_signal:assert1\|output\" is 21.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 14.199 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 14.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.713 ns) + CELL(0.602 ns) 14.199 ns led_ctrl:output_control\|assert_signal:assert1\|output 2 REG LCFF_X54_Y12_N21 2 " "Info: 2: + IC(12.713 ns) + CELL(0.602 ns) = 14.199 ns; Loc. = LCFF_X54_Y12_N21; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.315 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.47 % ) " "Info: Total cell delay = 1.486 ns ( 10.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.713 ns ( 89.53 % ) " "Info: Total interconnect delay = 12.713 ns ( 89.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 12.713ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.949 ns + Longest register pin " "Info: + Longest register to pin delay is 6.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert1\|output 1 REG LCFF_X54_Y12_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y12_N21; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(2.860 ns) 6.949 ns led_14\[1\] 2 PIN PIN_K25 0 " "Info: 2: + IC(4.089 ns) + CELL(2.860 ns) = 6.949 ns; Loc. = PIN_K25; Fanout = 0; PIN Node = 'led_14\[1\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { led_ctrl:output_control|assert_signal:assert1|output led_14[1] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 41.16 % ) " "Info: Total cell delay = 2.860 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.089 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.089 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { led_ctrl:output_control|assert_signal:assert1|output led_14[1] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { led_ctrl:output_control|assert_signal:assert1|output {} led_14[1] {} } { 0.000ns 4.089ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 12.713ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { led_ctrl:output_control|assert_signal:assert1|output led_14[1] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { led_ctrl:output_control|assert_signal:assert1|output {} led_14[1] {} } { 0.000ns 4.089ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[1\] clock -3.696 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[1\]\", clock pin = \"clock\") is -3.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.602 ns) 3.487 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y18_N29 6 " "Info: 2: + IC(2.001 ns) + CELL(0.602 ns) = 3.487 ns; Loc. = LCFF_X53_Y18_N29; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 42.62 % ) " "Info: Total cell delay = 1.486 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.001 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.469 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns keyboard_in\[1\] 1 PIN PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'keyboard_in\[1\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[1] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.322 ns) 6.894 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y18_N2 2 " "Info: 2: + IC(5.708 ns) + CELL(0.322 ns) = 6.894 ns; Loc. = LCCOMB_X53_Y18_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 7.373 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y18_N28 1 " "Info: 3: + IC(0.301 ns) + CELL(0.178 ns) = 7.373 ns; Loc. = LCCOMB_X53_Y18_N28; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.469 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y18_N29 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.469 ns; Loc. = LCFF_X53_Y18_N29; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 19.55 % ) " "Info: Total cell delay = 1.460 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.009 ns ( 80.45 % ) " "Info: Total interconnect delay = 6.009 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.469 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.469 ns" { keyboard_in[1] {} keyboard_in[1]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.708ns 0.301ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.001ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.469 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.469 ns" { keyboard_in[1] {} keyboard_in[1]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.708ns 0.301ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 18:02:30 2013 " "Info: Processing ended: Sat Nov 30 18:02:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
