Equate elements:  no current cell.
Equate elements:  no current cell.
Flattening unmatched subcell comp_clks in circuit filter_clkgen_balanced_clks.spice (0)(3 instances)
Flattening unmatched subcell transmission_gate in circuit filter_clkgen_balanced_clks.spice (0)(3 instances)
Flattening unmatched subcell inv in circuit filter_clkgen_balanced_clks.spice (0)(9 instances)
Flattening unmatched subcell comp_clks_1stage in circuit filter_clkgen_balanced_clks.spice (0)(2 instances)
Flattening unmatched subcell transmission_gate in circuit filter_clkgen_balanced_clks.spice (0)(2 instances)
Flattening unmatched subcell inv in circuit filter_clkgen_balanced_clks.spice (0)(2 instances)
Flattening unmatched subcell inv_weak_pulldown in circuit filter_clkgen_balanced_clks.spice (0)(4 instances)
Flattening unmatched subcell inv_weak_pullup in circuit filter_clkgen_balanced_clks.spice (0)(2 instances)
Flattening unmatched subcell level_up_shifter_no_inv in circuit filter_clkgen_balanced_clks.spice (0)(2 instances)

Class filter_clkgen_balanced_clks.spice (0):  Merged 24 parallel devices.
Class filter_clkgen.spice (1):  Merged 72 parallel devices.
Subcircuit summary:
Circuit 1: filter_clkgen_balanced_clks.spi |Circuit 2: filter_clkgen.spice             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (90->34)           |sky130_fd_pr__nfet_01v8 (90->34)           
sky130_fd_pr__pfet_01v8 (54->28)           |sky130_fd_pr__pfet_01v8 (44->28)           
Number of devices: 62                      |Number of devices: 62                      
Number of nets: 39                         |Number of nets: 39                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Property errors were found.
Netlists match uniquely.
There were property errors.
inv_weak_pullup:6/sky130_fd_pr__pfet_01v8:M3 vs. sky130_fd_pr__pfet_01v8:21:
 L circuit1: 0.18   circuit2: 0.54   (delta=100%, cutoff=1%)
inv_weak_pullup:3/sky130_fd_pr__pfet_01v8:M3 vs. sky130_fd_pr__pfet_01v8:39:
 L circuit1: 0.18   circuit2: 0.54   (delta=100%, cutoff=1%)
comp_clks:10/transmission_gate:3/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:6:
 W circuit1: 1.68   circuit2: 1.26   (delta=28.6%, cutoff=7%)
comp_clks:7/transmission_gate:3/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:24:
 W circuit1: 1.68   circuit2: 1.26   (delta=28.6%, cutoff=7%)
comp_clks:4/transmission_gate:3/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:42:
 W circuit1: 1.68   circuit2: 1.26   (delta=28.6%, cutoff=7%)
comp_clks:10/inv:4/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:16:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:7/inv:4/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:34:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:4/inv:4/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:52:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:10/inv:2/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:13:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:7/inv:2/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:31:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:4/inv:2/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:49:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks_1stage:11/transmission_gate:3/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:94:
 W circuit1: 1.68   circuit2: 1.26   (delta=28.6%, cutoff=7%)
comp_clks_1stage:1/transmission_gate:3/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:54:
 W circuit1: 1.68   circuit2: 1.26   (delta=28.6%, cutoff=7%)
comp_clks_1stage:11/inv:1/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:98:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks_1stage:1/inv:1/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:58:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:10/inv:1/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:10:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:7/inv:1/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:28:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:4/inv:1/sky130_fd_pr__pfet_01v8:M2 vs. sky130_fd_pr__pfet_01v8:46:
 W circuit1: 3   circuit2: 0.63   (delta=131%, cutoff=7%)
comp_clks:10/inv:1/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:9:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:7/inv:1/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:27:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:4/inv:1/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:45:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:10/inv:4/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:15:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:7/inv:4/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:33:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:4/inv:4/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:51:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:10/inv:2/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:12:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:7/inv:2/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:30:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks:4/inv:2/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:48:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks_1stage:11/inv:1/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:97:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
comp_clks_1stage:1/inv:1/sky130_fd_pr__nfet_01v8:M1 vs. sky130_fd_pr__nfet_01v8:57:
 W circuit1: 1   circuit2: 0.42   (delta=81.7%, cutoff=7%)
Cells have no pins;  pin matching not needed.
Device classes filter_clkgen_balanced_clks.spice and filter_clkgen.spice are equivalent.
Circuits match uniquely.
Property errors were found.
The following cells had property errors:
 filter_clkgen_balanced_clks.spice
