Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 25 21:28:33 2021
| Host         : DESKTOP-B6P9C05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RF_ALU_control_sets_placed.rpt
| Design       : RF_ALU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             512 |          261 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | RF_Test/REG_Files                 | Clr_IBUF         |               25 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[10][32]_i_1_n_1 | Clr_IBUF         |               18 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[15][32]_i_1_n_1 | Clr_IBUF         |               11 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[11][32]_i_1_n_1 | Clr_IBUF         |               14 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[1][32]_i_1_n_1  | Clr_IBUF         |               17 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[13][32]_i_1_n_1 | Clr_IBUF         |               12 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[14][32]_i_1_n_1 | Clr_IBUF         |               12 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[12][32]_i_1_n_1 | Clr_IBUF         |               13 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[4][32]_i_1_n_1  | Clr_IBUF         |               24 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[6][32]_i_1_n_1  | Clr_IBUF         |                9 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[7][32]_i_1_n_1  | Clr_IBUF         |               20 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[2][32]_i_1_n_1  | Clr_IBUF         |                9 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[5][32]_i_1_n_1  | Clr_IBUF         |               19 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[8][32]_i_1_n_1  | Clr_IBUF         |               19 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[3][32]_i_1_n_1  | Clr_IBUF         |               17 |             32 |
|  Clk_IBUF_BUFG | RF_Test/REG_Files[9][32]_i_1_n_1  | Clr_IBUF         |               22 |             32 |
|  n_0_835_BUFG  |                                   |                  |               24 |             32 |
+----------------+-----------------------------------+------------------+------------------+----------------+


