// Seed: 1321179718
module module_0 (
    input  uwire   id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  wire id_4 = id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    input  uwire _id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri1  id_3,
    output wire  id_4,
    input  wor   id_5
    , id_7
);
  assign id_4 = id_7[1*id_0];
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1
  );
endmodule
