Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 19 14:59:39 2018
| Host         : DESKTOP-4FFCO4E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipe3b_top_timing_summary_routed.rpt -pb pipe3b_top_timing_summary_routed.pb -rpx pipe3b_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pipe3b_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: d/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.075        0.000                      0                   65        0.270        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.075        0.000                      0                   65        0.270        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.481ns (45.664%)  route 2.952ns (54.336%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.980    10.769    d/clear
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[28]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    d/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.481ns (45.664%)  route 2.952ns (54.336%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.980    10.769    d/clear
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[29]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    d/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.481ns (45.664%)  route 2.952ns (54.336%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.980    10.769    d/clear
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[30]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    d/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.481ns (45.664%)  route 2.952ns (54.336%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.980    10.769    d/clear
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[31]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.844    d/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.481ns (46.888%)  route 2.810ns (53.112%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.838    10.627    d/clear
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[24]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.481ns (46.888%)  route 2.810ns (53.112%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.838    10.627    d/clear
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[25]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.481ns (46.888%)  route 2.810ns (53.112%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.838    10.627    d/clear
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[26]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 2.481ns (46.888%)  route 2.810ns (53.112%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.838    10.627    d/clear
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[27]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.273%)  route 2.659ns (51.727%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.687    10.475    d/clear
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[20]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 d/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.273%)  route 2.659ns (51.727%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  d/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.342    d/counter_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  d/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.922    d/counter_reg[0]_i_10_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  d/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.036    d/counter_reg[0]_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  d/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.150    d/counter_reg[0]_i_12_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  d/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.264    d/counter_reg[0]_i_13_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  d/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.378    d/counter_reg[0]_i_14_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  d/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.492    d/counter_reg[0]_i_15_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  d/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.606    d/counter_reg[0]_i_16_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 f  d/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.772    d/p_0_in[30]
    SLICE_X88Y56         LUT6 (Prop_lut6_I1_O)        0.303     9.075 r  d/counter[0]_i_8/O
                         net (fo=1, routed)           0.589     9.665    d/counter[0]_i_8_n_0
    SLICE_X88Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.789 r  d/counter[0]_i_1/O
                         net (fo=33, routed)          0.687    10.475    d/clear
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    d/clk
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[21]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    d/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 d/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.847%)  route 0.124ns (33.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  d/counter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.793    d/counter_reg[1]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.903 r  d/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.903    d/counter_reg[0]_i_2_n_6
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[1]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.632    d/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    d/clk
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  d/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.801    d/counter_reg[10]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  d/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    d/counter_reg[8]_i_1_n_5
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    d/clk
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[10]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    d/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    d/clk
    SLICE_X86Y53         FDRE                                         r  d/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  d/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.800    d/counter_reg[14]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  d/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    d/counter_reg[12]_i_1_n_5
    SLICE_X86Y53         FDRE                                         r  d/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    d/clk
    SLICE_X86Y53         FDRE                                         r  d/counter_reg[14]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    d/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    d/clk
    SLICE_X86Y54         FDRE                                         r  d/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  d/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.800    d/counter_reg[18]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  d/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    d/counter_reg[16]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  d/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    d/clk
    SLICE_X86Y54         FDRE                                         r  d/counter_reg[18]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    d/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    d/clk
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  d/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.800    d/counter_reg[22]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  d/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    d/counter_reg[20]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    d/clk
    SLICE_X86Y55         FDRE                                         r  d/counter_reg[22]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.631    d/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  d/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.800    d/counter_reg[26]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  d/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    d/counter_reg[24]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    d/clk
    SLICE_X86Y56         FDRE                                         r  d/counter_reg[26]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    d/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  d/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.801    d/counter_reg[2]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  d/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.912    d/counter_reg[0]_i_2_n_5
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    d/clk
    SLICE_X86Y50         FDRE                                         r  d/counter_reg[2]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.632    d/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    d/clk
    SLICE_X86Y51         FDRE                                         r  d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  d/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.801    d/counter_reg[6]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  d/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    d/counter_reg[4]_i_1_n_5
    SLICE_X86Y51         FDRE                                         r  d/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    d/clk
    SLICE_X86Y51         FDRE                                         r  d/counter_reg[6]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    d/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  d/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.799    d/counter_reg[30]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  d/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    d/counter_reg[28]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    d/clk
    SLICE_X86Y57         FDRE                                         r  d/counter_reg[30]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.630    d/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    d/clk
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  d/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.801    d/counter_reg[10]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.945 r  d/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    d/counter_reg[8]_i_1_n_4
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    d/clk
    SLICE_X86Y52         FDRE                                         r  d/counter_reg[11]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    d/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y52    d/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y50    d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    d/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    d/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    d/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    d/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    d/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    d/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    d/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    d/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    d/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    d/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    d/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    d/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y50    d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    d/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    d/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    d/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    d/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y50    d/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y50    d/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    d/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    d/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    d/counter_reg[12]/C



