// Seed: 3791352300
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign id_1 = id_3;
  wire module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  id_5(
      .id_0(1),
      .id_1(1'h0),
      .id_2(id_4),
      .id_3(id_4),
      .id_4(id_2 ==? id_6),
      .id_5(id_4),
      .id_6(id_3),
      .id_7(1),
      .id_8(1'b0)
  );
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 (
      id_1,
      id_8,
      id_8,
      id_3
  );
endmodule
