// Seed: 1642721951
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  wor   id_2 = id_0;
  logic id_3;
  assign #id_4 id_2[1] = id_2;
  assign id_3 = 1;
endmodule
