{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 16:20:51 2025 " "Info: Processing started: Sun Jun 22 16:20:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register phase.PH_FFT memory ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\] 144.01 MHz 6.944 ns Internal " "Info: Clock \"clk\" has Internal fmax of 144.01 MHz between source register \"phase.PH_FFT\" and destination memory \"ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\]\" (period= 6.944 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.510 ns + Longest register memory " "Info: + Longest register to memory delay is 6.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns phase.PH_FFT 1 REG LC10_7_W2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC10_7_W2; Fanout = 22; REG Node = 'phase.PH_FFT'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase.PH_FFT } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.796 ns) 2.387 ns ram_addr\[2\]~6 2 COMB LC2_16_W2 32 " "Info: 2: + IC(1.447 ns) + CELL(0.796 ns) = 2.387 ns; Loc. = LC2_16_W2; Fanout = 32; COMB Node = 'ram_addr\[2\]~6'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { phase.PH_FFT ram_addr[2]~6 } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(1.902 ns) 5.353 ns ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\]~mem_cell_ra 3 MEM EC6_1_W2 1 " "Info: 3: + IC(1.064 ns) + CELL(1.902 ns) = 5.353 ns; Loc. = EC6_1_W2; Fanout = 1; MEM Node = 'ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\]~mem_cell_ra'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { ram_addr[2]~6 ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 313 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 6.510 ns ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\] 4 MEM EC6_1_W2 5 " "Info: 4: + IC(0.000 ns) + CELL(1.157 ns) = 6.510 ns; Loc. = EC6_1_W2; Fanout = 5; MEM Node = 'ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 313 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 61.43 % ) " "Info: Total cell delay = 3.999 ns ( 61.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.511 ns ( 38.57 % ) " "Info: Total interconnect delay = 2.511 ns ( 38.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { phase.PH_FFT ram_addr[2]~6 ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { phase.PH_FFT {} ram_addr[2]~6 {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} } { 0.000ns 1.447ns 1.064ns 0.000ns } { 0.144ns 0.796ns 1.902ns 1.157ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.402 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 308 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 308; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.710 ns) 2.402 ns ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\] 2 MEM EC6_1_W2 5 " "Info: 2: + IC(0.402 ns) + CELL(0.710 ns) = 2.402 ns; Loc. = EC6_1_W2; Fanout = 5; MEM Node = 'ram_sp:ram_inst\|altdpram:mem_rtl_0\|segment\[0\]\[8\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { clk ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 313 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.26 % ) " "Info: Total cell delay = 2.000 ns ( 83.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.402 ns ( 16.74 % ) " "Info: Total interconnect delay = 0.402 ns ( 16.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 308 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 308; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns phase.PH_FFT 2 REG LC10_7_W2 22 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC10_7_W2; Fanout = 22; REG Node = 'phase.PH_FFT'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk phase.PH_FFT } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_FFT } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_FFT {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_FFT } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_FFT {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.110 ns + " "Info: + Micro setup delay of destination is 0.110 ns" {  } { { "altdpram.tdf" "" { Text "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 313 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { phase.PH_FFT ram_addr[2]~6 ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { phase.PH_FFT {} ram_addr[2]~6 {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} } { 0.000ns 1.447ns 1.064ns 0.000ns } { 0.144ns 0.796ns 1.902ns 1.157ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { clk ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { clk {} clk~out0 {} ram_sp:ram_inst|altdpram:mem_rtl_0|segment[0][8] {} } { 0.000ns 0.000ns 0.402ns } { 0.000ns 1.290ns 0.710ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk phase.PH_FFT } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} phase.PH_FFT {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_buffer:u_in\|dout_int\[1\] adc_valid clk 6.235 ns register " "Info: tsu for register \"input_buffer:u_in\|dout_int\[1\]\" (data pin = \"adc_valid\", clock pin = \"clk\") is 6.235 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.502 ns + Longest pin register " "Info: + Longest pin to register delay is 8.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.640 ns) 1.640 ns adc_valid 1 PIN PIN_T19 8 " "Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_T19; Fanout = 8; PIN Node = 'adc_valid'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_valid } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.166 ns) + CELL(0.796 ns) 5.602 ns input_buffer:u_in\|dout_int\[0\]~17 2 COMB LC6_12_W2 20 " "Info: 2: + IC(3.166 ns) + CELL(0.796 ns) = 5.602 ns; Loc. = LC6_12_W2; Fanout = 20; COMB Node = 'input_buffer:u_in\|dout_int\[0\]~17'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { adc_valid input_buffer:u_in|dout_int[0]~17 } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.454 ns) 8.502 ns input_buffer:u_in\|dout_int\[1\] 3 REG LC4_2_P2 1 " "Info: 3: + IC(2.446 ns) + CELL(0.454 ns) = 8.502 ns; Loc. = LC4_2_P2; Fanout = 1; REG Node = 'input_buffer:u_in\|dout_int\[1\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { input_buffer:u_in|dout_int[0]~17 input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 33.99 % ) " "Info: Total cell delay = 2.890 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 66.01 % ) " "Info: Total interconnect delay = 5.612 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.502 ns" { adc_valid input_buffer:u_in|dout_int[0]~17 input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.502 ns" { adc_valid {} adc_valid~out0 {} input_buffer:u_in|dout_int[0]~17 {} input_buffer:u_in|dout_int[1] {} } { 0.000ns 0.000ns 3.166ns 2.446ns } { 0.000ns 1.640ns 0.796ns 0.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 308 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 308; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns input_buffer:u_in\|dout_int\[1\] 2 REG LC4_2_P2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC4_2_P2; Fanout = 1; REG Node = 'input_buffer:u_in\|dout_int\[1\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:u_in|dout_int[1] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.502 ns" { adc_valid input_buffer:u_in|dout_int[0]~17 input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.502 ns" { adc_valid {} adc_valid~out0 {} input_buffer:u_in|dout_int[0]~17 {} input_buffer:u_in|dout_int[1] {} } { 0.000ns 0.000ns 3.166ns 2.446ns } { 0.000ns 1.640ns 0.796ns 0.454ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:u_in|dout_int[1] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:u_in|dout_int[1] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk adc_ready input_buffer:u_in\|din_ready 7.914 ns register " "Info: tco from clock \"clk\" to destination pin \"adc_ready\" through register \"input_buffer:u_in\|din_ready\" is 7.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 308 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 308; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns input_buffer:u_in\|din_ready 2 REG LC3_12_W2 2 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_12_W2; Fanout = 2; REG Node = 'input_buffer:u_in\|din_ready'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk input_buffer:u_in|din_ready } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:u_in|din_ready } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:u_in|din_ready {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.188 ns + Longest register pin " "Info: + Longest register to pin delay is 5.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns input_buffer:u_in\|din_ready 1 REG LC3_12_W2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC3_12_W2; Fanout = 2; REG Node = 'input_buffer:u_in\|din_ready'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_buffer:u_in|din_ready } "NODE_NAME" } } { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(2.410 ns) 5.188 ns adc_ready 2 PIN PIN_AC2 0 " "Info: 2: + IC(2.634 ns) + CELL(2.410 ns) = 5.188 ns; Loc. = PIN_AC2; Fanout = 0; PIN Node = 'adc_ready'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.044 ns" { input_buffer:u_in|din_ready adc_ready } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 49.23 % ) " "Info: Total cell delay = 2.554 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.634 ns ( 50.77 % ) " "Info: Total interconnect delay = 2.634 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { input_buffer:u_in|din_ready adc_ready } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { input_buffer:u_in|din_ready {} adc_ready {} } { 0.000ns 2.634ns } { 0.144ns 2.410ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk input_buffer:u_in|din_ready } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} input_buffer:u_in|din_ready {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { input_buffer:u_in|din_ready adc_ready } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { input_buffer:u_in|din_ready {} adc_ready {} } { 0.000ns 2.634ns } { 0.144ns 2.410ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mag_sqr_fft:u_fft\|a_re\[0\] rst_n clk -1.406 ns register " "Info: th for register \"mag_sqr_fft:u_fft\|a_re\[0\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -1.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_R6 308 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_R6; Fanout = 308; CLK Node = 'clk'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns mag_sqr_fft:u_fft\|a_re\[0\] 2 REG LC6_5_V2 3 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC6_5_V2; Fanout = 3; REG Node = 'mag_sqr_fft:u_fft\|a_re\[0\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} mag_sqr_fft:u_fft|a_re[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.136 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.360 ns) 1.360 ns rst_n 1 PIN PIN_H14 52 " "Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_H14; Fanout = 52; PIN Node = 'rst_n'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.713 ns) 3.428 ns mag_sqr_fft:u_fft\|a_re\[0\]~18 2 COMB LC6_4_V2 16 " "Info: 2: + IC(1.355 ns) + CELL(0.713 ns) = 3.428 ns; Loc. = LC6_4_V2; Fanout = 16; COMB Node = 'mag_sqr_fft:u_fft\|a_re\[0\]~18'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { rst_n mag_sqr_fft:u_fft|a_re[0]~18 } "NODE_NAME" } } { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.454 ns) 4.136 ns mag_sqr_fft:u_fft\|a_re\[0\] 3 REG LC6_5_V2 3 " "Info: 3: + IC(0.254 ns) + CELL(0.454 ns) = 4.136 ns; Loc. = LC6_5_V2; Fanout = 3; REG Node = 'mag_sqr_fft:u_fft\|a_re\[0\]'" {  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { mag_sqr_fft:u_fft|a_re[0]~18 mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 61.10 % ) " "Info: Total cell delay = 2.527 ns ( 61.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.609 ns ( 38.90 % ) " "Info: Total interconnect delay = 1.609 ns ( 38.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { rst_n mag_sqr_fft:u_fft|a_re[0]~18 mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.136 ns" { rst_n {} rst_n~out0 {} mag_sqr_fft:u_fft|a_re[0]~18 {} mag_sqr_fft:u_fft|a_re[0] {} } { 0.000ns 0.000ns 1.355ns 0.254ns } { 0.000ns 1.360ns 0.713ns 0.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { clk {} clk~out0 {} mag_sqr_fft:u_fft|a_re[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } "" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { rst_n mag_sqr_fft:u_fft|a_re[0]~18 mag_sqr_fft:u_fft|a_re[0] } "NODE_NAME" } } { "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.136 ns" { rst_n {} rst_n~out0 {} mag_sqr_fft:u_fft|a_re[0]~18 {} mag_sqr_fft:u_fft|a_re[0] {} } { 0.000ns 0.000ns 1.355ns 0.254ns } { 0.000ns 1.360ns 0.713ns 0.454ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 16:20:51 2025 " "Info: Processing ended: Sun Jun 22 16:20:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
