//! **************************************************************************
// Written by: Map P.20131013 on Sun Jan 10 01:25:20 2021
//! **************************************************************************

SCHEMATIC START;
COMP "adc_data_in_n<0>" LOCATE = SITE "K29" LEVEL 1;
COMP "adc_data_in_n<1>" LOCATE = SITE "L26" LEVEL 1;
COMP "adc_data_in_n<2>" LOCATE = SITE "H33" LEVEL 1;
COMP "adc_data_in_n<3>" LOCATE = SITE "H32" LEVEL 1;
COMP "adc_data_in_n<4>" LOCATE = SITE "J32" LEVEL 1;
COMP "adc_data_in_n<5>" LOCATE = SITE "J29" LEVEL 1;
COMP "adc_data_in_n<6>" LOCATE = SITE "E31" LEVEL 1;
COMP "adc_data_in_n<7>" LOCATE = SITE "H30" LEVEL 1;
COMP "adc_data_in_p<0>" LOCATE = SITE "J30" LEVEL 1;
COMP "adc_data_in_p<1>" LOCATE = SITE "L25" LEVEL 1;
COMP "adc_data_in_p<2>" LOCATE = SITE "H34" LEVEL 1;
COMP "adc_data_in_p<3>" LOCATE = SITE "G32" LEVEL 1;
COMP "adc_data_in_p<4>" LOCATE = SITE "J31" LEVEL 1;
COMP "adc_data_in_p<5>" LOCATE = SITE "K28" LEVEL 1;
COMP "leds<0>" LOCATE = SITE "AC22" LEVEL 1;
COMP "adc_data_in_p<6>" LOCATE = SITE "F31" LEVEL 1;
COMP "leds<1>" LOCATE = SITE "AC24" LEVEL 1;
COMP "adc_data_in_p<7>" LOCATE = SITE "G31" LEVEL 1;
COMP "leds<2>" LOCATE = SITE "AE22" LEVEL 1;
COMP "leds<3>" LOCATE = SITE "AE23" LEVEL 1;
COMP "leds<4>" LOCATE = SITE "AB23" LEVEL 1;
COMP "leds<5>" LOCATE = SITE "AG23" LEVEL 1;
COMP "leds<6>" LOCATE = SITE "AE24" LEVEL 1;
COMP "leds<7>" LOCATE = SITE "AD24" LEVEL 1;
COMP "adc_dco_in_n" LOCATE = SITE "G33" LEVEL 1;
COMP "adc_dco_in_p" LOCATE = SITE "F33" LEVEL 1;
PIN adc_input[0].i_data_ddr_pins<1> = BEL "adc_input[0].i_data_ddr" PINNAME
        CK;
PIN adc_input[0].i_data_ddr_pins<2> = BEL "adc_input[0].i_data_ddr" PINNAME
        CKB;
PIN adc_input[1].i_data_ddr_pins<1> = BEL "adc_input[1].i_data_ddr" PINNAME
        CK;
PIN adc_input[1].i_data_ddr_pins<2> = BEL "adc_input[1].i_data_ddr" PINNAME
        CKB;
PIN adc_input[2].i_data_ddr_pins<1> = BEL "adc_input[2].i_data_ddr" PINNAME
        CK;
PIN adc_input[2].i_data_ddr_pins<2> = BEL "adc_input[2].i_data_ddr" PINNAME
        CKB;
PIN adc_input[3].i_data_ddr_pins<1> = BEL "adc_input[3].i_data_ddr" PINNAME
        CK;
PIN adc_input[3].i_data_ddr_pins<2> = BEL "adc_input[3].i_data_ddr" PINNAME
        CKB;
PIN adc_input[4].i_data_ddr_pins<1> = BEL "adc_input[4].i_data_ddr" PINNAME
        CK;
PIN adc_input[4].i_data_ddr_pins<2> = BEL "adc_input[4].i_data_ddr" PINNAME
        CKB;
PIN adc_input[5].i_data_ddr_pins<1> = BEL "adc_input[5].i_data_ddr" PINNAME
        CK;
PIN adc_input[5].i_data_ddr_pins<2> = BEL "adc_input[5].i_data_ddr" PINNAME
        CKB;
PIN adc_input[6].i_data_ddr_pins<1> = BEL "adc_input[6].i_data_ddr" PINNAME
        CK;
PIN adc_input[6].i_data_ddr_pins<2> = BEL "adc_input[6].i_data_ddr" PINNAME
        CKB;
PIN adc_input[7].i_data_ddr_pins<1> = BEL "adc_input[7].i_data_ddr" PINNAME
        CK;
PIN adc_input[7].i_data_ddr_pins<2> = BEL "adc_input[7].i_data_ddr" PINNAME
        CKB;
TIMEGRP ADCCLK = BEL "adc_dco_bufr" BEL "adc_input[0].i_data_idelay" BEL
        "adc_input[1].i_data_idelay" BEL "adc_input[2].i_data_idelay" BEL
        "adc_input[3].i_data_idelay" BEL "adc_input[4].i_data_idelay" BEL
        "adc_input[5].i_data_idelay" BEL "adc_input[6].i_data_idelay" BEL
        "adc_input[7].i_data_idelay" PIN "adc_input[0].i_data_ddr_pins<1>" PIN
        "adc_input[0].i_data_ddr_pins<2>" PIN
        "adc_input[0].i_data_ddr_pins<1>" PIN
        "adc_input[0].i_data_ddr_pins<2>" PIN
        "adc_input[1].i_data_ddr_pins<1>" PIN
        "adc_input[1].i_data_ddr_pins<2>" PIN
        "adc_input[1].i_data_ddr_pins<1>" PIN
        "adc_input[1].i_data_ddr_pins<2>" PIN
        "adc_input[2].i_data_ddr_pins<1>" PIN
        "adc_input[2].i_data_ddr_pins<2>" PIN
        "adc_input[2].i_data_ddr_pins<1>" PIN
        "adc_input[2].i_data_ddr_pins<2>" PIN
        "adc_input[3].i_data_ddr_pins<1>" PIN
        "adc_input[3].i_data_ddr_pins<2>" PIN
        "adc_input[3].i_data_ddr_pins<1>" PIN
        "adc_input[3].i_data_ddr_pins<2>" PIN
        "adc_input[4].i_data_ddr_pins<1>" PIN
        "adc_input[4].i_data_ddr_pins<2>" PIN
        "adc_input[4].i_data_ddr_pins<1>" PIN
        "adc_input[4].i_data_ddr_pins<2>" PIN
        "adc_input[5].i_data_ddr_pins<1>" PIN
        "adc_input[5].i_data_ddr_pins<2>" PIN
        "adc_input[5].i_data_ddr_pins<1>" PIN
        "adc_input[5].i_data_ddr_pins<2>" PIN
        "adc_input[6].i_data_ddr_pins<1>" PIN
        "adc_input[6].i_data_ddr_pins<2>" PIN
        "adc_input[6].i_data_ddr_pins<1>" PIN
        "adc_input[6].i_data_ddr_pins<2>" PIN
        "adc_input[7].i_data_ddr_pins<1>" PIN
        "adc_input[7].i_data_ddr_pins<2>" PIN
        "adc_input[7].i_data_ddr_pins<1>" PIN
        "adc_input[7].i_data_ddr_pins<2>";
TIMEGRP adc_data_in_pta_pads = BEL "adc_data_in_p<0>" BEL "adc_data_in_p<1>"
        BEL "adc_data_in_p<2>" BEL "adc_data_in_p<3>" BEL "adc_data_in_p<4>"
        BEL "adc_data_in_p<5>" BEL "adc_data_in_p<6>" BEL "adc_data_in_p<7>"
        BEL "adc_data_in_n<0>" BEL "adc_data_in_n<1>" BEL "adc_data_in_n<2>"
        BEL "adc_data_in_n<3>" BEL "adc_data_in_n<4>" BEL "adc_data_in_n<5>"
        BEL "adc_data_in_n<6>" BEL "adc_data_in_n<7>";
TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP
        "adc_dco_in_p" "RISING";
TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP
        "adc_dco_in_p" "FALLING";
SCHEMATIC END;

