#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  5 09:06:24 2023
# Process ID: 5632
# Current directory: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8552 C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LEDdriver.xpr
# Log file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/vivado.log
# Journal file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.824 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/TOP.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tb_TOP.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_LEDdriver_partie1_ok/tb_TOP.vhd}}
add_files -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/TOP.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_TOP.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_TOP.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_TOP.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/TOP.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/TOP.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/TOP.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\LedDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP4_v2205_partie2_ok\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_TOP.vhd}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xelab -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [\counter_unit(cte=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LEDdriver [leddriver_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/utilisateur/Desktop/LTspice/Porte -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/utilisateur/Desktop/LTspice/Porte" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  5 09:14:36 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -view {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}
WARNING: Simulation object /tb_tp_led_driver/resetn was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/clk was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/LED_driver/end_counter was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/end_cycle was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/bouton1 was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/bouton0 was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/LED_driver/up_date was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/color_code was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/LED_driver/color_out was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/led_out was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/FIFO/wr_en was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/FIFO/din was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/FIFO/rd_en was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/FIFO/dout was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/full was not found in the design.
WARNING: Simulation object /tb_tp_led_driver/dut/empty was not found in the design.
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.824 ; gain = 0.000
save_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xelab -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -view {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.824 ; gain = 0.000
save_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
"xelab -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef226d9022af45929ad9f070ad826930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/LEDdriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -view {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP4_v2205_partie2_ok/tb_tp_led_driver_behav.wcfg}
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.109 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 09:20:15 2023...
